
MSDL_STM32G0_CRPF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012628  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a4c  080126e8  080126e8  000226e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013134  08013134  00030578  2**0
                  CONTENTS
  4 .ARM          00000008  08013134  08013134  00023134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801313c  0801313c  00030578  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801313c  0801313c  0002313c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013140  08013140  00023140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000578  20000000  08013144  00030000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          0000530c  20000578  080136bc  00030578  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005884  080136bc  00035884  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00030578  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a67b  00000000  00000000  000305a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000884d  00000000  00000000  0007ac1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002360  00000000  00000000  00083468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002158  00000000  00000000  000857c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000263ca  00000000  00000000  00087920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00030bf2  00000000  00000000  000adcea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d41e2  00000000  00000000  000de8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b2abe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008470  00000000  00000000  001b2b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000578 	.word	0x20000578
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080126c0 	.word	0x080126c0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000057c 	.word	0x2000057c
 8000104:	080126c0 	.word	0x080126c0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	1c08      	adds	r0, r1, #0
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f806 	bl	8000458 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__udivmoddi4>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	4657      	mov	r7, sl
 800045c:	464e      	mov	r6, r9
 800045e:	4645      	mov	r5, r8
 8000460:	46de      	mov	lr, fp
 8000462:	b5e0      	push	{r5, r6, r7, lr}
 8000464:	0004      	movs	r4, r0
 8000466:	000d      	movs	r5, r1
 8000468:	4692      	mov	sl, r2
 800046a:	4699      	mov	r9, r3
 800046c:	b083      	sub	sp, #12
 800046e:	428b      	cmp	r3, r1
 8000470:	d830      	bhi.n	80004d4 <__udivmoddi4+0x7c>
 8000472:	d02d      	beq.n	80004d0 <__udivmoddi4+0x78>
 8000474:	4649      	mov	r1, r9
 8000476:	4650      	mov	r0, sl
 8000478:	f000 f8ba 	bl	80005f0 <__clzdi2>
 800047c:	0029      	movs	r1, r5
 800047e:	0006      	movs	r6, r0
 8000480:	0020      	movs	r0, r4
 8000482:	f000 f8b5 	bl	80005f0 <__clzdi2>
 8000486:	1a33      	subs	r3, r6, r0
 8000488:	4698      	mov	r8, r3
 800048a:	3b20      	subs	r3, #32
 800048c:	469b      	mov	fp, r3
 800048e:	d433      	bmi.n	80004f8 <__udivmoddi4+0xa0>
 8000490:	465a      	mov	r2, fp
 8000492:	4653      	mov	r3, sl
 8000494:	4093      	lsls	r3, r2
 8000496:	4642      	mov	r2, r8
 8000498:	001f      	movs	r7, r3
 800049a:	4653      	mov	r3, sl
 800049c:	4093      	lsls	r3, r2
 800049e:	001e      	movs	r6, r3
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d83a      	bhi.n	800051a <__udivmoddi4+0xc2>
 80004a4:	42af      	cmp	r7, r5
 80004a6:	d100      	bne.n	80004aa <__udivmoddi4+0x52>
 80004a8:	e078      	b.n	800059c <__udivmoddi4+0x144>
 80004aa:	465b      	mov	r3, fp
 80004ac:	1ba4      	subs	r4, r4, r6
 80004ae:	41bd      	sbcs	r5, r7
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	da00      	bge.n	80004b6 <__udivmoddi4+0x5e>
 80004b4:	e075      	b.n	80005a2 <__udivmoddi4+0x14a>
 80004b6:	2200      	movs	r2, #0
 80004b8:	2300      	movs	r3, #0
 80004ba:	9200      	str	r2, [sp, #0]
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2301      	movs	r3, #1
 80004c0:	465a      	mov	r2, fp
 80004c2:	4093      	lsls	r3, r2
 80004c4:	9301      	str	r3, [sp, #4]
 80004c6:	2301      	movs	r3, #1
 80004c8:	4642      	mov	r2, r8
 80004ca:	4093      	lsls	r3, r2
 80004cc:	9300      	str	r3, [sp, #0]
 80004ce:	e028      	b.n	8000522 <__udivmoddi4+0xca>
 80004d0:	4282      	cmp	r2, r0
 80004d2:	d9cf      	bls.n	8000474 <__udivmoddi4+0x1c>
 80004d4:	2200      	movs	r2, #0
 80004d6:	2300      	movs	r3, #0
 80004d8:	9200      	str	r2, [sp, #0]
 80004da:	9301      	str	r3, [sp, #4]
 80004dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d001      	beq.n	80004e6 <__udivmoddi4+0x8e>
 80004e2:	601c      	str	r4, [r3, #0]
 80004e4:	605d      	str	r5, [r3, #4]
 80004e6:	9800      	ldr	r0, [sp, #0]
 80004e8:	9901      	ldr	r1, [sp, #4]
 80004ea:	b003      	add	sp, #12
 80004ec:	bcf0      	pop	{r4, r5, r6, r7}
 80004ee:	46bb      	mov	fp, r7
 80004f0:	46b2      	mov	sl, r6
 80004f2:	46a9      	mov	r9, r5
 80004f4:	46a0      	mov	r8, r4
 80004f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f8:	4642      	mov	r2, r8
 80004fa:	2320      	movs	r3, #32
 80004fc:	1a9b      	subs	r3, r3, r2
 80004fe:	4652      	mov	r2, sl
 8000500:	40da      	lsrs	r2, r3
 8000502:	4641      	mov	r1, r8
 8000504:	0013      	movs	r3, r2
 8000506:	464a      	mov	r2, r9
 8000508:	408a      	lsls	r2, r1
 800050a:	0017      	movs	r7, r2
 800050c:	4642      	mov	r2, r8
 800050e:	431f      	orrs	r7, r3
 8000510:	4653      	mov	r3, sl
 8000512:	4093      	lsls	r3, r2
 8000514:	001e      	movs	r6, r3
 8000516:	42af      	cmp	r7, r5
 8000518:	d9c4      	bls.n	80004a4 <__udivmoddi4+0x4c>
 800051a:	2200      	movs	r2, #0
 800051c:	2300      	movs	r3, #0
 800051e:	9200      	str	r2, [sp, #0]
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	4643      	mov	r3, r8
 8000524:	2b00      	cmp	r3, #0
 8000526:	d0d9      	beq.n	80004dc <__udivmoddi4+0x84>
 8000528:	07fb      	lsls	r3, r7, #31
 800052a:	0872      	lsrs	r2, r6, #1
 800052c:	431a      	orrs	r2, r3
 800052e:	4646      	mov	r6, r8
 8000530:	087b      	lsrs	r3, r7, #1
 8000532:	e00e      	b.n	8000552 <__udivmoddi4+0xfa>
 8000534:	42ab      	cmp	r3, r5
 8000536:	d101      	bne.n	800053c <__udivmoddi4+0xe4>
 8000538:	42a2      	cmp	r2, r4
 800053a:	d80c      	bhi.n	8000556 <__udivmoddi4+0xfe>
 800053c:	1aa4      	subs	r4, r4, r2
 800053e:	419d      	sbcs	r5, r3
 8000540:	2001      	movs	r0, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2100      	movs	r1, #0
 8000548:	3e01      	subs	r6, #1
 800054a:	1824      	adds	r4, r4, r0
 800054c:	414d      	adcs	r5, r1
 800054e:	2e00      	cmp	r6, #0
 8000550:	d006      	beq.n	8000560 <__udivmoddi4+0x108>
 8000552:	42ab      	cmp	r3, r5
 8000554:	d9ee      	bls.n	8000534 <__udivmoddi4+0xdc>
 8000556:	3e01      	subs	r6, #1
 8000558:	1924      	adds	r4, r4, r4
 800055a:	416d      	adcs	r5, r5
 800055c:	2e00      	cmp	r6, #0
 800055e:	d1f8      	bne.n	8000552 <__udivmoddi4+0xfa>
 8000560:	9800      	ldr	r0, [sp, #0]
 8000562:	9901      	ldr	r1, [sp, #4]
 8000564:	465b      	mov	r3, fp
 8000566:	1900      	adds	r0, r0, r4
 8000568:	4169      	adcs	r1, r5
 800056a:	2b00      	cmp	r3, #0
 800056c:	db24      	blt.n	80005b8 <__udivmoddi4+0x160>
 800056e:	002b      	movs	r3, r5
 8000570:	465a      	mov	r2, fp
 8000572:	4644      	mov	r4, r8
 8000574:	40d3      	lsrs	r3, r2
 8000576:	002a      	movs	r2, r5
 8000578:	40e2      	lsrs	r2, r4
 800057a:	001c      	movs	r4, r3
 800057c:	465b      	mov	r3, fp
 800057e:	0015      	movs	r5, r2
 8000580:	2b00      	cmp	r3, #0
 8000582:	db2a      	blt.n	80005da <__udivmoddi4+0x182>
 8000584:	0026      	movs	r6, r4
 8000586:	409e      	lsls	r6, r3
 8000588:	0033      	movs	r3, r6
 800058a:	0026      	movs	r6, r4
 800058c:	4647      	mov	r7, r8
 800058e:	40be      	lsls	r6, r7
 8000590:	0032      	movs	r2, r6
 8000592:	1a80      	subs	r0, r0, r2
 8000594:	4199      	sbcs	r1, r3
 8000596:	9000      	str	r0, [sp, #0]
 8000598:	9101      	str	r1, [sp, #4]
 800059a:	e79f      	b.n	80004dc <__udivmoddi4+0x84>
 800059c:	42a3      	cmp	r3, r4
 800059e:	d8bc      	bhi.n	800051a <__udivmoddi4+0xc2>
 80005a0:	e783      	b.n	80004aa <__udivmoddi4+0x52>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	2100      	movs	r1, #0
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	2200      	movs	r2, #0
 80005ac:	9100      	str	r1, [sp, #0]
 80005ae:	9201      	str	r2, [sp, #4]
 80005b0:	2201      	movs	r2, #1
 80005b2:	40da      	lsrs	r2, r3
 80005b4:	9201      	str	r2, [sp, #4]
 80005b6:	e786      	b.n	80004c6 <__udivmoddi4+0x6e>
 80005b8:	4642      	mov	r2, r8
 80005ba:	2320      	movs	r3, #32
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	002a      	movs	r2, r5
 80005c0:	4646      	mov	r6, r8
 80005c2:	409a      	lsls	r2, r3
 80005c4:	0023      	movs	r3, r4
 80005c6:	40f3      	lsrs	r3, r6
 80005c8:	4644      	mov	r4, r8
 80005ca:	4313      	orrs	r3, r2
 80005cc:	002a      	movs	r2, r5
 80005ce:	40e2      	lsrs	r2, r4
 80005d0:	001c      	movs	r4, r3
 80005d2:	465b      	mov	r3, fp
 80005d4:	0015      	movs	r5, r2
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	dad4      	bge.n	8000584 <__udivmoddi4+0x12c>
 80005da:	4642      	mov	r2, r8
 80005dc:	002f      	movs	r7, r5
 80005de:	2320      	movs	r3, #32
 80005e0:	0026      	movs	r6, r4
 80005e2:	4097      	lsls	r7, r2
 80005e4:	1a9b      	subs	r3, r3, r2
 80005e6:	40de      	lsrs	r6, r3
 80005e8:	003b      	movs	r3, r7
 80005ea:	4333      	orrs	r3, r6
 80005ec:	e7cd      	b.n	800058a <__udivmoddi4+0x132>
 80005ee:	46c0      	nop			; (mov r8, r8)

080005f0 <__clzdi2>:
 80005f0:	b510      	push	{r4, lr}
 80005f2:	2900      	cmp	r1, #0
 80005f4:	d103      	bne.n	80005fe <__clzdi2+0xe>
 80005f6:	f000 f807 	bl	8000608 <__clzsi2>
 80005fa:	3020      	adds	r0, #32
 80005fc:	e002      	b.n	8000604 <__clzdi2+0x14>
 80005fe:	1c08      	adds	r0, r1, #0
 8000600:	f000 f802 	bl	8000608 <__clzsi2>
 8000604:	bd10      	pop	{r4, pc}
 8000606:	46c0      	nop			; (mov r8, r8)

08000608 <__clzsi2>:
 8000608:	211c      	movs	r1, #28
 800060a:	2301      	movs	r3, #1
 800060c:	041b      	lsls	r3, r3, #16
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0xe>
 8000612:	0c00      	lsrs	r0, r0, #16
 8000614:	3910      	subs	r1, #16
 8000616:	0a1b      	lsrs	r3, r3, #8
 8000618:	4298      	cmp	r0, r3
 800061a:	d301      	bcc.n	8000620 <__clzsi2+0x18>
 800061c:	0a00      	lsrs	r0, r0, #8
 800061e:	3908      	subs	r1, #8
 8000620:	091b      	lsrs	r3, r3, #4
 8000622:	4298      	cmp	r0, r3
 8000624:	d301      	bcc.n	800062a <__clzsi2+0x22>
 8000626:	0900      	lsrs	r0, r0, #4
 8000628:	3904      	subs	r1, #4
 800062a:	a202      	add	r2, pc, #8	; (adr r2, 8000634 <__clzsi2+0x2c>)
 800062c:	5c10      	ldrb	r0, [r2, r0]
 800062e:	1840      	adds	r0, r0, r1
 8000630:	4770      	bx	lr
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	02020304 	.word	0x02020304
 8000638:	01010101 	.word	0x01010101
	...

08000644 <CO_getUint8>:
 *
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t CO_getUint8(const void *buf) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8000650:	210f      	movs	r1, #15
 8000652:	187b      	adds	r3, r7, r1
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	187b      	adds	r3, r7, r1
 8000658:	781b      	ldrb	r3, [r3, #0]
}
 800065a:	0018      	movs	r0, r3
 800065c:	46bd      	mov	sp, r7
 800065e:	b004      	add	sp, #16
 8000660:	bd80      	pop	{r7, pc}

08000662 <CO_setUint8>:
 * @param buf Memory buffer.
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t CO_setUint8(void *buf, uint8_t value) {
 8000662:	b580      	push	{r7, lr}
 8000664:	b082      	sub	sp, #8
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
 800066a:	000a      	movs	r2, r1
 800066c:	1cfb      	adds	r3, r7, #3
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	1cfb      	adds	r3, r7, #3
 8000672:	781a      	ldrb	r2, [r3, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	701a      	strb	r2, [r3, #0]
 8000678:	2301      	movs	r3, #1
}
 800067a:	0018      	movs	r0, r3
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}

08000682 <CO_setUint32>:
/** Write uint16_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint16(void *buf, uint16_t value) {
    memmove(buf, &value, sizeof(value)); return sizeof(value);
}
/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8000682:	b580      	push	{r7, lr}
 8000684:	b082      	sub	sp, #8
 8000686:	af00      	add	r7, sp, #0
 8000688:	6078      	str	r0, [r7, #4]
 800068a:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 800068c:	0039      	movs	r1, r7
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2204      	movs	r2, #4
 8000692:	0018      	movs	r0, r3
 8000694:	f011 f9a3 	bl	80119de <memmove>
 8000698:	2304      	movs	r3, #4
}
 800069a:	0018      	movs	r0, r3
 800069c:	46bd      	mov	sp, r7
 800069e:	b002      	add	sp, #8
 80006a0:	bd80      	pop	{r7, pc}

080006a2 <OD_getIndex>:
 *
 * @param entry OD entry returned by @ref OD_find().
 *
 * @return OD index
 */
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80006a2:	b580      	push	{r7, lr}
 80006a4:	b082      	sub	sp, #8
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <OD_getIndex+0x14>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	e000      	b.n	80006b8 <OD_getIndex+0x16>
 80006b6:	2300      	movs	r3, #0
}
 80006b8:	0018      	movs	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b002      	add	sp, #8
 80006be:	bd80      	pop	{r7, pc}

080006c0 <OD_extension_init>:
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t OD_extension_init(OD_entry_t *entry,
                                      OD_extension_t *extension)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <OD_extension_init+0x14>
 80006d0:	2305      	movs	r3, #5
 80006d2:	e003      	b.n	80006dc <OD_extension_init+0x1c>
    entry->extension = extension;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80006da:	2300      	movs	r3, #0
}
 80006dc:	0018      	movs	r0, r3
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <OD_get_u32>:
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t OD_get_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t *val, bool_t odOrig)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af02      	add	r7, sp, #8
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607a      	str	r2, [r7, #4]
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	200b      	movs	r0, #11
 80006f2:	183b      	adds	r3, r7, r0
 80006f4:	1c0a      	adds	r2, r1, #0
 80006f6:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	183b      	adds	r3, r7, r0
 80006fc:	7819      	ldrb	r1, [r3, #0]
 80006fe:	68f8      	ldr	r0, [r7, #12]
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2304      	movs	r3, #4
 8000706:	f001 fd27 	bl	8002158 <OD_get_value>
 800070a:	0003      	movs	r3, r0
}
 800070c:	0018      	movs	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	b004      	add	sp, #16
 8000712:	bd80      	pop	{r7, pc}

08000714 <OD_read_1014_default>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1014_default(OD_stream_t *stream, void *buf,
                                  OD_size_t count, OD_size_t *countRead)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	60f8      	str	r0, [r7, #12]
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	607a      	str	r2, [r7, #4]
 8000720:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d00c      	beq.n	8000742 <OD_read_1014_default+0x2e>
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	7c5b      	ldrb	r3, [r3, #17]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d108      	bne.n	8000742 <OD_read_1014_default+0x2e>
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d005      	beq.n	8000742 <OD_read_1014_default+0x2e>
        || count < sizeof(uint32_t) || countRead == NULL
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b03      	cmp	r3, #3
 800073a:	d902      	bls.n	8000742 <OD_read_1014_default+0x2e>
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d101      	bne.n	8000746 <OD_read_1014_default+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8000742:	2309      	movs	r3, #9
 8000744:	e01d      	b.n	8000782 <OD_read_1014_default+0x6e>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0 : 0x80000000;
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <OD_read_1014_default+0x44>
 8000754:	2300      	movs	r3, #0
 8000756:	e001      	b.n	800075c <OD_read_1014_default+0x48>
 8000758:	2380      	movs	r3, #128	; 0x80
 800075a:	061b      	lsls	r3, r3, #24
 800075c:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + em->nodeId;
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	2228      	movs	r2, #40	; 0x28
 8000762:	5c9b      	ldrb	r3, [r3, r2]
 8000764:	3380      	adds	r3, #128	; 0x80
 8000766:	001a      	movs	r2, r3
 8000768:	693b      	ldr	r3, [r7, #16]
 800076a:	4313      	orrs	r3, r2
 800076c:	613b      	str	r3, [r7, #16]
    CO_setUint32(buf, COB_IDEmergency32);
 800076e:	693a      	ldr	r2, [r7, #16]
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	0011      	movs	r1, r2
 8000774:	0018      	movs	r0, r3
 8000776:	f7ff ff84 	bl	8000682 <CO_setUint32>

    *countRead = sizeof(uint32_t);
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	2204      	movs	r2, #4
 800077e:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8000780:	2300      	movs	r3, #0
}
 8000782:	0018      	movs	r0, r3
 8000784:	46bd      	mov	sp, r7
 8000786:	b006      	add	sp, #24
 8000788:	bd80      	pop	{r7, pc}

0800078a <OD_read_1003>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1003(OD_stream_t *stream, void *buf,
                          OD_size_t count, OD_size_t *countRead)
{
 800078a:	b580      	push	{r7, lr}
 800078c:	b086      	sub	sp, #24
 800078e:	af00      	add	r7, sp, #0
 8000790:	60f8      	str	r0, [r7, #12]
 8000792:	60b9      	str	r1, [r7, #8]
 8000794:	607a      	str	r2, [r7, #4]
 8000796:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d00f      	beq.n	80007be <OD_read_1003+0x34>
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d00c      	beq.n	80007be <OD_read_1003+0x34>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d009      	beq.n	80007be <OD_read_1003+0x34>
        || (count < 4 && stream->subIndex > 0) || count < 1
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	d803      	bhi.n	80007b8 <OD_read_1003+0x2e>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	7c5b      	ldrb	r3, [r3, #17]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d102      	bne.n	80007be <OD_read_1003+0x34>
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d101      	bne.n	80007c2 <OD_read_1003+0x38>
    ) {
        return ODR_DEV_INCOMPAT;
 80007be:	2309      	movs	r3, #9
 80007c0:	e058      	b.n	8000874 <OD_read_1003+0xea>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2) {
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	7f1b      	ldrb	r3, [r3, #28]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d801      	bhi.n	80007d4 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 80007d0:	2309      	movs	r3, #9
 80007d2:	e04f      	b.n	8000874 <OD_read_1003+0xea>
    }
    if (stream->subIndex == 0) {
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	7c5b      	ldrb	r3, [r3, #17]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d10c      	bne.n	80007f6 <OD_read_1003+0x6c>
        CO_setUint8(buf, em->fifoCount);
 80007dc:	693b      	ldr	r3, [r7, #16]
 80007de:	2220      	movs	r2, #32
 80007e0:	5c9a      	ldrb	r2, [r3, r2]
 80007e2:	68bb      	ldr	r3, [r7, #8]
 80007e4:	0011      	movs	r1, r2
 80007e6:	0018      	movs	r0, r3
 80007e8:	f7ff ff3b 	bl	8000662 <CO_setUint8>

        *countRead = sizeof(uint8_t);
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	2201      	movs	r2, #1
 80007f0:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 80007f2:	2300      	movs	r3, #0
 80007f4:	e03e      	b.n	8000874 <OD_read_1003+0xea>
    }
    else if (stream->subIndex <= em->fifoCount) {
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	7c5a      	ldrb	r2, [r3, #17]
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	2120      	movs	r1, #32
 80007fe:	5c5b      	ldrb	r3, [r3, r1]
 8000800:	429a      	cmp	r2, r3
 8000802:	d836      	bhi.n	8000872 <OD_read_1003+0xe8>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - stream->subIndex;
 8000804:	693b      	ldr	r3, [r7, #16]
 8000806:	7f5b      	ldrb	r3, [r3, #29]
 8000808:	b29a      	uxth	r2, r3
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	7c5b      	ldrb	r3, [r3, #17]
 800080e:	b29b      	uxth	r3, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	b29a      	uxth	r2, r3
 8000814:	2116      	movs	r1, #22
 8000816:	187b      	adds	r3, r7, r1
 8000818:	801a      	strh	r2, [r3, #0]
        if (index < 0) {
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2200      	movs	r2, #0
 800081e:	5e9b      	ldrsh	r3, [r3, r2]
 8000820:	2b00      	cmp	r3, #0
 8000822:	da09      	bge.n	8000838 <OD_read_1003+0xae>
            index += em->fifoSize;
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	7f1b      	ldrb	r3, [r3, #28]
 8000828:	b29a      	uxth	r2, r3
 800082a:	187b      	adds	r3, r7, r1
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	b29a      	uxth	r2, r3
 8000832:	187b      	adds	r3, r7, r1
 8000834:	801a      	strh	r2, [r3, #0]
 8000836:	e009      	b.n	800084c <OD_read_1003+0xc2>
        }
        else if (index >= (em->fifoSize)) {
 8000838:	2316      	movs	r3, #22
 800083a:	18fb      	adds	r3, r7, r3
 800083c:	2200      	movs	r2, #0
 800083e:	5e9b      	ldrsh	r3, [r3, r2]
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	7f12      	ldrb	r2, [r2, #28]
 8000844:	4293      	cmp	r3, r2
 8000846:	db01      	blt.n	800084c <OD_read_1003+0xc2>
            return ODR_DEV_INCOMPAT;
 8000848:	2309      	movs	r3, #9
 800084a:	e013      	b.n	8000874 <OD_read_1003+0xea>
        }
        CO_setUint32(buf, em->fifo[index].msg);
 800084c:	693b      	ldr	r3, [r7, #16]
 800084e:	699a      	ldr	r2, [r3, #24]
 8000850:	2316      	movs	r3, #22
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	2100      	movs	r1, #0
 8000856:	5e5b      	ldrsh	r3, [r3, r1]
 8000858:	00db      	lsls	r3, r3, #3
 800085a:	18d3      	adds	r3, r2, r3
 800085c:	681a      	ldr	r2, [r3, #0]
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	0011      	movs	r1, r2
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff ff0d 	bl	8000682 <CO_setUint32>

        *countRead = sizeof(uint32_t);
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	2204      	movs	r2, #4
 800086c:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800086e:	2300      	movs	r3, #0
 8000870:	e000      	b.n	8000874 <OD_read_1003+0xea>
    }
    else {
        return ODR_NO_DATA;
 8000872:	2319      	movs	r3, #25
    }
}
 8000874:	0018      	movs	r0, r3
 8000876:	46bd      	mov	sp, r7
 8000878:	b006      	add	sp, #24
 800087a:	bd80      	pop	{r7, pc}

0800087c <OD_write_1003>:

static ODR_t OD_write_1003(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
 8000888:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL || count != 1
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d00c      	beq.n	80008aa <OD_write_1003+0x2e>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	7c5b      	ldrb	r3, [r3, #17]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d108      	bne.n	80008aa <OD_write_1003+0x2e>
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d005      	beq.n	80008aa <OD_write_1003+0x2e>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d102      	bne.n	80008aa <OD_write_1003+0x2e>
        || countWritten == NULL)
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d101      	bne.n	80008ae <OD_write_1003+0x32>
    {
        return ODR_DEV_INCOMPAT;
 80008aa:	2309      	movs	r3, #9
 80008ac:	e012      	b.n	80008d4 <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0) {
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	0018      	movs	r0, r3
 80008b2:	f7ff fec7 	bl	8000644 <CO_getUint8>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 80008ba:	230f      	movs	r3, #15
 80008bc:	e00a      	b.n	80008d4 <OD_write_1003+0x58>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	2220      	movs	r2, #32
 80008c8:	2100      	movs	r1, #0
 80008ca:	5499      	strb	r1, [r3, r2]

    *countWritten = sizeof(uint8_t);
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	2201      	movs	r2, #1
 80008d0:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80008d2:	2300      	movs	r3, #0
}
 80008d4:	0018      	movs	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b006      	add	sp, #24
 80008da:	bd80      	pop	{r7, pc}

080008dc <CO_EM_init>:
                            CO_CANmodule_t *CANdevRx,
                            uint16_t CANdevRxIdx,
#endif
                            const uint8_t nodeId,
                            uint32_t *errInfo)
{
 80008dc:	b5b0      	push	{r4, r5, r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
 80008e8:	603b      	str	r3, [r7, #0]
    (void) nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 80008ea:	2317      	movs	r3, #23
 80008ec:	18fb      	adds	r3, r7, r3
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (em == NULL || OD_1001_errReg == NULL
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d01d      	beq.n	8000934 <CO_EM_init+0x58>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d01a      	beq.n	8000934 <CO_EM_init+0x58>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
        || (fifo == NULL && fifoSize >= 2)
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d104      	bne.n	800090e <CO_EM_init+0x32>
 8000904:	2328      	movs	r3, #40	; 0x28
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d812      	bhi.n	8000934 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
        || OD_1014_cobIdEm == NULL || CANdevTx == NULL
 800090e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000910:	2b00      	cmp	r3, #0
 8000912:	d00f      	beq.n	8000934 <CO_EM_init+0x58>
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d00c      	beq.n	8000934 <CO_EM_init+0x58>
        || nodeId < 1 || nodeId > 127
 800091a:	2238      	movs	r2, #56	; 0x38
 800091c:	18bb      	adds	r3, r7, r2
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d007      	beq.n	8000934 <CO_EM_init+0x58>
 8000924:	18bb      	adds	r3, r7, r2
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	b25b      	sxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	db02      	blt.n	8000934 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
       || OD_1003_preDefErr == NULL
 800092e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000930:	2b00      	cmp	r3, #0
 8000932:	d102      	bne.n	800093a <CO_EM_init+0x5e>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER
       || CANdevRx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000934:	2301      	movs	r3, #1
 8000936:	425b      	negs	r3, r3
 8000938:	e0c1      	b.n	8000abe <CO_EM_init+0x1e2>
    }

    /* clear the object */
    memset(em, 0, sizeof(CO_EM_t));
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	2250      	movs	r2, #80	; 0x50
 800093e:	2100      	movs	r1, #0
 8000940:	0018      	movs	r0, r3
 8000942:	f011 f85f 	bl	8011a04 <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	68ba      	ldr	r2, [r7, #8]
 800094a:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	2300      	movs	r3, #0
 8000950:	2201      	movs	r2, #1
 8000952:	2100      	movs	r1, #0
 8000954:	f001 fc78 	bl	8002248 <OD_getPtr>
 8000958:	0002      	movs	r2, r0
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	68db      	ldr	r3, [r3, #12]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d10d      	bne.n	8000982 <CO_EM_init+0xa6>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1001_errReg);
 8000966:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000968:	2b00      	cmp	r3, #0
 800096a:	d007      	beq.n	800097c <CO_EM_init+0xa0>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	0018      	movs	r0, r3
 8000970:	f7ff fe97 	bl	80006a2 <OD_getIndex>
 8000974:	0003      	movs	r3, r0
 8000976:	001a      	movs	r2, r3
 8000978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800097a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800097c:	230c      	movs	r3, #12
 800097e:	425b      	negs	r3, r3
 8000980:	e09d      	b.n	8000abe <CO_EM_init+0x1e2>
    }
    *em->errorRegister = 0;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	68db      	ldr	r3, [r3, #12]
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    em->fifo = fifo;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	683a      	ldr	r2, [r7, #0]
 800098e:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	2328      	movs	r3, #40	; 0x28
 8000994:	18fb      	adds	r3, r7, r3
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	7713      	strb	r3, [r2, #28]
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 800099a:	2516      	movs	r5, #22
 800099c:	197c      	adds	r4, r7, r5
 800099e:	2310      	movs	r3, #16
 80009a0:	18fa      	adds	r2, r7, r3
 80009a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80009a4:	2301      	movs	r3, #1
 80009a6:	2100      	movs	r1, #0
 80009a8:	f7ff fe9c 	bl	80006e4 <OD_get_u32>
 80009ac:	0003      	movs	r3, r0
 80009ae:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK || (COB_IDEmergency32 & 0x7FFFF800) != 0) {
 80009b0:	197b      	adds	r3, r7, r5
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	b25b      	sxtb	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d103      	bne.n	80009c2 <CO_EM_init+0xe6>
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	4a42      	ldr	r2, [pc, #264]	; (8000ac8 <CO_EM_init+0x1ec>)
 80009be:	4013      	ands	r3, r2
 80009c0:	d013      	beq.n	80009ea <CO_EM_init+0x10e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 80009c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d007      	beq.n	80009d8 <CO_EM_init+0xfc>
 80009c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ca:	0018      	movs	r0, r3
 80009cc:	f7ff fe69 	bl	80006a2 <OD_getIndex>
 80009d0:	0003      	movs	r3, r0
 80009d2:	001a      	movs	r2, r3
 80009d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009d6:	601a      	str	r2, [r3, #0]
         /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK)
 80009d8:	2316      	movs	r3, #22
 80009da:	18fb      	adds	r3, r7, r3
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	b25b      	sxtb	r3, r3
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d002      	beq.n	80009ea <CO_EM_init+0x10e>
            return CO_ERROR_OD_PARAMETERS;
 80009e4:	230c      	movs	r3, #12
 80009e6:	425b      	negs	r3, r3
 80009e8:	e069      	b.n	8000abe <CO_EM_init+0x1e2>
    /* if default producerCanId is used, then value of CO_CAN_ID_EMERGENCY
     * (0x80) is stored into non-volatile memory. In that case it is necessary
     * to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) producerCanId += nodeId;
 #else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + nodeId;
 80009ea:	2338      	movs	r3, #56	; 0x38
 80009ec:	18fb      	adds	r3, r7, r3
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	2314      	movs	r3, #20
 80009f4:	18fb      	adds	r3, r7, r3
 80009f6:	3280      	adds	r2, #128	; 0x80
 80009f8:	801a      	strh	r2, [r3, #0]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000) == 0;
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	43db      	mvns	r3, r3
 80009fe:	0fdb      	lsrs	r3, r3, #31
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	001a      	movs	r2, r3
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	625a      	str	r2, [r3, #36]	; 0x24

    em->OD_1014_extension.object = em;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	631a      	str	r2, [r3, #48]	; 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	4a2e      	ldr	r2, [pc, #184]	; (8000acc <CO_EM_init+0x1f0>)
 8000a12:	635a      	str	r2, [r3, #52]	; 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	4a2e      	ldr	r2, [pc, #184]	; (8000ad0 <CO_EM_init+0x1f4>)
 8000a18:	639a      	str	r2, [r3, #56]	; 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3330      	adds	r3, #48	; 0x30
 8000a1e:	001a      	movs	r2, r3
 8000a20:	2516      	movs	r5, #22
 8000a22:	197c      	adds	r4, r7, r5
 8000a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a26:	0011      	movs	r1, r2
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f7ff fe49 	bl	80006c0 <OD_extension_init>
 8000a2e:	0003      	movs	r3, r0
 8000a30:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8000a32:	197b      	adds	r3, r7, r5
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	b25b      	sxtb	r3, r3
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d00d      	beq.n	8000a58 <CO_EM_init+0x17c>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 8000a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d007      	beq.n	8000a52 <CO_EM_init+0x176>
 8000a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a44:	0018      	movs	r0, r3
 8000a46:	f7ff fe2c 	bl	80006a2 <OD_getIndex>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	001a      	movs	r2, r3
 8000a4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a50:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8000a52:	230c      	movs	r3, #12
 8000a54:	425b      	negs	r3, r3
 8000a56:	e032      	b.n	8000abe <CO_EM_init+0x1e2>
    }
 #endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2238      	movs	r2, #56	; 0x38
 8000a5c:	18ba      	adds	r2, r7, r2
 8000a5e:	2128      	movs	r1, #40	; 0x28
 8000a60:	7812      	ldrb	r2, [r2, #0]
 8000a62:	545a      	strb	r2, [r3, r1]

    em->CANtxBuff = CO_CANtxBufferInit(
 8000a64:	2314      	movs	r3, #20
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	881a      	ldrh	r2, [r3, #0]
 8000a6a:	2330      	movs	r3, #48	; 0x30
 8000a6c:	18fb      	adds	r3, r7, r3
 8000a6e:	8819      	ldrh	r1, [r3, #0]
 8000a70:	68b8      	ldr	r0, [r7, #8]
 8000a72:	2300      	movs	r3, #0
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	2308      	movs	r3, #8
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f007 fb90 	bl	80081a0 <CO_CANtxBufferInit>
 8000a80:	0002      	movs	r2, r0
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	62da      	str	r2, [r3, #44]	; 0x2c
            producerCanId,      /* CAN identifier */
            0,                  /* rtr */
            8U,                 /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (em->CANtxBuff == NULL) {
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d102      	bne.n	8000a94 <CO_EM_init+0x1b8>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	425b      	negs	r3, r3
 8000a92:	e014      	b.n	8000abe <CO_EM_init+0x1e2>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */


#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40
    em->OD_1003_extension.read = OD_read_1003;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ad4 <CO_EM_init+0x1f8>)
 8000a9e:	645a      	str	r2, [r3, #68]	; 0x44
    em->OD_1003_extension.write = OD_write_1003;
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <CO_EM_init+0x1fc>)
 8000aa4:	649a      	str	r2, [r3, #72]	; 0x48
    OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	3340      	adds	r3, #64	; 0x40
 8000aaa:	001a      	movs	r2, r3
 8000aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aae:	0011      	movs	r1, r2
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f7ff fe05 	bl	80006c0 <OD_extension_init>
        0,                      /* rtr */
        (void*)em,              /* object passed to receive function */
        CO_EM_receive);         /* this function will process received message*/
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 8000ab6:	2317      	movs	r3, #23
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b25b      	sxtb	r3, r3
}
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b006      	add	sp, #24
 8000ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	7ffff800 	.word	0x7ffff800
 8000acc:	08000715 	.word	0x08000715
 8000ad0:	08001d29 	.word	0x08001d29
 8000ad4:	0800078b 	.word	0x0800078b
 8000ad8:	0800087d 	.word	0x0800087d

08000adc <CO_EM_process>:
/******************************************************************************/
void CO_EM_process(CO_EM_t *em,
                   bool_t NMTisPreOrOperational,
                   uint32_t timeDifference_us,
                   uint32_t *timerNext_us)
{
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b089      	sub	sp, #36	; 0x24
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	60f8      	str	r0, [r7, #12]
 8000ae4:	60b9      	str	r1, [r7, #8]
 8000ae6:	607a      	str	r2, [r7, #4]
 8000ae8:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	695a      	ldr	r2, [r3, #20]
 8000aee:	2014      	movs	r0, #20
 8000af0:	183b      	adds	r3, r7, r0
 8000af2:	8a52      	ldrh	r2, [r2, #18]
 8000af4:	801a      	strh	r2, [r3, #0]
    if (CANerrSt != em->CANerrorStatusOld) {
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	8a1b      	ldrh	r3, [r3, #16]
 8000afa:	183a      	adds	r2, r7, r0
 8000afc:	8812      	ldrh	r2, [r2, #0]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d100      	bne.n	8000b04 <CO_EM_process+0x28>
 8000b02:	e0af      	b.n	8000c64 <CO_EM_process+0x188>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	8a19      	ldrh	r1, [r3, #16]
 8000b08:	2412      	movs	r4, #18
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	183a      	adds	r2, r7, r0
 8000b0e:	8812      	ldrh	r2, [r2, #0]
 8000b10:	404a      	eors	r2, r1
 8000b12:	801a      	strh	r2, [r3, #0]
        em->CANerrorStatusOld = CANerrSt;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	0001      	movs	r1, r0
 8000b18:	187a      	adds	r2, r7, r1
 8000b1a:	8812      	ldrh	r2, [r2, #0]
 8000b1c:	821a      	strh	r2, [r3, #16]

        if (CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING))
 8000b1e:	193b      	adds	r3, r7, r4
 8000b20:	881a      	ldrh	r2, [r3, #0]
 8000b22:	2302      	movs	r3, #2
 8000b24:	33ff      	adds	r3, #255	; 0xff
 8000b26:	4013      	ands	r3, r2
 8000b28:	d00f      	beq.n	8000b4a <CO_EM_process+0x6e>
            CO_error(em,
                (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0,
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	881a      	ldrh	r2, [r3, #0]
 8000b2e:	2302      	movs	r3, #2
 8000b30:	33ff      	adds	r3, #255	; 0xff
 8000b32:	4013      	ands	r3, r2
            CO_error(em,
 8000b34:	1e5a      	subs	r2, r3, #1
 8000b36:	4193      	sbcs	r3, r2
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2300      	movs	r3, #0
 8000b44:	2201      	movs	r2, #1
 8000b46:	f000 f945 	bl	8000dd4 <CO_error>
                CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PASSIVE)
 8000b4a:	2312      	movs	r3, #18
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	881b      	ldrh	r3, [r3, #0]
 8000b50:	2202      	movs	r2, #2
 8000b52:	4013      	ands	r3, r2
 8000b54:	d010      	beq.n	8000b78 <CO_EM_process+0x9c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0,
 8000b56:	2314      	movs	r3, #20
 8000b58:	18fb      	adds	r3, r7, r3
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	4013      	ands	r3, r2
 8000b60:	1e5a      	subs	r2, r3, #1
 8000b62:	4193      	sbcs	r3, r2
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	0019      	movs	r1, r3
 8000b68:	4a97      	ldr	r2, [pc, #604]	; (8000dc8 <CO_EM_process+0x2ec>)
 8000b6a:	68f8      	ldr	r0, [r7, #12]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	0013      	movs	r3, r2
 8000b72:	2207      	movs	r2, #7
 8000b74:	f000 f92e 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_BUS_OFF)
 8000b78:	2312      	movs	r3, #18
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4013      	ands	r3, r2
 8000b82:	d010      	beq.n	8000ba6 <CO_EM_process+0xca>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0,
 8000b84:	2314      	movs	r3, #20
 8000b86:	18fb      	adds	r3, r7, r3
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	1e5a      	subs	r2, r3, #1
 8000b90:	4193      	sbcs	r3, r2
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	0019      	movs	r1, r3
 8000b96:	4a8d      	ldr	r2, [pc, #564]	; (8000dcc <CO_EM_process+0x2f0>)
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	0013      	movs	r3, r2
 8000ba0:	2212      	movs	r2, #18
 8000ba2:	f000 f917 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_OVERFLOW)
 8000ba6:	2312      	movs	r3, #18
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	2208      	movs	r2, #8
 8000bae:	4013      	ands	r3, r2
 8000bb0:	d010      	beq.n	8000bd4 <CO_EM_process+0xf8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0,
 8000bb2:	2314      	movs	r3, #20
 8000bb4:	18fb      	adds	r3, r7, r3
 8000bb6:	881b      	ldrh	r3, [r3, #0]
 8000bb8:	2208      	movs	r2, #8
 8000bba:	4013      	ands	r3, r2
 8000bbc:	1e5a      	subs	r2, r3, #1
 8000bbe:	4193      	sbcs	r3, r2
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	4a82      	ldr	r2, [pc, #520]	; (8000dd0 <CO_EM_process+0x2f4>)
 8000bc6:	68f8      	ldr	r0, [r7, #12]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	0013      	movs	r3, r2
 8000bce:	2214      	movs	r2, #20
 8000bd0:	f000 f900 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PDO_LATE)
 8000bd4:	2312      	movs	r3, #18
 8000bd6:	18fb      	adds	r3, r7, r3
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	2280      	movs	r2, #128	; 0x80
 8000bdc:	4013      	ands	r3, r2
 8000bde:	d010      	beq.n	8000c02 <CO_EM_process+0x126>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0,
 8000be0:	2314      	movs	r3, #20
 8000be2:	18fb      	adds	r3, r7, r3
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	2280      	movs	r2, #128	; 0x80
 8000be8:	4013      	ands	r3, r2
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	4193      	sbcs	r3, r2
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	0019      	movs	r1, r3
 8000bf2:	2381      	movs	r3, #129	; 0x81
 8000bf4:	021b      	lsls	r3, r3, #8
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	9200      	str	r2, [sp, #0]
 8000bfc:	2215      	movs	r2, #21
 8000bfe:	f000 f8e9 	bl	8000dd4 <CO_error>
                     CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_PASSIVE)
 8000c02:	2312      	movs	r3, #18
 8000c04:	18fb      	adds	r3, r7, r3
 8000c06:	881a      	ldrh	r2, [r3, #0]
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	d011      	beq.n	8000c34 <CO_EM_process+0x158>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0,
 8000c10:	2314      	movs	r3, #20
 8000c12:	18fb      	adds	r3, r7, r3
 8000c14:	881a      	ldrh	r2, [r3, #0]
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	1e5a      	subs	r2, r3, #1
 8000c1e:	4193      	sbcs	r3, r2
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	0019      	movs	r1, r3
 8000c24:	4a68      	ldr	r2, [pc, #416]	; (8000dc8 <CO_EM_process+0x2ec>)
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	2300      	movs	r3, #0
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	2206      	movs	r2, #6
 8000c30:	f000 f8d0 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_OVERFLOW)
 8000c34:	2312      	movs	r3, #18
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	881a      	ldrh	r2, [r3, #0]
 8000c3a:	2380      	movs	r3, #128	; 0x80
 8000c3c:	011b      	lsls	r3, r3, #4
 8000c3e:	4013      	ands	r3, r2
 8000c40:	d010      	beq.n	8000c64 <CO_EM_process+0x188>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0,
 8000c42:	2314      	movs	r3, #20
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	881a      	ldrh	r2, [r3, #0]
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	011b      	lsls	r3, r3, #4
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	1e5a      	subs	r2, r3, #1
 8000c50:	4193      	sbcs	r3, r2
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	0019      	movs	r1, r3
 8000c56:	68f8      	ldr	r0, [r7, #12]
 8000c58:	2300      	movs	r3, #0
 8000c5a:	9300      	str	r3, [sp, #0]
 8000c5c:	2313      	movs	r3, #19
 8000c5e:	2213      	movs	r2, #19
 8000c60:	f000 f8b8 	bl	8000dd4 <CO_error>
                     CO_EM_CAN_RXB_OVERFLOW, CO_EM_CAN_RXB_OVERFLOW, 0);
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 8000c64:	2117      	movs	r1, #23
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
    if (CO_CONFIG_ERR_CONDITION_GENERIC)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	795b      	ldrb	r3, [r3, #5]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d005      	beq.n	8000c80 <CO_EM_process+0x1a4>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	187a      	adds	r2, r7, r1
 8000c78:	7812      	ldrb	r2, [r2, #0]
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE)
        errorRegister |= CO_ERR_REG_TEMPERATURE;
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION)
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	789b      	ldrb	r3, [r3, #2]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d103      	bne.n	8000c90 <CO_EM_process+0x1b4>
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	78db      	ldrb	r3, [r3, #3]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d006      	beq.n	8000c9e <CO_EM_process+0x1c2>
        errorRegister |= CO_ERR_REG_COMMUNICATION;
 8000c90:	2217      	movs	r2, #23
 8000c92:	18bb      	adds	r3, r7, r2
 8000c94:	18ba      	adds	r2, r7, r2
 8000c96:	7812      	ldrb	r2, [r2, #0]
 8000c98:	2110      	movs	r1, #16
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	701a      	strb	r2, [r3, #0]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE)
        errorRegister |= CO_ERR_REG_DEV_PROFILE;
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	7a1b      	ldrb	r3, [r3, #8]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d103      	bne.n	8000cae <CO_EM_process+0x1d2>
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	7a5b      	ldrb	r3, [r3, #9]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d007      	beq.n	8000cbe <CO_EM_process+0x1e2>
        errorRegister |= CO_ERR_REG_MANUFACTURER;
 8000cae:	2217      	movs	r2, #23
 8000cb0:	18bb      	adds	r3, r7, r2
 8000cb2:	18ba      	adds	r2, r7, r2
 8000cb4:	7812      	ldrb	r2, [r2, #0]
 8000cb6:	2180      	movs	r1, #128	; 0x80
 8000cb8:	4249      	negs	r1, r1
 8000cba:	430a      	orrs	r2, r1
 8000cbc:	701a      	strb	r2, [r3, #0]
    *em->errorRegister = errorRegister;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2017      	movs	r0, #23
 8000cc4:	183a      	adds	r2, r7, r0
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d100      	bne.n	8000cd2 <CO_EM_process+0x1f6>
 8000cd0:	e073      	b.n	8000dba <CO_EM_process+0x2de>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    if (em->fifoSize >= 2) {
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	7f1b      	ldrb	r3, [r3, #28]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d800      	bhi.n	8000cdc <CO_EM_process+0x200>
 8000cda:	e070      	b.n	8000dbe <CO_EM_process+0x2e2>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 8000cdc:	2411      	movs	r4, #17
 8000cde:	193b      	adds	r3, r7, r4
 8000ce0:	68fa      	ldr	r2, [r7, #12]
 8000ce2:	7f92      	ldrb	r2, [r2, #30]
 8000ce4:	701a      	strb	r2, [r3, #0]
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull
            && em->inhibitEmTimer >= em->inhibitEmTime_us
        ) {
            em->inhibitEmTimer = 0;
 #else
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull) {
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	7f5b      	ldrb	r3, [r3, #29]
 8000cea:	193a      	adds	r2, r7, r4
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d065      	beq.n	8000dbe <CO_EM_process+0x2e2>
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d160      	bne.n	8000dbe <CO_EM_process+0x2e2>
 #endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t) errorRegister << 16;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	699a      	ldr	r2, [r3, #24]
 8000d00:	193b      	adds	r3, r7, r4
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	18d3      	adds	r3, r2, r3
 8000d08:	6819      	ldr	r1, [r3, #0]
 8000d0a:	183b      	adds	r3, r7, r0
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	041a      	lsls	r2, r3, #16
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	6998      	ldr	r0, [r3, #24]
 8000d14:	193b      	adds	r3, r7, r4
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	18c3      	adds	r3, r0, r3
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            memcpy(em->CANtxBuff->data, &em->fifo[fifoPpPtr].msg,
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d24:	1d58      	adds	r0, r3, #5
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	699a      	ldr	r2, [r3, #24]
 8000d2a:	193b      	adds	r3, r7, r4
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	18d3      	adds	r3, r2, r3
 8000d32:	2208      	movs	r2, #8
 8000d34:	0019      	movs	r1, r3
 8000d36:	f010 fe49 	bl	80119cc <memcpy>
                sizeof(em->CANtxBuff->data));
            CO_CANsend(em->CANdevTx, em->CANtxBuff);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	695a      	ldr	r2, [r3, #20]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d42:	0019      	movs	r1, r3
 8000d44:	0010      	movs	r0, r2
 8000d46:	f007 faf3 	bl	8008330 <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
 #endif

            /* increment pointer */
            em->fifoPpPtr = (++fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0;
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	193a      	adds	r2, r7, r4
 8000d4e:	7812      	ldrb	r2, [r2, #0]
 8000d50:	3201      	adds	r2, #1
 8000d52:	701a      	strb	r2, [r3, #0]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	7f1b      	ldrb	r3, [r3, #28]
 8000d58:	193a      	adds	r2, r7, r4
 8000d5a:	7812      	ldrb	r2, [r2, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d202      	bcs.n	8000d66 <CO_EM_process+0x28a>
 8000d60:	193b      	adds	r3, r7, r4
 8000d62:	781a      	ldrb	r2, [r3, #0]
 8000d64:	e000      	b.n	8000d68 <CO_EM_process+0x28c>
 8000d66:	2200      	movs	r2, #0
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all
             * messages from fifo buffer are processed */
            if (em->fifoOverflow == 1) {
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	7fdb      	ldrb	r3, [r3, #31]
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d10c      	bne.n	8000d8e <CO_EM_process+0x2b2>
                em->fifoOverflow = 2;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	2202      	movs	r2, #2
 8000d78:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL,
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	015b      	lsls	r3, r3, #5
 8000d7e:	68f8      	ldr	r0, [r7, #12]
 8000d80:	2200      	movs	r2, #0
 8000d82:	9200      	str	r2, [sp, #0]
 8000d84:	2220      	movs	r2, #32
 8000d86:	2101      	movs	r1, #1
 8000d88:	f000 f824 	bl	8000dd4 <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 8000d8c:	e017      	b.n	8000dbe <CO_EM_process+0x2e2>
            else if (em->fifoOverflow == 2 && em->fifoPpPtr == em->fifoWrPtr) {
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	7fdb      	ldrb	r3, [r3, #31]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d113      	bne.n	8000dbe <CO_EM_process+0x2e2>
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	7f9a      	ldrb	r2, [r3, #30]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	7f5b      	ldrb	r3, [r3, #29]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d10d      	bne.n	8000dbe <CO_EM_process+0x2e2>
                em->fifoOverflow = 0;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2200      	movs	r2, #0
 8000da6:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	2300      	movs	r3, #0
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2300      	movs	r3, #0
 8000db0:	2220      	movs	r2, #32
 8000db2:	2100      	movs	r1, #0
 8000db4:	f000 f80e 	bl	8000dd4 <CO_error>
    return;
 8000db8:	e001      	b.n	8000dbe <CO_EM_process+0x2e2>
        return;
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	e000      	b.n	8000dc0 <CO_EM_process+0x2e4>
    return;
 8000dbe:	46c0      	nop			; (mov r8, r8)
}
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b007      	add	sp, #28
 8000dc4:	bd90      	pop	{r4, r7, pc}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	00008120 	.word	0x00008120
 8000dcc:	00008140 	.word	0x00008140
 8000dd0:	00008110 	.word	0x00008110

08000dd4 <CO_error>:


/******************************************************************************/
void CO_error(CO_EM_t *em, bool_t setError, const uint8_t errorBit,
              uint16_t errorCode, uint32_t infoCode)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	; 0x30
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	0019      	movs	r1, r3
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	701a      	strb	r2, [r3, #0]
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	1c0a      	adds	r2, r1, #0
 8000de8:	801a      	strh	r2, [r3, #0]
    if (em == NULL) return;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d100      	bne.n	8000df2 <CO_error+0x1e>
 8000df0:	e0be      	b.n	8000f70 <CO_error+0x19c>

    uint8_t index = errorBit >> 3;
 8000df2:	212f      	movs	r1, #47	; 0x2f
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	1dfa      	adds	r2, r7, #7
 8000df8:	7812      	ldrb	r2, [r2, #0]
 8000dfa:	08d2      	lsrs	r2, r2, #3
 8000dfc:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2207      	movs	r2, #7
 8000e04:	4013      	ands	r3, r2
 8000e06:	2201      	movs	r2, #1
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	202e      	movs	r0, #46	; 0x2e
 8000e0c:	183b      	adds	r3, r7, r0
 8000e0e:	701a      	strb	r2, [r3, #0]

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)) {
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b09      	cmp	r3, #9
 8000e16:	d90c      	bls.n	8000e32 <CO_error+0x5e>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	701a      	strb	r2, [r3, #0]
        bitmask = 1 << (CO_EM_WRONG_ERROR_REPORT & 0x7);
 8000e1e:	183b      	adds	r3, r7, r0
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	22c2      	movs	r2, #194	; 0xc2
 8000e28:	01d2      	lsls	r2, r2, #7
 8000e2a:	801a      	strh	r2, [r3, #0]
        infoCode = errorBit;
 8000e2c:	1dfb      	adds	r3, r7, #7
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    uint8_t *errorStatusBits = &em->errorStatusBits[index];
 8000e32:	232f      	movs	r3, #47	; 0x2f
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	18d3      	adds	r3, r2, r3
 8000e3c:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 8000e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e40:	781a      	ldrb	r2, [r3, #0]
 8000e42:	2027      	movs	r0, #39	; 0x27
 8000e44:	183b      	adds	r3, r7, r0
 8000e46:	212e      	movs	r1, #46	; 0x2e
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	7809      	ldrb	r1, [r1, #0]
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	701a      	strb	r2, [r3, #0]

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d004      	beq.n	8000e60 <CO_error+0x8c>
        if (errorStatusBitMasked != 0) {
 8000e56:	183b      	adds	r3, r7, r0
 8000e58:	781b      	ldrb	r3, [r3, #0]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d009      	beq.n	8000e72 <CO_error+0x9e>
            return;
 8000e5e:	e08a      	b.n	8000f76 <CO_error+0x1a2>
        }
    }
    else {
        if (errorStatusBitMasked == 0) {
 8000e60:	2327      	movs	r3, #39	; 0x27
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d100      	bne.n	8000e6c <CO_error+0x98>
 8000e6a:	e083      	b.n	8000f74 <CO_error+0x1a0>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2200      	movs	r2, #0
 8000e70:	801a      	strh	r2, [r3, #0]
    }

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    /* prepare emergency message. Error register will be added in post-process*/
    uint32_t errMsg = (uint32_t)errorBit << 24 | CO_SWAP_16(errorCode);
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	061a      	lsls	r2, r3, #24
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 8000e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e82:	61fb      	str	r3, [r7, #28]
 #endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000e88:	f3ef 8210 	mrs	r2, PRIMASK
 8000e8c:	617a      	str	r2, [r7, #20]
  return(result);
 8000e8e:	697a      	ldr	r2, [r7, #20]
 8000e90:	631a      	str	r2, [r3, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8000e92:	b672      	cpsid	i
}
 8000e94:	46c0      	nop			; (mov r8, r8)
    if (setError) *errorStatusBits |= bitmask;
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d009      	beq.n	8000eb0 <CO_error+0xdc>
 8000e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e9e:	781a      	ldrb	r2, [r3, #0]
 8000ea0:	232e      	movs	r3, #46	; 0x2e
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eac:	701a      	strb	r2, [r3, #0]
 8000eae:	e00d      	b.n	8000ecc <CO_error+0xf8>
    else          *errorStatusBits &= ~bitmask;
 8000eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	b25b      	sxtb	r3, r3
 8000eb6:	222e      	movs	r2, #46	; 0x2e
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	7812      	ldrb	r2, [r2, #0]
 8000ebc:	b252      	sxtb	r2, r2
 8000ebe:	43d2      	mvns	r2, r2
 8000ec0:	b252      	sxtb	r2, r2
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eca:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    if (em->fifoSize >= 2) {
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	7f1b      	ldrb	r3, [r3, #28]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d945      	bls.n	8000f60 <CO_error+0x18c>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 8000ed4:	201b      	movs	r0, #27
 8000ed6:	183b      	adds	r3, r7, r0
 8000ed8:	68fa      	ldr	r2, [r7, #12]
 8000eda:	7f52      	ldrb	r2, [r2, #29]
 8000edc:	701a      	strb	r2, [r3, #0]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1;
 8000ede:	212d      	movs	r1, #45	; 0x2d
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	183a      	adds	r2, r7, r0
 8000ee4:	7812      	ldrb	r2, [r2, #0]
 8000ee6:	3201      	adds	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
        if (fifoWrPtrNext >= em->fifoSize) {
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	7f1b      	ldrb	r3, [r3, #28]
 8000eee:	187a      	adds	r2, r7, r1
 8000ef0:	7812      	ldrb	r2, [r2, #0]
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d302      	bcc.n	8000efc <CO_error+0x128>
            fifoWrPtrNext = 0;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	7f9b      	ldrb	r3, [r3, #30]
 8000f00:	222d      	movs	r2, #45	; 0x2d
 8000f02:	18ba      	adds	r2, r7, r2
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d103      	bne.n	8000f12 <CO_error+0x13e>
            em->fifoOverflow = 1;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	77da      	strb	r2, [r3, #31]
 8000f10:	e026      	b.n	8000f60 <CO_error+0x18c>
        }
        else {
            em->fifo[fifoWrPtr].msg = errMsg;
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	699a      	ldr	r2, [r3, #24]
 8000f16:	211b      	movs	r1, #27
 8000f18:	187b      	adds	r3, r7, r1
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	18d3      	adds	r3, r2, r3
 8000f20:	6a3a      	ldr	r2, [r7, #32]
 8000f22:	601a      	str	r2, [r3, #0]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	699a      	ldr	r2, [r3, #24]
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	18d3      	adds	r3, r2, r3
 8000f30:	69fa      	ldr	r2, [r7, #28]
 8000f32:	605a      	str	r2, [r3, #4]
 #endif
            em->fifoWrPtr = fifoWrPtrNext;
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	222d      	movs	r2, #45	; 0x2d
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	7812      	ldrb	r2, [r2, #0]
 8000f3c:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1)) em->fifoCount++;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	2220      	movs	r2, #32
 8000f42:	5c9b      	ldrb	r3, [r3, r2]
 8000f44:	001a      	movs	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	7f1b      	ldrb	r3, [r3, #28]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	da07      	bge.n	8000f60 <CO_error+0x18c>
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2220      	movs	r2, #32
 8000f54:	5c9b      	ldrb	r3, [r3, r2]
 8000f56:	3301      	adds	r3, #1
 8000f58:	b2d9      	uxtb	r1, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2220      	movs	r2, #32
 8000f5e:	5499      	strb	r1, [r3, r2]
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f66:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	f383 8810 	msr	PRIMASK, r3
}
 8000f6e:	e002      	b.n	8000f76 <CO_error+0x1a2>
    if (em == NULL) return;
 8000f70:	46c0      	nop			; (mov r8, r8)
 8000f72:	e000      	b.n	8000f76 <CO_error+0x1a2>
            return;
 8000f74:	46c0      	nop			; (mov r8, r8)
    if (em->pFunctSignalPre != NULL && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
 #endif
#endif
}
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b00c      	add	sp, #48	; 0x30
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	230c      	movs	r3, #12
 8000f88:	18fb      	adds	r3, r7, r3
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f010 fd26 	bl	80119de <memmove>
 8000f92:	68fb      	ldr	r3, [r7, #12]
}
 8000f94:	0018      	movs	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b004      	add	sp, #16
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <OD_getIndex+0x14>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	e000      	b.n	8000fb2 <OD_getIndex+0x16>
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	b002      	add	sp, #8
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <OD_extension_init>:
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <OD_extension_init+0x14>
 8000fca:	2305      	movs	r3, #5
 8000fcc:	e003      	b.n	8000fd6 <OD_extension_init+0x1c>
    entry->extension = extension;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	683a      	ldr	r2, [r7, #0]
 8000fd2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b002      	add	sp, #8
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <OD_get_u32>:
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af02      	add	r7, sp, #8
 8000fe4:	60f8      	str	r0, [r7, #12]
 8000fe6:	607a      	str	r2, [r7, #4]
 8000fe8:	603b      	str	r3, [r7, #0]
 8000fea:	200b      	movs	r0, #11
 8000fec:	183b      	adds	r3, r7, r0
 8000fee:	1c0a      	adds	r2, r1, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	183b      	adds	r3, r7, r0
 8000ff6:	7819      	ldrb	r1, [r3, #0]
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2304      	movs	r3, #4
 8001000:	f001 f8aa 	bl	8002158 <OD_get_value>
 8001004:	0003      	movs	r3, r0
}
 8001006:	0018      	movs	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	b004      	add	sp, #16
 800100c:	bd80      	pop	{r7, pc}

0800100e <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, void *msg) {
 800100e:	b580      	push	{r7, lr}
 8001010:	b086      	sub	sp, #24
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode = object;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800101c:	2113      	movs	r1, #19
 800101e:	187b      	adds	r3, r7, r1
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	7912      	ldrb	r2, [r2, #4]
 8001024:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	3305      	adds	r3, #5
 800102a:	60fb      	str	r3, [r7, #12]

    if (DLC == 1) {
 800102c:	187b      	adds	r3, r7, r1
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d107      	bne.n	8001044 <CO_HBcons_receive+0x36>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	b25a      	sxtb	r2, r3
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2201      	movs	r2, #1
 8001042:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 8001044:	46c0      	nop			; (mov r8, r8)
 8001046:	46bd      	mov	sp, r7
 8001048:	b006      	add	sp, #24
 800104a:	bd80      	pop	{r7, pc}

0800104c <OD_write_1016>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1016(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 800104c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800104e:	b089      	sub	sp, #36	; 0x24
 8001050:	af00      	add	r7, sp, #0
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t *HBcons = stream->object;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	61fb      	str	r3, [r7, #28]

    if (stream == NULL || buf == NULL
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d012      	beq.n	800108c <OD_write_1016+0x40>
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00f      	beq.n	800108c <OD_write_1016+0x40>
        || stream->subIndex < 1
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	7c5b      	ldrb	r3, [r3, #17]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d00b      	beq.n	800108c <OD_write_1016+0x40>
        || stream->subIndex > HBcons->numberOfMonitoredNodes
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	7c5a      	ldrb	r2, [r3, #17]
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	7a1b      	ldrb	r3, [r3, #8]
 800107c:	429a      	cmp	r2, r3
 800107e:	d805      	bhi.n	800108c <OD_write_1016+0x40>
        || count != sizeof(uint32_t) || countWritten == NULL
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b04      	cmp	r3, #4
 8001084:	d102      	bne.n	800108c <OD_write_1016+0x40>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <OD_write_1016+0x44>
    ) {
        return ODR_DEV_INCOMPAT;
 800108c:	2309      	movs	r3, #9
 800108e:	e02c      	b.n	80010ea <OD_write_1016+0x9e>
    }

    uint32_t val = CO_getUint32(buf);
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	0018      	movs	r0, r3
 8001094:	f7ff ff72 	bl	8000f7c <CO_getUint32>
 8001098:	0003      	movs	r3, r0
 800109a:	61bb      	str	r3, [r7, #24]
    uint8_t nodeId = (val >> 16) & 0xFF;
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	0c1a      	lsrs	r2, r3, #16
 80010a0:	2017      	movs	r0, #23
 80010a2:	183b      	adds	r3, r7, r0
 80010a4:	701a      	strb	r2, [r3, #0]
    uint16_t time = val & 0xFFFF;
 80010a6:	2514      	movs	r5, #20
 80010a8:	197b      	adds	r3, r7, r5
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1,
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	3b01      	subs	r3, #1
 80010b4:	b2d9      	uxtb	r1, r3
 80010b6:	2613      	movs	r6, #19
 80010b8:	19bc      	adds	r4, r7, r6
 80010ba:	197b      	adds	r3, r7, r5
 80010bc:	881d      	ldrh	r5, [r3, #0]
 80010be:	183b      	adds	r3, r7, r0
 80010c0:	781a      	ldrb	r2, [r3, #0]
 80010c2:	69f8      	ldr	r0, [r7, #28]
 80010c4:	002b      	movs	r3, r5
 80010c6:	f000 f8ed 	bl	80012a4 <CO_HBconsumer_initEntry>
 80010ca:	0003      	movs	r3, r0
 80010cc:	7023      	strb	r3, [r4, #0]
                                                   nodeId, time);
    if (ret != CO_ERROR_NO) {
 80010ce:	19bb      	adds	r3, r7, r6
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <OD_write_1016+0x90>
        return ODR_PAR_INCOMPAT;
 80010d8:	2308      	movs	r3, #8
 80010da:	e006      	b.n	80010ea <OD_write_1016+0x9e>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	68f8      	ldr	r0, [r7, #12]
 80010e4:	f000 fe20 	bl	8001d28 <OD_writeOriginal>
 80010e8:	0003      	movs	r3, r0
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b009      	add	sp, #36	; 0x24
 80010f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010f4 <CO_HBconsumer_init>:
                                    uint8_t monitoredNodesCount,
                                    OD_entry_t *OD_1016_HBcons,
                                    CO_CANmodule_t *CANdevRx,
                                    uint16_t CANdevRxIdxStart,
                                    uint32_t *errInfo)
{
 80010f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010f6:	b089      	sub	sp, #36	; 0x24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	001a      	movs	r2, r3
 8001102:	1cfb      	adds	r3, r7, #3
 8001104:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (HBcons == NULL || em == NULL || monitoredNodes == NULL
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00b      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d008      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <CO_HBconsumer_init+0x30>
        || OD_1016_HBcons == NULL || CANdevRx == NULL
 8001118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800111a:	2b00      	cmp	r3, #0
 800111c:	d002      	beq.n	8001124 <CO_HBconsumer_init+0x30>
 800111e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <CO_HBconsumer_init+0x36>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001124:	2301      	movs	r3, #1
 8001126:	425b      	negs	r3, r3
 8001128:	e0b4      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    }

    /* Configure object variables */
    memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2230      	movs	r2, #48	; 0x30
 800112e:	2100      	movs	r1, #0
 8001130:	0018      	movs	r0, r3
 8001132:	f010 fc67 	bl	8011a04 <memset>
    HBcons->em = em;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	68ba      	ldr	r2, [r7, #8]
 800113a:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001146:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2238      	movs	r2, #56	; 0x38
 800114c:	2108      	movs	r1, #8
 800114e:	468c      	mov	ip, r1
 8001150:	44bc      	add	ip, r7
 8001152:	4462      	add	r2, ip
 8001154:	8812      	ldrh	r2, [r2, #0]
 8001156:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes =
        OD_1016_HBcons->subEntriesCount-1 < monitoredNodesCount ?
 8001158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800115a:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 800115c:	1cfa      	adds	r2, r7, #3
 800115e:	7812      	ldrb	r2, [r2, #0]
 8001160:	429a      	cmp	r2, r3
 8001162:	d304      	bcc.n	800116e <CO_HBconsumer_init+0x7a>
        OD_1016_HBcons->subEntriesCount-1 : monitoredNodesCount;
 8001164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001166:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 8001168:	3b01      	subs	r3, #1
 800116a:	b2db      	uxtb	r3, r3
 800116c:	e001      	b.n	8001172 <CO_HBconsumer_init+0x7e>
 800116e:	1cfb      	adds	r3, r7, #3
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	7213      	strb	r3, [r2, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001176:	231f      	movs	r3, #31
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
 800117e:	e059      	b.n	8001234 <CO_HBconsumer_init+0x140>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1, &val, true);
 8001180:	231f      	movs	r3, #31
 8001182:	18fb      	adds	r3, r7, r3
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	b2d9      	uxtb	r1, r3
 800118a:	251e      	movs	r5, #30
 800118c:	197c      	adds	r4, r7, r5
 800118e:	2314      	movs	r3, #20
 8001190:	18fa      	adds	r2, r7, r3
 8001192:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001194:	2301      	movs	r3, #1
 8001196:	f7ff ff22 	bl	8000fde <OD_get_u32>
 800119a:	0003      	movs	r3, r0
 800119c:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 800119e:	197b      	adds	r3, r7, r5
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	b25b      	sxtb	r3, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00d      	beq.n	80011c4 <CO_HBconsumer_init+0xd0>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 80011a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d007      	beq.n	80011be <CO_HBconsumer_init+0xca>
 80011ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011b0:	0018      	movs	r0, r3
 80011b2:	f7ff fef3 	bl	8000f9c <OD_getIndex>
 80011b6:	0003      	movs	r3, r0
 80011b8:	001a      	movs	r2, r3
 80011ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011bc:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 80011be:	230c      	movs	r3, #12
 80011c0:	425b      	negs	r3, r3
 80011c2:	e067      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
        }

        uint8_t nodeId = (val >> 16) & 0xFF;
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	0c1a      	lsrs	r2, r3, #16
 80011c8:	211d      	movs	r1, #29
 80011ca:	187b      	adds	r3, r7, r1
 80011cc:	701a      	strb	r2, [r3, #0]
        uint16_t time = val & 0xFFFF;
 80011ce:	697a      	ldr	r2, [r7, #20]
 80011d0:	201a      	movs	r0, #26
 80011d2:	183b      	adds	r3, r7, r0
 80011d4:	801a      	strh	r2, [r3, #0]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, time);
 80011d6:	2619      	movs	r6, #25
 80011d8:	19bc      	adds	r4, r7, r6
 80011da:	183b      	adds	r3, r7, r0
 80011dc:	881d      	ldrh	r5, [r3, #0]
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	781a      	ldrb	r2, [r3, #0]
 80011e2:	231f      	movs	r3, #31
 80011e4:	18fb      	adds	r3, r7, r3
 80011e6:	7819      	ldrb	r1, [r3, #0]
 80011e8:	68f8      	ldr	r0, [r7, #12]
 80011ea:	002b      	movs	r3, r5
 80011ec:	f000 f85a 	bl	80012a4 <CO_HBconsumer_initEntry>
 80011f0:	0003      	movs	r3, r0
 80011f2:	7023      	strb	r3, [r4, #0]
        if (ret != CO_ERROR_NO) {
 80011f4:	19bb      	adds	r3, r7, r6
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b25b      	sxtb	r3, r3
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d014      	beq.n	8001228 <CO_HBconsumer_init+0x134>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 80011fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001200:	2b00      	cmp	r3, #0
 8001202:	d007      	beq.n	8001214 <CO_HBconsumer_init+0x120>
 8001204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001206:	0018      	movs	r0, r3
 8001208:	f7ff fec8 	bl	8000f9c <OD_getIndex>
 800120c:	0003      	movs	r3, r0
 800120e:	001a      	movs	r2, r3
 8001210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001212:	601a      	str	r2, [r3, #0]
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS)
 8001214:	2219      	movs	r2, #25
 8001216:	18bb      	adds	r3, r7, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b25b      	sxtb	r3, r3
 800121c:	330c      	adds	r3, #12
 800121e:	d003      	beq.n	8001228 <CO_HBconsumer_init+0x134>
                return ret;
 8001220:	18bb      	adds	r3, r7, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b25b      	sxtb	r3, r3
 8001226:	e035      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001228:	211f      	movs	r1, #31
 800122a:	187b      	adds	r3, r7, r1
 800122c:	781a      	ldrb	r2, [r3, #0]
 800122e:	187b      	adds	r3, r7, r1
 8001230:	3201      	adds	r2, #1
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	7a1b      	ldrb	r3, [r3, #8]
 8001238:	221f      	movs	r2, #31
 800123a:	18ba      	adds	r2, r7, r2
 800123c:	7812      	ldrb	r2, [r2, #0]
 800123e:	429a      	cmp	r2, r3
 8001240:	d39e      	bcc.n	8001180 <CO_HBconsumer_init+0x8c>
        }
    }

    /* configure extension for OD */
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_FLAG_OD_DYNAMIC
    HBcons->OD_1016_extension.object = HBcons;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4a14      	ldr	r2, [pc, #80]	; (800129c <CO_HBconsumer_init+0x1a8>)
 800124c:	625a      	str	r2, [r3, #36]	; 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4a13      	ldr	r2, [pc, #76]	; (80012a0 <CO_HBconsumer_init+0x1ac>)
 8001252:	629a      	str	r2, [r3, #40]	; 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	3320      	adds	r3, #32
 8001258:	001a      	movs	r2, r3
 800125a:	251e      	movs	r5, #30
 800125c:	197c      	adds	r4, r7, r5
 800125e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001260:	0011      	movs	r1, r2
 8001262:	0018      	movs	r0, r3
 8001264:	f7ff fea9 	bl	8000fba <OD_extension_init>
 8001268:	0003      	movs	r3, r0
 800126a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800126c:	197b      	adds	r3, r7, r5
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b25b      	sxtb	r3, r3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00d      	beq.n	8001292 <CO_HBconsumer_init+0x19e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8001276:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001278:	2b00      	cmp	r3, #0
 800127a:	d007      	beq.n	800128c <CO_HBconsumer_init+0x198>
 800127c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800127e:	0018      	movs	r0, r3
 8001280:	f7ff fe8c 	bl	8000f9c <OD_getIndex>
 8001284:	0003      	movs	r3, r0
 8001286:	001a      	movs	r2, r3
 8001288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800128a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800128c:	230c      	movs	r3, #12
 800128e:	425b      	negs	r3, r3
 8001290:	e000      	b.n	8001294 <CO_HBconsumer_init+0x1a0>
    }
#endif

    return CO_ERROR_NO;
 8001292:	2300      	movs	r3, #0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b009      	add	sp, #36	; 0x24
 800129a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800129c:	08001c6b 	.word	0x08001c6b
 80012a0:	0800104d 	.word	0x0800104d

080012a4 <CO_HBconsumer_initEntry>:
/******************************************************************************/
static CO_ReturnError_t CO_HBconsumer_initEntry(CO_HBconsumer_t *HBcons,
                                                uint8_t idx,
                                                uint8_t nodeId,
                                                uint16_t consumerTime_ms)
{
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	b08d      	sub	sp, #52	; 0x34
 80012a8:	af04      	add	r7, sp, #16
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	000c      	movs	r4, r1
 80012ae:	0010      	movs	r0, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	1cfb      	adds	r3, r7, #3
 80012b4:	1c22      	adds	r2, r4, #0
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	1cbb      	adds	r3, r7, #2
 80012ba:	1c02      	adds	r2, r0, #0
 80012bc:	701a      	strb	r2, [r3, #0]
 80012be:	003b      	movs	r3, r7
 80012c0:	1c0a      	adds	r2, r1, #0
 80012c2:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80012c4:	231f      	movs	r3, #31
 80012c6:	18fb      	adds	r3, r7, r3
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (HBcons == NULL || idx >= HBcons->numberOfMonitoredNodes) {
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d005      	beq.n	80012de <CO_HBconsumer_initEntry+0x3a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7a1b      	ldrb	r3, [r3, #8]
 80012d6:	1cfa      	adds	r2, r7, #3
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d302      	bcc.n	80012e4 <CO_HBconsumer_initEntry+0x40>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80012de:	2301      	movs	r3, #1
 80012e0:	425b      	negs	r3, r3
 80012e2:	e0a0      	b.n	8001426 <CO_HBconsumer_initEntry+0x182>
    }

    /* verify for duplicate entries */
    if(consumerTime_ms != 0 && nodeId != 0) {
 80012e4:	003b      	movs	r3, r7
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d036      	beq.n	800135a <CO_HBconsumer_initEntry+0xb6>
 80012ec:	1cbb      	adds	r3, r7, #2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d032      	beq.n	800135a <CO_HBconsumer_initEntry+0xb6>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80012f4:	231e      	movs	r3, #30
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
 80012fc:	e026      	b.n	800134c <CO_HBconsumer_initEntry+0xa8>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	201e      	movs	r0, #30
 8001304:	183b      	adds	r3, r7, r0
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	011b      	lsls	r3, r3, #4
 800130a:	18d2      	adds	r2, r2, r3
 800130c:	2108      	movs	r1, #8
 800130e:	187b      	adds	r3, r7, r1
 8001310:	ca70      	ldmia	r2!, {r4, r5, r6}
 8001312:	c370      	stmia	r3!, {r4, r5, r6}
 8001314:	6812      	ldr	r2, [r2, #0]
 8001316:	601a      	str	r2, [r3, #0]
            if(idx != i && node.time_us != 0 && node.nodeId == nodeId) {
 8001318:	1cfa      	adds	r2, r7, #3
 800131a:	183b      	adds	r3, r7, r0
 800131c:	7812      	ldrb	r2, [r2, #0]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	429a      	cmp	r2, r3
 8001322:	d00d      	beq.n	8001340 <CO_HBconsumer_initEntry+0x9c>
 8001324:	187b      	adds	r3, r7, r1
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d009      	beq.n	8001340 <CO_HBconsumer_initEntry+0x9c>
 800132c:	187b      	adds	r3, r7, r1
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	1cba      	adds	r2, r7, #2
 8001332:	7812      	ldrb	r2, [r2, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d103      	bne.n	8001340 <CO_HBconsumer_initEntry+0x9c>
                ret = CO_ERROR_OD_PARAMETERS;
 8001338:	231f      	movs	r3, #31
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	22f4      	movs	r2, #244	; 0xf4
 800133e:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001340:	211e      	movs	r1, #30
 8001342:	187b      	adds	r3, r7, r1
 8001344:	781a      	ldrb	r2, [r3, #0]
 8001346:	187b      	adds	r3, r7, r1
 8001348:	3201      	adds	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7a1b      	ldrb	r3, [r3, #8]
 8001350:	221e      	movs	r2, #30
 8001352:	18ba      	adds	r2, r7, r2
 8001354:	7812      	ldrb	r2, [r2, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d3d1      	bcc.n	80012fe <CO_HBconsumer_initEntry+0x5a>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 800135a:	231f      	movs	r3, #31
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b25b      	sxtb	r3, r3
 8001362:	2b00      	cmp	r3, #0
 8001364:	d15b      	bne.n	800141e <CO_HBconsumer_initEntry+0x17a>
        uint16_t COB_ID;

        CO_HBconsNode_t * monitoredNode = &HBcons->monitoredNodes[idx];
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	1cfb      	adds	r3, r7, #3
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	18d3      	adds	r3, r2, r3
 8001372:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	1cba      	adds	r2, r7, #2
 8001378:	7812      	ldrb	r2, [r2, #0]
 800137a:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (int32_t)consumerTime_ms * 1000;
 800137c:	003b      	movs	r3, r7
 800137e:	881a      	ldrh	r2, [r3, #0]
 8001380:	0013      	movs	r3, r2
 8001382:	015b      	lsls	r3, r3, #5
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	189b      	adds	r3, r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	001a      	movs	r2, r3
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	22ff      	movs	r2, #255	; 0xff
 8001396:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if (monitoredNode->nodeId != 0 && monitoredNode->time_us != 0) {
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d011      	beq.n	80013ca <CO_HBconsumer_initEntry+0x126>
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00d      	beq.n	80013ca <CO_HBconsumer_initEntry+0x126>
            COB_ID = monitoredNode->nodeId + CO_CAN_ID_HEARTBEAT;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	231c      	movs	r3, #28
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	21e0      	movs	r1, #224	; 0xe0
 80013ba:	00c9      	lsls	r1, r1, #3
 80013bc:	468c      	mov	ip, r1
 80013be:	4462      	add	r2, ip
 80013c0:	801a      	strh	r2, [r3, #0]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	2201      	movs	r2, #1
 80013c6:	709a      	strb	r2, [r3, #2]
 80013c8:	e009      	b.n	80013de <CO_HBconsumer_initEntry+0x13a>
        }
        else {
            COB_ID = 0;
 80013ca:	231c      	movs	r3, #28
 80013cc:	18fb      	adds	r3, r7, r3
 80013ce:	2200      	movs	r2, #0
 80013d0:	801a      	strh	r2, [r3, #0]
            monitoredNode->time_us = 0;
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	2200      	movs	r2, #0
 80013dc:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6998      	ldr	r0, [r3, #24]
                                 HBcons->CANdevRxIdxStart + idx,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	8b9a      	ldrh	r2, [r3, #28]
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013e6:	1cfb      	adds	r3, r7, #3
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	18d3      	adds	r3, r2, r3
 80013ee:	b299      	uxth	r1, r3
                                 COB_ID,
                                 0x7FF,
                                 0,
                                 (void*)&HBcons->monitoredNodes[idx],
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	1cfb      	adds	r3, r7, #3
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	011b      	lsls	r3, r3, #4
 80013fa:	18d3      	adds	r3, r2, r3
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 80013fc:	221f      	movs	r2, #31
 80013fe:	18bc      	adds	r4, r7, r2
 8001400:	4e0b      	ldr	r6, [pc, #44]	; (8001430 <CO_HBconsumer_initEntry+0x18c>)
 8001402:	221c      	movs	r2, #28
 8001404:	18ba      	adds	r2, r7, r2
 8001406:	8815      	ldrh	r5, [r2, #0]
 8001408:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <CO_HBconsumer_initEntry+0x190>)
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	9301      	str	r3, [sp, #4]
 800140e:	2300      	movs	r3, #0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	0033      	movs	r3, r6
 8001414:	002a      	movs	r2, r5
 8001416:	f006 fe5b 	bl	80080d0 <CO_CANrxBufferInit>
 800141a:	0003      	movs	r3, r0
 800141c:	7023      	strb	r3, [r4, #0]
                                 CO_HBcons_receive);
    }
    return ret;
 800141e:	231f      	movs	r3, #31
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	b25b      	sxtb	r3, r3
}
 8001426:	0018      	movs	r0, r3
 8001428:	46bd      	mov	sp, r7
 800142a:	b009      	add	sp, #36	; 0x24
 800142c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	000007ff 	.word	0x000007ff
 8001434:	0800100f 	.word	0x0800100f

08001438 <CO_HBconsumer_process>:
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint32_t                timeDifference_us,
        uint32_t               *timerNext_us)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	; 0x38
 800143c:	af02      	add	r7, sp, #8
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 8001446:	2301      	movs	r3, #1
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 800144a:	2301      	movs	r3, #1
 800144c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d100      	bne.n	8001456 <CO_HBconsumer_process+0x1e>
 8001454:	e07d      	b.n	8001552 <CO_HBconsumer_process+0x11a>
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d100      	bne.n	8001460 <CO_HBconsumer_process+0x28>
 800145e:	e078      	b.n	8001552 <CO_HBconsumer_process+0x11a>
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001460:	2327      	movs	r3, #39	; 0x27
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	e06b      	b.n	8001542 <CO_HBconsumer_process+0x10a>
            uint32_t timeDifference_us_copy = timeDifference_us;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	2127      	movs	r1, #39	; 0x27
 8001474:	187b      	adds	r3, r7, r1
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	011b      	lsls	r3, r3, #4
 800147a:	18d3      	adds	r3, r2, r3
 800147c:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	789b      	ldrb	r3, [r3, #2]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d056      	beq.n	8001534 <CO_HBconsumer_process+0xfc>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d022      	beq.n	80014d4 <CO_HBconsumer_process+0x9c>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	785b      	ldrb	r3, [r3, #1]
 8001492:	b25b      	sxtb	r3, r3
 8001494:	2b00      	cmp	r3, #0
 8001496:	d112      	bne.n	80014be <CO_HBconsumer_process+0x86>
                        monitoredNode->pFunctSignalRemoteReset(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	789b      	ldrb	r3, [r3, #2]
 800149c:	2b02      	cmp	r3, #2
 800149e:	d10a      	bne.n	80014b6 <CO_HBconsumer_process+0x7e>
                        CO_errorReport(HBcons->em,
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	187b      	adds	r3, r7, r1
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4a56      	ldr	r2, [pc, #344]	; (8001604 <CO_HBconsumer_process+0x1cc>)
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	0013      	movs	r3, r2
 80014ae:	221c      	movs	r2, #28
 80014b0:	2101      	movs	r1, #1
 80014b2:	f7ff fc8f 	bl	8000dd4 <CO_error>
                                       CO_EM_HB_CONSUMER_REMOTE_RESET,
                                       CO_EMC_HEARTBEAT, i);
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2201      	movs	r2, #1
 80014ba:	709a      	strb	r2, [r3, #2]
 80014bc:	e007      	b.n	80014ce <CO_HBconsumer_process+0x96>
                        monitoredNode->pFunctSignalHbStarted(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	2202      	movs	r2, #2
 80014c2:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	789b      	ldrb	r3, [r3, #2]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d11d      	bne.n	8001518 <CO_HBconsumer_process+0xe0>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	18d2      	adds	r2, r2, r3
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d311      	bcc.n	8001518 <CO_HBconsumer_process+0xe0>
                        monitoredNode->pFunctSignalTimeout(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER,
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6818      	ldr	r0, [r3, #0]
 80014f8:	2327      	movs	r3, #39	; 0x27
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4a41      	ldr	r2, [pc, #260]	; (8001604 <CO_HBconsumer_process+0x1cc>)
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	0013      	movs	r3, r2
 8001504:	221b      	movs	r2, #27
 8001506:	2101      	movs	r1, #1
 8001508:	f7ff fc64 	bl	8000dd4 <CO_error>
                                   CO_EMC_HEARTBEAT, i);
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	22ff      	movs	r2, #255	; 0xff
 8001510:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2203      	movs	r2, #3
 8001516:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if(monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	2b02      	cmp	r3, #2
 800151e:	d001      	beq.n	8001524 <CO_HBconsumer_process+0xec>
                allMonitoredActiveCurrent = false;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	785b      	ldrb	r3, [r3, #1]
 8001528:	b25b      	sxtb	r3, r3
 800152a:	2b05      	cmp	r3, #5
 800152c:	d003      	beq.n	8001536 <CO_HBconsumer_process+0xfe>
                allMonitoredOperationalCurrent = false;
 800152e:	2300      	movs	r3, #0
 8001530:	62bb      	str	r3, [r7, #40]	; 0x28
 8001532:	e000      	b.n	8001536 <CO_HBconsumer_process+0xfe>
                continue;
 8001534:	46c0      	nop			; (mov r8, r8)
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001536:	2127      	movs	r1, #39	; 0x27
 8001538:	187b      	adds	r3, r7, r1
 800153a:	781a      	ldrb	r2, [r3, #0]
 800153c:	187b      	adds	r3, r7, r1
 800153e:	3201      	adds	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	7a1b      	ldrb	r3, [r3, #8]
 8001546:	2227      	movs	r2, #39	; 0x27
 8001548:	18ba      	adds	r2, r7, r2
 800154a:	7812      	ldrb	r2, [r2, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d38c      	bcc.n	800146a <CO_HBconsumer_process+0x32>
 8001550:	e031      	b.n	80015b6 <CO_HBconsumer_process+0x17e>
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    }
    else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d103      	bne.n	8001560 <CO_HBconsumer_process+0x128>
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d02a      	beq.n	80015b6 <CO_HBconsumer_process+0x17e>
        /* (pre)operational state changed, clear variables */
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001560:	231f      	movs	r3, #31
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e01a      	b.n	80015a0 <CO_HBconsumer_process+0x168>
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	231f      	movs	r3, #31
 8001570:	18fb      	adds	r3, r7, r3
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	18d3      	adds	r3, r2, r3
 8001578:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	789b      	ldrb	r3, [r3, #2]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <CO_HBconsumer_process+0x15c>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2201      	movs	r2, #1
 8001592:	709a      	strb	r2, [r3, #2]
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001594:	211f      	movs	r1, #31
 8001596:	187b      	adds	r3, r7, r1
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	187b      	adds	r3, r7, r1
 800159c:	3201      	adds	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	7a1b      	ldrb	r3, [r3, #8]
 80015a4:	221f      	movs	r2, #31
 80015a6:	18ba      	adds	r2, r7, r2
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3dd      	bcc.n	800156a <CO_HBconsumer_process+0x132>
            }
        }
        allMonitoredActiveCurrent = false;
 80015ae:	2300      	movs	r3, #0
 80015b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        allMonitoredOperationalCurrent = false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d114      	bne.n	80015e8 <CO_HBconsumer_process+0x1b0>
 80015be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d011      	beq.n	80015e8 <CO_HBconsumer_process+0x1b0>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	2300      	movs	r3, #0
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2300      	movs	r3, #0
 80015ce:	221b      	movs	r2, #27
 80015d0:	2100      	movs	r1, #0
 80015d2:	f7ff fbff 	bl	8000dd4 <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	6818      	ldr	r0, [r3, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	221c      	movs	r2, #28
 80015e2:	2100      	movs	r1, #0
 80015e4:	f7ff fbf6 	bl	8000dd4 <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ec:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015f2:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	615a      	str	r2, [r3, #20]
}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	46bd      	mov	sp, r7
 80015fe:	b00c      	add	sp, #48	; 0x30
 8001600:	bd80      	pop	{r7, pc}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	00008130 	.word	0x00008130

08001608 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8001608:	b590      	push	{r4, r7, lr}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	240e      	movs	r4, #14
 8001614:	193b      	adds	r3, r7, r4
 8001616:	2202      	movs	r2, #2
 8001618:	0018      	movs	r0, r3
 800161a:	f010 f9e0 	bl	80119de <memmove>
 800161e:	193b      	adds	r3, r7, r4
 8001620:	881b      	ldrh	r3, [r3, #0]
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b005      	add	sp, #20
 8001628:	bd90      	pop	{r4, r7, pc}

0800162a <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <OD_getIndex+0x14>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	e000      	b.n	8001640 <OD_getIndex+0x16>
 800163e:	2300      	movs	r3, #0
}
 8001640:	0018      	movs	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	b002      	add	sp, #8
 8001646:	bd80      	pop	{r7, pc}

08001648 <OD_extension_init>:
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <OD_extension_init+0x14>
 8001658:	2305      	movs	r3, #5
 800165a:	e003      	b.n	8001664 <OD_extension_init+0x1c>
    entry->extension = extension;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	0018      	movs	r0, r3
 8001666:	46bd      	mov	sp, r7
 8001668:	b002      	add	sp, #8
 800166a:	bd80      	pop	{r7, pc}

0800166c <OD_get_u16>:
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b086      	sub	sp, #24
 8001670:	af02      	add	r7, sp, #8
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	607a      	str	r2, [r7, #4]
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	200b      	movs	r0, #11
 800167a:	183b      	adds	r3, r7, r0
 800167c:	1c0a      	adds	r2, r1, #0
 800167e:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	183b      	adds	r3, r7, r0
 8001684:	7819      	ldrb	r1, [r3, #0]
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2302      	movs	r3, #2
 800168e:	f000 fd63 	bl	8002158 <OD_get_value>
 8001692:	0003      	movs	r3, r0
}
 8001694:	0018      	movs	r0, r3
 8001696:	46bd      	mov	sp, r7
 8001698:	b004      	add	sp, #16
 800169a:	bd80      	pop	{r7, pc}

0800169c <CO_isError>:
 * @param em Emergency object.
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	000a      	movs	r2, r1
 80016a6:	1cfb      	adds	r3, r7, #3
 80016a8:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 80016aa:	210f      	movs	r1, #15
 80016ac:	187b      	adds	r3, r7, r1
 80016ae:	1cfa      	adds	r2, r7, #3
 80016b0:	7812      	ldrb	r2, [r2, #0]
 80016b2:	08d2      	lsrs	r2, r2, #3
 80016b4:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80016b6:	1cfb      	adds	r3, r7, #3
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2207      	movs	r2, #7
 80016bc:	4013      	ands	r3, r2
 80016be:	2201      	movs	r2, #1
 80016c0:	409a      	lsls	r2, r3
 80016c2:	200e      	movs	r0, #14
 80016c4:	183b      	adds	r3, r7, r0
 80016c6:	701a      	strb	r2, [r3, #0]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00d      	beq.n	80016ea <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b09      	cmp	r3, #9
 80016d4:	d809      	bhi.n	80016ea <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80016d6:	187b      	adds	r3, r7, r1
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	5cd3      	ldrb	r3, [r2, r3]
 80016de:	183a      	adds	r2, r7, r0
 80016e0:	7812      	ldrb	r2, [r2, #0]
 80016e2:	4013      	ands	r3, r2
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <CO_isError+0x52>
 80016ea:	2301      	movs	r3, #1
 80016ec:	e000      	b.n	80016f0 <CO_isError+0x54>
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b004      	add	sp, #16
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <CO_getErrorRegister>:
 *
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d007      	beq.n	8001716 <CO_getErrorRegister+0x1e>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <CO_getErrorRegister+0x1e>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	e000      	b.n	8001718 <CO_getErrorRegister+0x20>
 8001716:	2300      	movs	r3, #0
}
 8001718:	0018      	movs	r0, r3
 800171a:	46bd      	mov	sp, r7
 800171c:	b002      	add	sp, #8
 800171e:	bd80      	pop	{r7, pc}

08001720 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, void *msg) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800172a:	2017      	movs	r0, #23
 800172c:	183b      	adds	r3, r7, r0
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	7912      	ldrb	r2, [r2, #4]
 8001732:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	3305      	adds	r3, #5
 8001738:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 800173a:	230f      	movs	r3, #15
 800173c:	18fb      	adds	r3, r7, r3
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	7812      	ldrb	r2, [r2, #0]
 8001742:	701a      	strb	r2, [r3, #0]
    uint8_t nodeId = data[1];
 8001744:	210e      	movs	r1, #14
 8001746:	187b      	adds	r3, r7, r1
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	7852      	ldrb	r2, [r2, #1]
 800174c:	701a      	strb	r2, [r3, #0]

    CO_NMT_t *NMT = (CO_NMT_t*)object;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60bb      	str	r3, [r7, #8]

    if (DLC == 2 && (nodeId == 0 || nodeId == NMT->nodeId)) {
 8001752:	183b      	adds	r3, r7, r0
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b02      	cmp	r3, #2
 8001758:	d10e      	bne.n	8001778 <CO_NMT_receive+0x58>
 800175a:	187b      	adds	r3, r7, r1
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d005      	beq.n	800176e <CO_NMT_receive+0x4e>
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	78db      	ldrb	r3, [r3, #3]
 8001766:	187a      	adds	r2, r7, r1
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d104      	bne.n	8001778 <CO_NMT_receive+0x58>
        NMT->internalCommand = command;
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	220f      	movs	r2, #15
 8001772:	18ba      	adds	r2, r7, r2
 8001774:	7812      	ldrb	r2, [r2, #0]
 8001776:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	b006      	add	sp, #24
 800177e:	bd80      	pop	{r7, pc}

08001780 <OD_write_1017>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1017(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d00c      	beq.n	80017ae <OD_write_1017+0x2e>
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	7c5b      	ldrb	r3, [r3, #17]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d108      	bne.n	80017ae <OD_write_1017+0x2e>
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <OD_write_1017+0x2e>
        || count != sizeof(uint16_t) || countWritten == NULL
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d102      	bne.n	80017ae <OD_write_1017+0x2e>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d101      	bne.n	80017b2 <OD_write_1017+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 80017ae:	2309      	movs	r3, #9
 80017b0:	e01b      	b.n	80017ea <OD_write_1017+0x6a>
    }

    CO_NMT_t *NMT = (CO_NMT_t *)stream->object;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000;
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	0018      	movs	r0, r3
 80017bc:	f7ff ff24 	bl	8001608 <CO_getUint16>
 80017c0:	0003      	movs	r3, r0
 80017c2:	001a      	movs	r2, r3
 80017c4:	0013      	movs	r3, r2
 80017c6:	015b      	lsls	r3, r3, #5
 80017c8:	1a9b      	subs	r3, r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	189b      	adds	r3, r3, r2
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	001a      	movs	r2, r3
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	2200      	movs	r2, #0
 80017da:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 faa0 	bl	8001d28 <OD_writeOriginal>
 80017e8:	0003      	movs	r3, r0
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b006      	add	sp, #24
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <CO_NMT_init>:
#endif
                             CO_CANmodule_t *HB_CANdevTx,
                             uint16_t HB_txIdx,
                             uint16_t CANidTxHB,
                             uint32_t *errInfo)
{
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	b08b      	sub	sp, #44	; 0x2c
 80017f8:	af04      	add	r7, sp, #16
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
 8001800:	001a      	movs	r2, r3
 8001802:	1cfb      	adds	r3, r7, #3
 8001804:	701a      	strb	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001806:	2317      	movs	r3, #23
 8001808:	18fb      	adds	r3, r7, r3
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (NMT == NULL || OD_1017_ProducerHbTime == NULL || em == NULL
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d00b      	beq.n	800182c <CO_NMT_init+0x38>
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d008      	beq.n	800182c <CO_NMT_init+0x38>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d005      	beq.n	800182c <CO_NMT_init+0x38>
        || NMT_CANdevRx == NULL || HB_CANdevTx == NULL
 8001820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <CO_NMT_init+0x38>
 8001826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001828:	2b00      	cmp	r3, #0
 800182a:	d102      	bne.n	8001832 <CO_NMT_init+0x3e>
#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_MASTER
        || NMT_CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800182c:	2301      	movs	r3, #1
 800182e:	425b      	negs	r3, r3
 8001830:	e0cf      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    /* clear the object */
    memset(NMT, 0, sizeof(CO_NMT_t));
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2230      	movs	r2, #48	; 0x30
 8001836:	2100      	movs	r1, #0
 8001838:	0018      	movs	r0, r3
 800183a:	f010 f8e3 	bl	8011a04 <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2200      	movs	r2, #0
 8001848:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1cfa      	adds	r2, r7, #3
 800184e:	7812      	ldrb	r2, [r2, #0]
 8001850:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	2328      	movs	r3, #40	; 0x28
 8001856:	2108      	movs	r1, #8
 8001858:	468c      	mov	ip, r1
 800185a:	44bc      	add	ip, r7
 800185c:	4463      	add	r3, ip
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	8093      	strh	r3, [r2, #4]
    NMT->em = em;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (int32_t)firstHBTime_ms * 1000;
 8001868:	232c      	movs	r3, #44	; 0x2c
 800186a:	2208      	movs	r2, #8
 800186c:	4694      	mov	ip, r2
 800186e:	44bc      	add	ip, r7
 8001870:	4463      	add	r3, ip
 8001872:	881a      	ldrh	r2, [r3, #0]
 8001874:	0013      	movs	r3, r2
 8001876:	015b      	lsls	r3, r3, #5
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	189b      	adds	r3, r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	001a      	movs	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8001886:	2516      	movs	r5, #22
 8001888:	197c      	adds	r4, r7, r5
 800188a:	2314      	movs	r3, #20
 800188c:	18fa      	adds	r2, r7, r3
 800188e:	68b8      	ldr	r0, [r7, #8]
 8001890:	2301      	movs	r3, #1
 8001892:	2100      	movs	r1, #0
 8001894:	f7ff feea 	bl	800166c <OD_get_u16>
 8001898:	0003      	movs	r3, r0
 800189a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800189c:	197b      	adds	r3, r7, r5
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d00d      	beq.n	80018c2 <CO_NMT_init+0xce>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 80018a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d007      	beq.n	80018bc <CO_NMT_init+0xc8>
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	0018      	movs	r0, r3
 80018b0:	f7ff febb 	bl	800162a <OD_getIndex>
 80018b4:	0003      	movs	r3, r0
 80018b6:	001a      	movs	r2, r3
 80018b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018ba:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80018bc:	230c      	movs	r3, #12
 80018be:	425b      	negs	r3, r3
 80018c0:	e087      	b.n	80019d2 <CO_NMT_init+0x1de>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000;
 80018c2:	2314      	movs	r3, #20
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	881b      	ldrh	r3, [r3, #0]
 80018c8:	001a      	movs	r2, r3
 80018ca:	0013      	movs	r3, r2
 80018cc:	015b      	lsls	r3, r3, #5
 80018ce:	1a9b      	subs	r3, r3, r2
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	189b      	adds	r3, r3, r2
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	001a      	movs	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a3d      	ldr	r2, [pc, #244]	; (80019dc <CO_NMT_init+0x1e8>)
 80018e6:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4a3d      	ldr	r2, [pc, #244]	; (80019e0 <CO_NMT_init+0x1ec>)
 80018ec:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3310      	adds	r3, #16
 80018f2:	001a      	movs	r2, r3
 80018f4:	2516      	movs	r5, #22
 80018f6:	197c      	adds	r4, r7, r5
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	0011      	movs	r1, r2
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff fea3 	bl	8001648 <OD_extension_init>
 8001902:	0003      	movs	r3, r0
 8001904:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8001906:	197b      	adds	r3, r7, r5
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	b25b      	sxtb	r3, r3
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00d      	beq.n	800192c <CO_NMT_init+0x138>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8001910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <CO_NMT_init+0x132>
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff fe86 	bl	800162a <OD_getIndex>
 800191e:	0003      	movs	r3, r0
 8001920:	001a      	movs	r2, r3
 8001922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001924:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8001926:	230c      	movs	r3, #12
 8001928:	425b      	negs	r3, r3
 800192a:	e052      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	68da      	ldr	r2, [r3, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	429a      	cmp	r2, r3
 8001936:	d903      	bls.n	8001940 <CO_NMT_init+0x14c>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(
 8001940:	2617      	movs	r6, #23
 8001942:	19bc      	adds	r4, r7, r6
 8001944:	4d27      	ldr	r5, [pc, #156]	; (80019e4 <CO_NMT_init+0x1f0>)
 8001946:	2338      	movs	r3, #56	; 0x38
 8001948:	2208      	movs	r2, #8
 800194a:	4694      	mov	ip, r2
 800194c:	44bc      	add	ip, r7
 800194e:	4463      	add	r3, ip
 8001950:	881a      	ldrh	r2, [r3, #0]
 8001952:	2334      	movs	r3, #52	; 0x34
 8001954:	2108      	movs	r1, #8
 8001956:	468c      	mov	ip, r1
 8001958:	44bc      	add	ip, r7
 800195a:	4463      	add	r3, ip
 800195c:	8819      	ldrh	r1, [r3, #0]
 800195e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001960:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <CO_NMT_init+0x1f4>)
 8001962:	9302      	str	r3, [sp, #8]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	2300      	movs	r3, #0
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	002b      	movs	r3, r5
 800196e:	f006 fbaf 	bl	80080d0 <CO_CANrxBufferInit>
 8001972:	0003      	movs	r3, r0
 8001974:	7023      	strb	r3, [r4, #0]
            CANidRxNMT,         /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 8001976:	19bb      	adds	r3, r7, r6
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	b25b      	sxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d003      	beq.n	8001988 <CO_NMT_init+0x194>
        return ret;
 8001980:	19bb      	adds	r3, r7, r6
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b25b      	sxtb	r3, r3
 8001986:	e024      	b.n	80019d2 <CO_NMT_init+0x1de>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800198c:	625a      	str	r2, [r3, #36]	; 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 800198e:	2344      	movs	r3, #68	; 0x44
 8001990:	2208      	movs	r2, #8
 8001992:	4694      	mov	ip, r2
 8001994:	44bc      	add	ip, r7
 8001996:	4463      	add	r3, ip
 8001998:	881a      	ldrh	r2, [r3, #0]
 800199a:	2340      	movs	r3, #64	; 0x40
 800199c:	2108      	movs	r1, #8
 800199e:	468c      	mov	ip, r1
 80019a0:	44bc      	add	ip, r7
 80019a2:	4463      	add	r3, ip
 80019a4:	8819      	ldrh	r1, [r3, #0]
 80019a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80019a8:	2300      	movs	r3, #0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2301      	movs	r3, #1
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	2300      	movs	r3, #0
 80019b2:	f006 fbf5 	bl	80081a0 <CO_CANtxBufferInit>
 80019b6:	0002      	movs	r2, r0
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	629a      	str	r2, [r3, #40]	; 0x28
            HB_txIdx,           /* index of specific buffer inside CAN module */
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */
    if (NMT->HB_TXbuff == NULL) {
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d102      	bne.n	80019ca <CO_NMT_init+0x1d6>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80019c4:	2301      	movs	r3, #1
 80019c6:	425b      	negs	r3, r3
 80019c8:	e003      	b.n	80019d2 <CO_NMT_init+0x1de>
    }

    return ret;
 80019ca:	2317      	movs	r3, #23
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b25b      	sxtb	r3, r3
}
 80019d2:	0018      	movs	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b007      	add	sp, #28
 80019d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	08001c6b 	.word	0x08001c6b
 80019e0:	08001781 	.word	0x08001781
 80019e4:	000007ff 	.word	0x000007ff
 80019e8:	08001721 	.word	0x08001721

080019ec <CO_NMT_initCallbackChanged>:

#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_CALLBACK_CHANGE
/******************************************************************************/
void CO_NMT_initCallbackChanged(CO_NMT_t *NMT,
                                void (*pFunctNMT)(CO_NMT_internalState_t state))
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
    if (NMT != NULL) {
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d00d      	beq.n	8001a18 <CO_NMT_initCallbackChanged+0x2c>
        NMT->pFunctNMT = pFunctNMT;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	62da      	str	r2, [r3, #44]	; 0x2c
        if (NMT->pFunctNMT != NULL) {
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d006      	beq.n	8001a18 <CO_NMT_initCallbackChanged+0x2c>
            NMT->pFunctNMT(NMT->operatingState);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	7812      	ldrb	r2, [r2, #0]
 8001a12:	b252      	sxtb	r2, r2
 8001a14:	0010      	movs	r0, r2
 8001a16:	4798      	blx	r3
        }
    }
}
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b002      	add	sp, #8
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <CO_NMT_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_NMT_process(CO_NMT_t *NMT,
                                  CO_NMT_internalState_t *NMTstate,
                                  uint32_t timeDifference_us,
                                  uint32_t *timerNext_us)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b089      	sub	sp, #36	; 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 8001a2e:	211f      	movs	r1, #31
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	7812      	ldrb	r2, [r2, #0]
 8001a36:	701a      	strb	r2, [r3, #0]
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 8001a38:	231e      	movs	r3, #30
 8001a3a:	18fb      	adds	r3, r7, r3
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 8001a40:	187b      	adds	r3, r7, r1
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	425a      	negs	r2, r3
 8001a48:	4153      	adcs	r3, r2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	61bb      	str	r3, [r7, #24]

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	68db      	ldr	r3, [r3, #12]
                         ? (NMT->HBproducerTimer - timeDifference_us) : 0;
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d204      	bcs.n	8001a62 <CO_NMT_process+0x42>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	1ad2      	subs	r2, r2, r3
 8001a60:	e000      	b.n	8001a64 <CO_NMT_process+0x44>
 8001a62:	2200      	movs	r2, #0
    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	60da      	str	r2, [r3, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed*/
    if (NNTinit || (NMT->HBproducerTime_us != 0
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d110      	bne.n	8001a90 <CO_NMT_process+0x70>
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d031      	beq.n	8001ada <CO_NMT_process+0xba>
                    && (NMT->HBproducerTimer == 0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d008      	beq.n	8001a90 <CO_NMT_process+0x70>
                        || NMTstateCpy != NMT->operatingStatePrev)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	785b      	ldrb	r3, [r3, #1]
 8001a82:	b25b      	sxtb	r3, r3
 8001a84:	221f      	movs	r2, #31
 8001a86:	18ba      	adds	r2, r7, r2
 8001a88:	7812      	ldrb	r2, [r2, #0]
 8001a8a:	b252      	sxtb	r2, r2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d024      	beq.n	8001ada <CO_NMT_process+0xba>
    )) {
        NMT->HB_TXbuff->data[0] = (uint8_t) NMTstateCpy;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a94:	241f      	movs	r4, #31
 8001a96:	193a      	adds	r2, r7, r4
 8001a98:	7812      	ldrb	r2, [r2, #0]
 8001a9a:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	0010      	movs	r0, r2
 8001aa8:	f006 fc42 	bl	8008330 <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	b25b      	sxtb	r3, r3
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d10d      	bne.n	8001ad2 <CO_NMT_process+0xb2>
            /* NMT slave self starting */
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	889b      	ldrh	r3, [r3, #4]
 8001aba:	001a      	movs	r2, r3
 8001abc:	2380      	movs	r3, #128	; 0x80
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4013      	ands	r3, r2
                          ? CO_NMT_OPERATIONAL : CO_NMT_PRE_OPERATIONAL;
 8001ac2:	d001      	beq.n	8001ac8 <CO_NMT_process+0xa8>
 8001ac4:	2205      	movs	r2, #5
 8001ac6:	e000      	b.n	8001aca <CO_NMT_process+0xaa>
 8001ac8:	227f      	movs	r2, #127	; 0x7f
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001aca:	231f      	movs	r3, #31
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	701a      	strb	r2, [r3, #0]
 8001ad0:	e003      	b.n	8001ada <CO_NMT_process+0xba>
        else {
            /* Start timer from the beginning. If OS is slow, time sliding may
             * occur. However, heartbeat is not for synchronization, it is for
             * health report. In case of initializing, timer is set in the
             * CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	221f      	movs	r2, #31
 8001ade:	18ba      	adds	r2, r7, r2
 8001ae0:	7812      	ldrb	r2, [r2, #0]
 8001ae2:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or
     * CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	789b      	ldrb	r3, [r3, #2]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d02c      	beq.n	8001b46 <CO_NMT_process+0x126>
        switch (NMT->internalCommand) {
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	789b      	ldrb	r3, [r3, #2]
 8001af0:	2b82      	cmp	r3, #130	; 0x82
 8001af2:	d01f      	beq.n	8001b34 <CO_NMT_process+0x114>
 8001af4:	dc23      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001af6:	2b81      	cmp	r3, #129	; 0x81
 8001af8:	d017      	beq.n	8001b2a <CO_NMT_process+0x10a>
 8001afa:	dc20      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001afc:	2b80      	cmp	r3, #128	; 0x80
 8001afe:	d00f      	beq.n	8001b20 <CO_NMT_process+0x100>
 8001b00:	dc1d      	bgt.n	8001b3e <CO_NMT_process+0x11e>
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d002      	beq.n	8001b0c <CO_NMT_process+0xec>
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d005      	beq.n	8001b16 <CO_NMT_process+0xf6>
                break;
            case CO_NMT_RESET_COMMUNICATION:
                resetCommand = CO_RESET_COMM;
                break;
            default:
                break;
 8001b0a:	e018      	b.n	8001b3e <CO_NMT_process+0x11e>
                NMTstateCpy = CO_NMT_OPERATIONAL;
 8001b0c:	231f      	movs	r3, #31
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	2205      	movs	r2, #5
 8001b12:	701a      	strb	r2, [r3, #0]
                break;
 8001b14:	e014      	b.n	8001b40 <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_STOPPED;
 8001b16:	231f      	movs	r3, #31
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	701a      	strb	r2, [r3, #0]
                break;
 8001b1e:	e00f      	b.n	8001b40 <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_PRE_OPERATIONAL;
 8001b20:	231f      	movs	r3, #31
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	227f      	movs	r2, #127	; 0x7f
 8001b26:	701a      	strb	r2, [r3, #0]
                break;
 8001b28:	e00a      	b.n	8001b40 <CO_NMT_process+0x120>
                resetCommand = CO_RESET_APP;
 8001b2a:	231e      	movs	r3, #30
 8001b2c:	18fb      	adds	r3, r7, r3
 8001b2e:	2202      	movs	r2, #2
 8001b30:	701a      	strb	r2, [r3, #0]
                break;
 8001b32:	e005      	b.n	8001b40 <CO_NMT_process+0x120>
                resetCommand = CO_RESET_COMM;
 8001b34:	231e      	movs	r3, #30
 8001b36:	18fb      	adds	r3, r7, r3
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
                break;
 8001b3c:	e000      	b.n	8001b40 <CO_NMT_process+0x120>
                break;
 8001b3e:	46c0      	nop			; (mov r8, r8)
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	889b      	ldrh	r3, [r3, #4]
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	015b      	lsls	r3, r3, #5
 8001b50:	4013      	ands	r3, r2
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8001b52:	d019      	beq.n	8001b88 <CO_NMT_process+0x168>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	2112      	movs	r1, #18
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f7ff fd9e 	bl	800169c <CO_isError>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d10f      	bne.n	8001b84 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	211b      	movs	r1, #27
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f7ff fd96 	bl	800169c <CO_isError>
 8001b70:	1e03      	subs	r3, r0, #0
 8001b72:	d107      	bne.n	8001b84 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET));
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	211c      	movs	r1, #28
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	f7ff fd8e 	bl	800169c <CO_isError>
 8001b80:	1e03      	subs	r3, r0, #0
 8001b82:	d001      	beq.n	8001b88 <CO_NMT_process+0x168>
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8001b84:	2301      	movs	r3, #1
 8001b86:	e000      	b.n	8001b8a <CO_NMT_process+0x16a>
 8001b88:	2300      	movs	r3, #0
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001b8a:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	889b      	ldrh	r3, [r3, #4]
 8001b90:	001a      	movs	r2, r3
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	019b      	lsls	r3, r3, #6
 8001b96:	4013      	ands	r3, r2
                    && (CO_getErrorRegister(NMT->em) & NMT->NMTcontrol) != 0;
 8001b98:	d00c      	beq.n	8001bb4 <CO_NMT_process+0x194>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f7ff fdaa 	bl	80016f8 <CO_getErrorRegister>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	001a      	movs	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	889b      	ldrh	r3, [r3, #4]
 8001bac:	4013      	ands	r3, r2
 8001bae:	d001      	beq.n	8001bb4 <CO_NMT_process+0x194>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e000      	b.n	8001bb6 <CO_NMT_process+0x196>
 8001bb4:	2300      	movs	r3, #0
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001bb6:	613b      	str	r3, [r7, #16]

    if (NMTstateCpy == CO_NMT_OPERATIONAL && (busOff_HB || errRegMasked)) {
 8001bb8:	231f      	movs	r3, #31
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	2b05      	cmp	r3, #5
 8001bc2:	d113      	bne.n	8001bec <CO_NMT_process+0x1cc>
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <CO_NMT_process+0x1b0>
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00d      	beq.n	8001bec <CO_NMT_process+0x1cc>
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	889b      	ldrh	r3, [r3, #4]
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	01db      	lsls	r3, r3, #7
 8001bda:	4013      	ands	r3, r2
                    ? CO_NMT_STOPPED : CO_NMT_PRE_OPERATIONAL;
 8001bdc:	d001      	beq.n	8001be2 <CO_NMT_process+0x1c2>
 8001bde:	2204      	movs	r2, #4
 8001be0:	e000      	b.n	8001be4 <CO_NMT_process+0x1c4>
 8001be2:	227f      	movs	r2, #127	; 0x7f
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 8001be4:	231f      	movs	r3, #31
 8001be6:	18fb      	adds	r3, r7, r3
 8001be8:	701a      	strb	r2, [r3, #0]
 8001bea:	e013      	b.n	8001c14 <CO_NMT_process+0x1f4>
    }
    else if ((NMT->NMTcontrol & CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	889b      	ldrh	r3, [r3, #4]
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	da0e      	bge.n	8001c14 <CO_NMT_process+0x1f4>
        && NMTstateCpy == CO_NMT_PRE_OPERATIONAL && !busOff_HB && !errRegMasked
 8001bf6:	221f      	movs	r2, #31
 8001bf8:	18bb      	adds	r3, r7, r2
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	b25b      	sxtb	r3, r3
 8001bfe:	2b7f      	cmp	r3, #127	; 0x7f
 8001c00:	d108      	bne.n	8001c14 <CO_NMT_process+0x1f4>
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d105      	bne.n	8001c14 <CO_NMT_process+0x1f4>
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d102      	bne.n	8001c14 <CO_NMT_process+0x1f4>
    ) {
        NMTstateCpy = CO_NMT_OPERATIONAL;
 8001c0e:	18bb      	adds	r3, r7, r2
 8001c10:	2205      	movs	r2, #5
 8001c12:	701a      	strb	r2, [r3, #0]
    }

#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_CALLBACK_CHANGE
    /* Notify operating state change */
    if (NMT->operatingStatePrev != NMTstateCpy || NNTinit) {
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	785b      	ldrb	r3, [r3, #1]
 8001c18:	b25b      	sxtb	r3, r3
 8001c1a:	221f      	movs	r2, #31
 8001c1c:	18ba      	adds	r2, r7, r2
 8001c1e:	7812      	ldrb	r2, [r2, #0]
 8001c20:	b252      	sxtb	r2, r2
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d102      	bne.n	8001c2c <CO_NMT_process+0x20c>
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00b      	beq.n	8001c44 <CO_NMT_process+0x224>
        if (NMT->pFunctNMT != NULL) {
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d007      	beq.n	8001c44 <CO_NMT_process+0x224>
            NMT->pFunctNMT(NMTstateCpy);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c38:	221f      	movs	r2, #31
 8001c3a:	18ba      	adds	r2, r7, r2
 8001c3c:	7812      	ldrb	r2, [r2, #0]
 8001c3e:	b252      	sxtb	r2, r2
 8001c40:	0010      	movs	r0, r2
 8001c42:	4798      	blx	r3
            *timerNext_us = NMT->HBproducerTimer;
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	211f      	movs	r1, #31
 8001c48:	187a      	adds	r2, r7, r1
 8001c4a:	7812      	ldrb	r2, [r2, #0]
 8001c4c:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) *NMTstate = NMTstateCpy;
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <CO_NMT_process+0x23c>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	187a      	adds	r2, r7, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	701a      	strb	r2, [r3, #0]

    return resetCommand;
 8001c5c:	231e      	movs	r3, #30
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	781b      	ldrb	r3, [r3, #0]
}
 8001c62:	0018      	movs	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b009      	add	sp, #36	; 0x24
 8001c68:	bd90      	pop	{r4, r7, pc}

08001c6a <OD_readOriginal>:


/******************************************************************************/
ODR_t OD_readOriginal(OD_stream_t *stream, void *buf,
                      OD_size_t count, OD_size_t *countRead)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b088      	sub	sp, #32
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	60f8      	str	r0, [r7, #12]
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL) {
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d005      	beq.n	8001c8a <OD_readOriginal+0x20>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <OD_readOriginal+0x20>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 8001c8a:	2309      	movs	r3, #9
 8001c8c:	e048      	b.n	8001d20 <OD_readOriginal+0xb6>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	61fb      	str	r3, [r7, #28]
    const uint8_t *dataOrig = stream->dataOrig;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 8001ca0:	230e      	movs	r3, #14
 8001ca2:	e03d      	b.n	8001d20 <OD_readOriginal+0xb6>
    }

    ODR_t returnCode = ODR_OK;
 8001ca4:	2317      	movs	r3, #23
 8001ca6:	18fb      	adds	r3, r7, r3
 8001ca8:	2200      	movs	r2, #0
 8001caa:	701a      	strb	r2, [r3, #0]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d103      	bne.n	8001cbc <OD_readOriginal+0x52>
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d924      	bls.n	8001d06 <OD_readOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d801      	bhi.n	8001cca <OD_readOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001cc6:	2309      	movs	r3, #9
 8001cc8:	e02a      	b.n	8001d20 <OD_readOriginal+0xb6>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	18d3      	adds	r3, r2, r3
 8001cdc:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 8001cde:	69fa      	ldr	r2, [r7, #28]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d90c      	bls.n	8001d00 <OD_readOriginal+0x96>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	18d2      	adds	r2, r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001cf6:	2317      	movs	r3, #23
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	22ff      	movs	r2, #255	; 0xff
 8001cfc:	701a      	strb	r2, [r3, #0]
 8001cfe:	e002      	b.n	8001d06 <OD_readOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
        }
    }

    memcpy(buf, dataOrig, dataLenToCopy);
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	69b9      	ldr	r1, [r7, #24]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f00f fe5d 	bl	80119cc <memcpy>

    *countRead = dataLenToCopy;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	69fa      	ldr	r2, [r7, #28]
 8001d16:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001d18:	2317      	movs	r3, #23
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	b25b      	sxtb	r3, r3
}
 8001d20:	0018      	movs	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b008      	add	sp, #32
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <OD_writeOriginal>:

/******************************************************************************/
ODR_t OD_writeOriginal(OD_stream_t *stream, const void *buf,
                       OD_size_t count, OD_size_t *countWritten)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b088      	sub	sp, #32
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <OD_writeOriginal+0x20>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <OD_writeOriginal+0x20>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 8001d48:	2309      	movs	r3, #9
 8001d4a:	e04e      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	61fb      	str	r3, [r7, #28]
    uint8_t *dataOrig = stream->dataOrig;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <OD_writeOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 8001d5e:	230e      	movs	r3, #14
 8001d60:	e043      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    ODR_t returnCode = ODR_OK;
 8001d62:	2317      	movs	r3, #23
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]

    /* If previous write was partial or OD variable length is larger than
     * current buffer size, then data was (will be) written in several
     * segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d103      	bne.n	8001d7a <OD_writeOriginal+0x52>
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d924      	bls.n	8001dc4 <OD_writeOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d801      	bhi.n	8001d88 <OD_writeOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001d84:	2309      	movs	r3, #9
 8001d86:	e030      	b.n	8001dea <OD_writeOriginal+0xc2>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	69fa      	ldr	r2, [r7, #28]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	18d3      	adds	r3, r2, r3
 8001d9a:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 8001d9c:	69fa      	ldr	r2, [r7, #28]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d90c      	bls.n	8001dbe <OD_writeOriginal+0x96>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	18d2      	adds	r2, r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001db4:	2317      	movs	r3, #23
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	22ff      	movs	r2, #255	; 0xff
 8001dba:	701a      	strb	r2, [r3, #0]
 8001dbc:	e002      	b.n	8001dc4 <OD_writeOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 8001dc4:	69fa      	ldr	r2, [r7, #28]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d201      	bcs.n	8001dd0 <OD_writeOriginal+0xa8>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 8001dcc:	230c      	movs	r3, #12
 8001dce:	e00c      	b.n	8001dea <OD_writeOriginal+0xc2>
    }

    memcpy(dataOrig, buf, dataLenToCopy);
 8001dd0:	69fa      	ldr	r2, [r7, #28]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f00f fdf8 	bl	80119cc <memcpy>

    *countWritten = dataLenToCopy;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	69fa      	ldr	r2, [r7, #28]
 8001de0:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001de2:	2317      	movs	r3, #23
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	b25b      	sxtb	r3, r3
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b008      	add	sp, #32
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t*/
static ODR_t OD_readDisabled(OD_stream_t *stream, void *buf,
                             OD_size_t count, OD_size_t *countRead)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
 8001dfe:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countRead;
    return ODR_UNSUPP_ACCESS;
 8001e00:	2302      	movs	r3, #2
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b004      	add	sp, #16
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t OD_writeDisabled(OD_stream_t *stream, const void *buf,
                              OD_size_t count, OD_size_t *countWritten)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b084      	sub	sp, #16
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
 8001e16:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countWritten;
    return ODR_UNSUPP_ACCESS;
 8001e18:	2302      	movs	r3, #2
}
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	b004      	add	sp, #16
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <OD_find>:


/******************************************************************************/
OD_entry_t *OD_find(OD_t *od, uint16_t index) {
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	000a      	movs	r2, r1
 8001e2c:	1cbb      	adds	r3, r7, #2
 8001e2e:	801a      	strh	r2, [r3, #0]
    if (od == NULL || od->size == 0) {
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <OD_find+0x1c>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <OD_find+0x20>
        return NULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	e066      	b.n	8001f10 <OD_find+0xee>
    }

    uint16_t min = 0;
 8001e42:	2316      	movs	r3, #22
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	2200      	movs	r2, #0
 8001e48:	801a      	strh	r2, [r3, #0]
    uint16_t max = od->size - 1;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	881a      	ldrh	r2, [r3, #0]
 8001e4e:	2314      	movs	r3, #20
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	3a01      	subs	r2, #1
 8001e54:	801a      	strh	r2, [r3, #0]

    /* Fast search in ordered Object Dictionary. If indexes are mixed,
     * this won't work. If Object Dictionary has up to N entries, then the
     * max number of loop passes is log2(N) */
    while (min < max) {
 8001e56:	e03a      	b.n	8001ece <OD_find+0xac>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 8001e58:	2316      	movs	r3, #22
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	881a      	ldrh	r2, [r3, #0]
 8001e5e:	2314      	movs	r3, #20
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	18d3      	adds	r3, r2, r3
 8001e66:	105a      	asrs	r2, r3, #1
 8001e68:	200e      	movs	r0, #14
 8001e6a:	183b      	adds	r3, r7, r0
 8001e6c:	801a      	strh	r2, [r3, #0]
        OD_entry_t* entry = &od->list[cur];
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6859      	ldr	r1, [r3, #4]
 8001e72:	183b      	adds	r3, r7, r0
 8001e74:	881a      	ldrh	r2, [r3, #0]
 8001e76:	0013      	movs	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	189b      	adds	r3, r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	18cb      	adds	r3, r1, r3
 8001e80:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	881b      	ldrh	r3, [r3, #0]
 8001e86:	1cba      	adds	r2, r7, #2
 8001e88:	8812      	ldrh	r2, [r2, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d101      	bne.n	8001e92 <OD_find+0x70>
            return entry;
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	e03e      	b.n	8001f10 <OD_find+0xee>
        }

        if (index < entry->index) {
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	1cba      	adds	r2, r7, #2
 8001e98:	8812      	ldrh	r2, [r2, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d210      	bcs.n	8001ec0 <OD_find+0x9e>
            max = (cur > 0) ? (cur - 1) : cur;
 8001e9e:	220e      	movs	r2, #14
 8001ea0:	18bb      	adds	r3, r7, r2
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d004      	beq.n	8001eb2 <OD_find+0x90>
 8001ea8:	18bb      	adds	r3, r7, r2
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	e002      	b.n	8001eb8 <OD_find+0x96>
 8001eb2:	230e      	movs	r3, #14
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	2214      	movs	r2, #20
 8001eba:	18ba      	adds	r2, r7, r2
 8001ebc:	8013      	strh	r3, [r2, #0]
 8001ebe:	e006      	b.n	8001ece <OD_find+0xac>
        }
        else {
            min = cur + 1;
 8001ec0:	2316      	movs	r3, #22
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	220e      	movs	r2, #14
 8001ec6:	18ba      	adds	r2, r7, r2
 8001ec8:	8812      	ldrh	r2, [r2, #0]
 8001eca:	3201      	adds	r2, #1
 8001ecc:	801a      	strh	r2, [r3, #0]
    while (min < max) {
 8001ece:	2016      	movs	r0, #22
 8001ed0:	183a      	adds	r2, r7, r0
 8001ed2:	2114      	movs	r1, #20
 8001ed4:	187b      	adds	r3, r7, r1
 8001ed6:	8812      	ldrh	r2, [r2, #0]
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d3bc      	bcc.n	8001e58 <OD_find+0x36>
        }
    }

    if (min == max) {
 8001ede:	183a      	adds	r2, r7, r0
 8001ee0:	187b      	adds	r3, r7, r1
 8001ee2:	8812      	ldrh	r2, [r2, #0]
 8001ee4:	881b      	ldrh	r3, [r3, #0]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d111      	bne.n	8001f0e <OD_find+0xec>
        OD_entry_t* entry = &od->list[min];
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6859      	ldr	r1, [r3, #4]
 8001eee:	183b      	adds	r3, r7, r0
 8001ef0:	881a      	ldrh	r2, [r3, #0]
 8001ef2:	0013      	movs	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	189b      	adds	r3, r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	18cb      	adds	r3, r1, r3
 8001efc:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	1cba      	adds	r2, r7, #2
 8001f04:	8812      	ldrh	r2, [r2, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d101      	bne.n	8001f0e <OD_find+0xec>
            return entry;
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	e000      	b.n	8001f10 <OD_find+0xee>
        }
    }

    return NULL;  /* entry does not exist in OD */
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b006      	add	sp, #24
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <OD_getSub>:

/******************************************************************************/
ODR_t OD_getSub(const OD_entry_t *entry, uint8_t subIndex,
                OD_IO_t *io, bool_t odOrig)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08c      	sub	sp, #48	; 0x30
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	230b      	movs	r3, #11
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	1c0a      	adds	r2, r1, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
    if (entry == NULL || entry->odObject == NULL) return ODR_IDX_NOT_EXIST;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <OD_getSub+0x22>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <OD_getSub+0x26>
 8001f3a:	2305      	movs	r3, #5
 8001f3c:	e0e1      	b.n	8002102 <OD_getSub+0x1ea>
    if (io == NULL) return ODR_DEV_INCOMPAT;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <OD_getSub+0x30>
 8001f44:	2309      	movs	r3, #9
 8001f46:	e0dc      	b.n	8002102 <OD_getSub+0x1ea>

    OD_stream_t *stream = &io->stream;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	627b      	str	r3, [r7, #36]	; 0x24

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & ODT_TYPE_MASK) {
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	78db      	ldrb	r3, [r3, #3]
 8001f50:	001a      	movs	r2, r3
 8001f52:	230f      	movs	r3, #15
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d056      	beq.n	8002008 <OD_getSub+0xf0>
 8001f5a:	dd00      	ble.n	8001f5e <OD_getSub+0x46>
 8001f5c:	e098      	b.n	8002090 <OD_getSub+0x178>
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d002      	beq.n	8001f68 <OD_getSub+0x50>
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d017      	beq.n	8001f96 <OD_getSub+0x7e>
 8001f66:	e093      	b.n	8002090 <OD_getSub+0x178>
    case ODT_VAR: {
        if (subIndex > 0) return ODR_SUB_NOT_EXIST;
 8001f68:	230b      	movs	r3, #11
 8001f6a:	18fb      	adds	r3, r7, r3
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <OD_getSub+0x5e>
 8001f72:	230e      	movs	r3, #14
 8001f74:	e0c5      	b.n	8002102 <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_var_t *odo = entry->odObject;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	617b      	str	r3, [r7, #20]


        stream->attribute = odo->attribute;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	791a      	ldrb	r2, [r3, #4]
 8001f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f82:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	609a      	str	r2, [r3, #8]
        break;
 8001f94:	e07e      	b.n	8002094 <OD_getSub+0x17c>
    }
    case ODT_ARR: {
        if (subIndex >= entry->subEntriesCount) return ODR_SUB_NOT_EXIST;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	789b      	ldrb	r3, [r3, #2]
 8001f9a:	220b      	movs	r2, #11
 8001f9c:	18ba      	adds	r2, r7, r2
 8001f9e:	7812      	ldrb	r2, [r2, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d301      	bcc.n	8001fa8 <OD_getSub+0x90>
 8001fa4:	230e      	movs	r3, #14
 8001fa6:	e0ac      	b.n	8002102 <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_array_t *odo = entry->odObject;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	61fb      	str	r3, [r7, #28]

        if (subIndex == 0) {
 8001fae:	230b      	movs	r3, #11
 8001fb0:	18fb      	adds	r3, r7, r3
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10b      	bne.n	8001fd0 <OD_getSub+0xb8>
            stream->attribute = odo->attribute0;
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	7a1a      	ldrb	r2, [r3, #8]
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbe:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig0;
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	601a      	str	r2, [r3, #0]
            stream->dataLength = 1;
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	2201      	movs	r2, #1
 8001fcc:	609a      	str	r2, [r3, #8]
            uint8_t *ptr = odo->dataOrig;
            stream->dataOrig = ptr == NULL ? ptr
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
            stream->dataLength = odo->dataElementLength;
        }
        break;
 8001fce:	e061      	b.n	8002094 <OD_getSub+0x17c>
            stream->attribute = odo->attribute;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	7a5a      	ldrb	r2, [r3, #9]
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd6:	741a      	strb	r2, [r3, #16]
            uint8_t *ptr = odo->dataOrig;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	61bb      	str	r3, [r7, #24]
            stream->dataOrig = ptr == NULL ? ptr
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d009      	beq.n	8001ff8 <OD_getSub+0xe0>
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	220b      	movs	r2, #11
 8001fea:	18ba      	adds	r2, r7, r2
 8001fec:	7812      	ldrb	r2, [r2, #0]
 8001fee:	3a01      	subs	r2, #1
 8001ff0:	4353      	muls	r3, r2
            stream->dataOrig = ptr == NULL ? ptr
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	18d2      	adds	r2, r2, r3
 8001ff6:	e000      	b.n	8001ffa <OD_getSub+0xe2>
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataElementLength;
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002004:	609a      	str	r2, [r3, #8]
        break;
 8002006:	e045      	b.n	8002094 <OD_getSub+0x17c>
    }
    case ODT_REC: {
        CO_PROGMEM OD_obj_record_t *odoArr = entry->odObject;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	623b      	str	r3, [r7, #32]
        CO_PROGMEM OD_obj_record_t *odo = NULL;
 800200e:	2300      	movs	r3, #0
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002012:	232b      	movs	r3, #43	; 0x2b
 8002014:	18fb      	adds	r3, r7, r3
 8002016:	2200      	movs	r2, #0
 8002018:	701a      	strb	r2, [r3, #0]
 800201a:	e020      	b.n	800205e <OD_getSub+0x146>
            if (odoArr[i].subIndex == subIndex) {
 800201c:	212b      	movs	r1, #43	; 0x2b
 800201e:	187b      	adds	r3, r7, r1
 8002020:	781a      	ldrb	r2, [r3, #0]
 8002022:	0013      	movs	r3, r2
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	189b      	adds	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	001a      	movs	r2, r3
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	189b      	adds	r3, r3, r2
 8002030:	791b      	ldrb	r3, [r3, #4]
 8002032:	220b      	movs	r2, #11
 8002034:	18ba      	adds	r2, r7, r2
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d10a      	bne.n	8002052 <OD_getSub+0x13a>
                odo = &odoArr[i];
 800203c:	187b      	adds	r3, r7, r1
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	0013      	movs	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	189b      	adds	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	001a      	movs	r2, r3
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	189b      	adds	r3, r3, r2
 800204e:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8002050:	e00c      	b.n	800206c <OD_getSub+0x154>
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8002052:	212b      	movs	r1, #43	; 0x2b
 8002054:	187b      	adds	r3, r7, r1
 8002056:	781a      	ldrb	r2, [r3, #0]
 8002058:	187b      	adds	r3, r7, r1
 800205a:	3201      	adds	r2, #1
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	789b      	ldrb	r3, [r3, #2]
 8002062:	222b      	movs	r2, #43	; 0x2b
 8002064:	18ba      	adds	r2, r7, r2
 8002066:	7812      	ldrb	r2, [r2, #0]
 8002068:	429a      	cmp	r2, r3
 800206a:	d3d7      	bcc.n	800201c <OD_getSub+0x104>
            }
        }
        if (odo == NULL) return ODR_SUB_NOT_EXIST;
 800206c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <OD_getSub+0x15e>
 8002072:	230e      	movs	r3, #14
 8002074:	e045      	b.n	8002102 <OD_getSub+0x1ea>

        stream->attribute = odo->attribute;
 8002076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002078:	795a      	ldrb	r2, [r3, #5]
 800207a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207c:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 800207e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8002086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208c:	609a      	str	r2, [r3, #8]
        break;
 800208e:	e001      	b.n	8002094 <OD_getSub+0x17c>
    }
    default: {
        return ODR_DEV_INCOMPAT;
 8002090:	2309      	movs	r3, #9
 8002092:	e036      	b.n	8002102 <OD_getSub+0x1ea>
    }
    }

    /* Access data from the original OD location */
    if (entry->extension == NULL || odOrig) {
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <OD_getSub+0x18a>
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d009      	beq.n	80020b6 <OD_getSub+0x19e>
        io->read = OD_readOriginal;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a19      	ldr	r2, [pc, #100]	; (800210c <OD_getSub+0x1f4>)
 80020a6:	615a      	str	r2, [r3, #20]
        io->write = OD_writeOriginal;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a19      	ldr	r2, [pc, #100]	; (8002110 <OD_getSub+0x1f8>)
 80020ac:	619a      	str	r2, [r3, #24]
        stream->object = NULL;
 80020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b0:	2200      	movs	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	e01c      	b.n	80020f0 <OD_getSub+0x1d8>
    }
    /* Access data from extension specified by application */
    else {
        io->read = entry->extension->read != NULL ?
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	685b      	ldr	r3, [r3, #4]
                   entry->extension->read : OD_readDisabled;
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <OD_getSub+0x1b0>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	e000      	b.n	80020ca <OD_getSub+0x1b2>
 80020c8:	4a12      	ldr	r2, [pc, #72]	; (8002114 <OD_getSub+0x1fc>)
        io->read = entry->extension->read != NULL ?
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	615a      	str	r2, [r3, #20]
        io->write = entry->extension->write != NULL ?
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	689b      	ldr	r3, [r3, #8]
                    entry->extension->write : OD_writeDisabled;
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d003      	beq.n	80020e0 <OD_getSub+0x1c8>
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	689a      	ldr	r2, [r3, #8]
 80020de:	e000      	b.n	80020e2 <OD_getSub+0x1ca>
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <OD_getSub+0x200>)
        io->write = entry->extension->write != NULL ?
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	619a      	str	r2, [r3, #24]
        stream->object = entry->extension->object;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	605a      	str	r2, [r3, #4]
    }

    /* Reset stream data offset */
    stream->dataOffset = 0;
 80020f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f2:	2200      	movs	r2, #0
 80020f4:	60da      	str	r2, [r3, #12]
    stream->subIndex = subIndex;
 80020f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f8:	220b      	movs	r2, #11
 80020fa:	18ba      	adds	r2, r7, r2
 80020fc:	7812      	ldrb	r2, [r2, #0]
 80020fe:	745a      	strb	r2, [r3, #17]

    return ODR_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	0018      	movs	r0, r3
 8002104:	46bd      	mov	sp, r7
 8002106:	b00c      	add	sp, #48	; 0x30
 8002108:	bd80      	pop	{r7, pc}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	08001c6b 	.word	0x08001c6b
 8002110:	08001d29 	.word	0x08001d29
 8002114:	08001df3 	.word	0x08001df3
 8002118:	08001e0b 	.word	0x08001e0b

0800211c <OD_getSDOabCode>:

/******************************************************************************/
uint32_t OD_getSDOabCode(ODR_t returnCode) {
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	0002      	movs	r2, r0
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	701a      	strb	r2, [r3, #0]
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8002128:	1dfb      	adds	r3, r7, #7
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b7f      	cmp	r3, #127	; 0x7f
 800212e:	d804      	bhi.n	800213a <OD_getSDOabCode+0x1e>
    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
 8002130:	1dfb      	adds	r3, r7, #7
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	b25b      	sxtb	r3, r3
 8002136:	2b19      	cmp	r3, #25
 8002138:	dd02      	ble.n	8002140 <OD_getSDOabCode+0x24>
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 800213a:	4b06      	ldr	r3, [pc, #24]	; (8002154 <OD_getSDOabCode+0x38>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	e005      	b.n	800214c <OD_getSDOabCode+0x30>
 8002140:	1dfb      	adds	r3, r7, #7
 8002142:	2200      	movs	r2, #0
 8002144:	569a      	ldrsb	r2, [r3, r2]
 8002146:	4b03      	ldr	r3, [pc, #12]	; (8002154 <OD_getSDOabCode+0x38>)
 8002148:	0092      	lsls	r2, r2, #2
 800214a:	58d3      	ldr	r3, [r2, r3]
}
 800214c:	0018      	movs	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	b002      	add	sp, #8
 8002152:	bd80      	pop	{r7, pc}
 8002154:	08012934 	.word	0x08012934

08002158 <OD_get_value>:


/******************************************************************************/
ODR_t OD_get_value(const OD_entry_t *entry, uint8_t subIndex,
                   void *val, OD_size_t len, bool_t odOrig)
{
 8002158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800215a:	b08f      	sub	sp, #60	; 0x3c
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	607a      	str	r2, [r7, #4]
 8002162:	603b      	str	r3, [r7, #0]
 8002164:	230b      	movs	r3, #11
 8002166:	18fb      	adds	r3, r7, r3
 8002168:	1c0a      	adds	r2, r1, #0
 800216a:	701a      	strb	r2, [r3, #0]
    if (val == NULL) return ODR_DEV_INCOMPAT;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <OD_get_value+0x1e>
 8002172:	2309      	movs	r3, #9
 8002174:	e02b      	b.n	80021ce <OD_get_value+0x76>

    OD_IO_t io;
    OD_stream_t *stream = (OD_stream_t *)&io;
 8002176:	2214      	movs	r2, #20
 8002178:	18bb      	adds	r3, r7, r2
 800217a:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countRd = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8002180:	2633      	movs	r6, #51	; 0x33
 8002182:	19bc      	adds	r4, r7, r6
 8002184:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8002186:	18ba      	adds	r2, r7, r2
 8002188:	230b      	movs	r3, #11
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	7819      	ldrb	r1, [r3, #0]
 800218e:	68f8      	ldr	r0, [r7, #12]
 8002190:	002b      	movs	r3, r5
 8002192:	f7ff fec1 	bl	8001f18 <OD_getSub>
 8002196:	0003      	movs	r3, r0
 8002198:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 800219a:	19bb      	adds	r3, r7, r6
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	b25b      	sxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <OD_get_value+0x54>
 80021a4:	19bb      	adds	r3, r7, r6
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	b25b      	sxtb	r3, r3
 80021aa:	e010      	b.n	80021ce <OD_get_value+0x76>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 80021ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d001      	beq.n	80021ba <OD_get_value+0x62>
 80021b6:	230b      	movs	r3, #11
 80021b8:	e009      	b.n	80021ce <OD_get_value+0x76>

    return io.read(stream, val, len, &countRd);
 80021ba:	2314      	movs	r3, #20
 80021bc:	18fb      	adds	r3, r7, r3
 80021be:	695c      	ldr	r4, [r3, #20]
 80021c0:	2310      	movs	r3, #16
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80021ca:	47a0      	blx	r4
 80021cc:	0003      	movs	r3, r0
}
 80021ce:	0018      	movs	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b00f      	add	sp, #60	; 0x3c
 80021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021d6 <OD_set_value>:

ODR_t OD_set_value(const OD_entry_t *entry, uint8_t subIndex, void *val,
                   OD_size_t len, bool_t odOrig)
{
 80021d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d8:	b08f      	sub	sp, #60	; 0x3c
 80021da:	af00      	add	r7, sp, #0
 80021dc:	60f8      	str	r0, [r7, #12]
 80021de:	607a      	str	r2, [r7, #4]
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	200b      	movs	r0, #11
 80021e4:	183b      	adds	r3, r7, r0
 80021e6:	1c0a      	adds	r2, r1, #0
 80021e8:	701a      	strb	r2, [r3, #0]
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 80021ea:	2214      	movs	r2, #20
 80021ec:	18bb      	adds	r3, r7, r2
 80021ee:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countWritten = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 80021f4:	2633      	movs	r6, #51	; 0x33
 80021f6:	19bc      	adds	r4, r7, r6
 80021f8:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 80021fa:	18ba      	adds	r2, r7, r2
 80021fc:	183b      	adds	r3, r7, r0
 80021fe:	7819      	ldrb	r1, [r3, #0]
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	002b      	movs	r3, r5
 8002204:	f7ff fe88 	bl	8001f18 <OD_getSub>
 8002208:	0003      	movs	r3, r0
 800220a:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 800220c:	19bb      	adds	r3, r7, r6
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	b25b      	sxtb	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <OD_set_value+0x48>
 8002216:	19bb      	adds	r3, r7, r6
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b25b      	sxtb	r3, r3
 800221c:	e010      	b.n	8002240 <OD_set_value+0x6a>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 800221e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d001      	beq.n	800222c <OD_set_value+0x56>
 8002228:	230b      	movs	r3, #11
 800222a:	e009      	b.n	8002240 <OD_set_value+0x6a>

    return io.write(stream, val, len, &countWritten);
 800222c:	2314      	movs	r3, #20
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	699c      	ldr	r4, [r3, #24]
 8002232:	2310      	movs	r3, #16
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800223c:	47a0      	blx	r4
 800223e:	0003      	movs	r3, r0
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b00f      	add	sp, #60	; 0x3c
 8002246:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002248 <OD_getPtr>:

void *OD_getPtr(const OD_entry_t *entry, uint8_t subIndex, OD_size_t len,
                ODR_t *err)
{
 8002248:	b5b0      	push	{r4, r5, r7, lr}
 800224a:	b08e      	sub	sp, #56	; 0x38
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	607a      	str	r2, [r7, #4]
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	200b      	movs	r0, #11
 8002256:	183b      	adds	r3, r7, r0
 8002258:	1c0a      	adds	r2, r1, #0
 800225a:	701a      	strb	r2, [r3, #0]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 800225c:	2214      	movs	r2, #20
 800225e:	18bb      	adds	r3, r7, r2
 8002260:	633b      	str	r3, [r7, #48]	; 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 8002262:	2537      	movs	r5, #55	; 0x37
 8002264:	197c      	adds	r4, r7, r5
 8002266:	18ba      	adds	r2, r7, r2
 8002268:	183b      	adds	r3, r7, r0
 800226a:	7819      	ldrb	r1, [r3, #0]
 800226c:	68f8      	ldr	r0, [r7, #12]
 800226e:	2301      	movs	r3, #1
 8002270:	f7ff fe52 	bl	8001f18 <OD_getSub>
 8002274:	0003      	movs	r3, r0
 8002276:	7023      	strb	r3, [r4, #0]

    if (errCopy == ODR_OK) {
 8002278:	197b      	adds	r3, r7, r5
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	b25b      	sxtb	r3, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	d118      	bne.n	80022b4 <OD_getPtr+0x6c>
        if (stream->dataOrig == NULL || stream->dataLength == 0) {
 8002282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d003      	beq.n	8002292 <OD_getPtr+0x4a>
 800228a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d104      	bne.n	800229c <OD_getPtr+0x54>
            errCopy = ODR_DEV_INCOMPAT;
 8002292:	2337      	movs	r3, #55	; 0x37
 8002294:	18fb      	adds	r3, r7, r3
 8002296:	2209      	movs	r2, #9
 8002298:	701a      	strb	r2, [r3, #0]
 800229a:	e00b      	b.n	80022b4 <OD_getPtr+0x6c>
        }
        else if (len != 0 && len != stream->dataLength) {
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d008      	beq.n	80022b4 <OD_getPtr+0x6c>
 80022a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d003      	beq.n	80022b4 <OD_getPtr+0x6c>
            errCopy = ODR_TYPE_MISMATCH;
 80022ac:	2337      	movs	r3, #55	; 0x37
 80022ae:	18fb      	adds	r3, r7, r3
 80022b0:	220b      	movs	r2, #11
 80022b2:	701a      	strb	r2, [r3, #0]
        }
    }

    if (err != NULL) *err = errCopy;
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d004      	beq.n	80022c4 <OD_getPtr+0x7c>
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2237      	movs	r2, #55	; 0x37
 80022be:	18ba      	adds	r2, r7, r2
 80022c0:	7812      	ldrb	r2, [r2, #0]
 80022c2:	701a      	strb	r2, [r3, #0]

    return errCopy == ODR_OK ? stream->dataOrig : NULL;
 80022c4:	2337      	movs	r3, #55	; 0x37
 80022c6:	18fb      	adds	r3, r7, r3
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	b25b      	sxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d102      	bne.n	80022d6 <OD_getPtr+0x8e>
 80022d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	e000      	b.n	80022d8 <OD_getPtr+0x90>
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	b00e      	add	sp, #56	; 0x38
 80022de:	bdb0      	pop	{r4, r5, r7, pc}

080022e0 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 80022ec:	210f      	movs	r1, #15
 80022ee:	187b      	adds	r3, r7, r1
 80022f0:	701a      	strb	r2, [r3, #0]
 80022f2:	187b      	adds	r3, r7, r1
 80022f4:	781b      	ldrb	r3, [r3, #0]
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b004      	add	sp, #16
 80022fc:	bd80      	pop	{r7, pc}

080022fe <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 80022fe:	b590      	push	{r4, r7, lr}
 8002300:	b085      	sub	sp, #20
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	240e      	movs	r4, #14
 800230a:	193b      	adds	r3, r7, r4
 800230c:	2202      	movs	r2, #2
 800230e:	0018      	movs	r0, r3
 8002310:	f00f fb65 	bl	80119de <memmove>
 8002314:	193b      	adds	r3, r7, r4
 8002316:	881b      	ldrh	r3, [r3, #0]
}
 8002318:	0018      	movs	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	b005      	add	sp, #20
 800231e:	bd90      	pop	{r4, r7, pc}

08002320 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8002328:	6879      	ldr	r1, [r7, #4]
 800232a:	230c      	movs	r3, #12
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	2204      	movs	r2, #4
 8002330:	0018      	movs	r0, r3
 8002332:	f00f fb54 	bl	80119de <memmove>
 8002336:	68fb      	ldr	r3, [r7, #12]
}
 8002338:	0018      	movs	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	b004      	add	sp, #16
 800233e:	bd80      	pop	{r7, pc}

08002340 <CO_setUint32>:
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 800234a:	0039      	movs	r1, r7
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2204      	movs	r2, #4
 8002350:	0018      	movs	r0, r3
 8002352:	f00f fb44 	bl	80119de <memmove>
 8002356:	2304      	movs	r3, #4
}
 8002358:	0018      	movs	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	b002      	add	sp, #8
 800235e:	bd80      	pop	{r7, pc}

08002360 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <OD_getIndex+0x14>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	e000      	b.n	8002376 <OD_getIndex+0x16>
 8002374:	2300      	movs	r3, #0
}
 8002376:	0018      	movs	r0, r3
 8002378:	46bd      	mov	sp, r7
 800237a:	b002      	add	sp, #8
 800237c:	bd80      	pop	{r7, pc}

0800237e <OD_extension_init>:
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <OD_extension_init+0x14>
 800238e:	2305      	movs	r3, #5
 8002390:	e003      	b.n	800239a <OD_extension_init+0x1c>
    entry->extension = extension;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	b002      	add	sp, #8
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <OD_get_u8>:
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b086      	sub	sp, #24
 80023a6:	af02      	add	r7, sp, #8
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	607a      	str	r2, [r7, #4]
 80023ac:	603b      	str	r3, [r7, #0]
 80023ae:	200b      	movs	r0, #11
 80023b0:	183b      	adds	r3, r7, r0
 80023b2:	1c0a      	adds	r2, r1, #0
 80023b4:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	183b      	adds	r3, r7, r0
 80023ba:	7819      	ldrb	r1, [r3, #0]
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2301      	movs	r3, #1
 80023c4:	f7ff fec8 	bl	8002158 <OD_get_value>
 80023c8:	0003      	movs	r3, r0
}
 80023ca:	0018      	movs	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	b004      	add	sp, #16
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <OD_get_u16>:
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b086      	sub	sp, #24
 80023d6:	af02      	add	r7, sp, #8
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	607a      	str	r2, [r7, #4]
 80023dc:	603b      	str	r3, [r7, #0]
 80023de:	200b      	movs	r0, #11
 80023e0:	183b      	adds	r3, r7, r0
 80023e2:	1c0a      	adds	r2, r1, #0
 80023e4:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	183b      	adds	r3, r7, r0
 80023ea:	7819      	ldrb	r1, [r3, #0]
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	2302      	movs	r3, #2
 80023f4:	f7ff feb0 	bl	8002158 <OD_get_value>
 80023f8:	0003      	movs	r3, r0
}
 80023fa:	0018      	movs	r0, r3
 80023fc:	46bd      	mov	sp, r7
 80023fe:	b004      	add	sp, #16
 8002400:	bd80      	pop	{r7, pc}

08002402 <OD_get_u32>:
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af02      	add	r7, sp, #8
 8002408:	60f8      	str	r0, [r7, #12]
 800240a:	607a      	str	r2, [r7, #4]
 800240c:	603b      	str	r3, [r7, #0]
 800240e:	200b      	movs	r0, #11
 8002410:	183b      	adds	r3, r7, r0
 8002412:	1c0a      	adds	r2, r1, #0
 8002414:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	183b      	adds	r3, r7, r0
 800241a:	7819      	ldrb	r1, [r3, #0]
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	2304      	movs	r3, #4
 8002424:	f7ff fe98 	bl	8002158 <OD_get_value>
 8002428:	0003      	movs	r3, r0
}
 800242a:	0018      	movs	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	b004      	add	sp, #16
 8002430:	bd80      	pop	{r7, pc}

08002432 <OD_write_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_dummy(OD_stream_t *stream, const void *buf,
                            OD_size_t count, OD_size_t *countWritten)
{
 8002432:	b580      	push	{r7, lr}
 8002434:	b084      	sub	sp, #16
 8002436:	af00      	add	r7, sp, #0
 8002438:	60f8      	str	r0, [r7, #12]
 800243a:	60b9      	str	r1, [r7, #8]
 800243c:	607a      	str	r2, [r7, #4]
 800243e:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf;
    if (countWritten != NULL) *countWritten = count;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <OD_write_dummy+0x1a>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	0018      	movs	r0, r3
 8002450:	46bd      	mov	sp, r7
 8002452:	b004      	add	sp, #16
 8002454:	bd80      	pop	{r7, pc}

08002456 <OD_read_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_dummy(OD_stream_t *stream, void *buf,
                           OD_size_t count, OD_size_t *countRead)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b084      	sub	sp, #16
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	603b      	str	r3, [r7, #0]
    if (buf == NULL || stream == NULL || countRead == NULL) {
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <OD_read_dummy+0x20>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d002      	beq.n	8002476 <OD_read_dummy+0x20>
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 8002476:	2309      	movs	r3, #9
 8002478:	e011      	b.n	800249e <OD_read_dummy+0x48>
    }

    if (count > stream->dataLength) {
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	429a      	cmp	r2, r3
 8002482:	d902      	bls.n	800248a <OD_read_dummy+0x34>
        count = stream->dataLength;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	607b      	str	r3, [r7, #4]
    }

    memset(buf, 0, count);
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	2100      	movs	r1, #0
 8002490:	0018      	movs	r0, r3
 8002492:	f00f fab7 	bl	8011a04 <memset>

    *countRead = count;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	0018      	movs	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	b004      	add	sp, #16
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <PDOconfigMap>:
static ODR_t PDOconfigMap(CO_PDO_common_t *PDO,
                          uint32_t map,
                          uint8_t mapIndex,
                          bool_t isRPDO,
                          OD_t *OD)
{
 80024a8:	b5b0      	push	{r4, r5, r7, lr}
 80024aa:	b092      	sub	sp, #72	; 0x48
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	603b      	str	r3, [r7, #0]
 80024b4:	1dfb      	adds	r3, r7, #7
 80024b6:	701a      	strb	r2, [r3, #0]
    uint16_t index = (uint16_t) (map >> 16);
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	0c1a      	lsrs	r2, r3, #16
 80024bc:	2346      	movs	r3, #70	; 0x46
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	801a      	strh	r2, [r3, #0]
    uint8_t subIndex = (uint8_t) (map >> 8);
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	0a1a      	lsrs	r2, r3, #8
 80024c6:	2345      	movs	r3, #69	; 0x45
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLengthBits = (uint8_t) map;
 80024cc:	2144      	movs	r1, #68	; 0x44
 80024ce:	187b      	adds	r3, r7, r1
 80024d0:	68ba      	ldr	r2, [r7, #8]
 80024d2:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLength = mappedLengthBits >> 3;
 80024d4:	2043      	movs	r0, #67	; 0x43
 80024d6:	183b      	adds	r3, r7, r0
 80024d8:	187a      	adds	r2, r7, r1
 80024da:	7812      	ldrb	r2, [r2, #0]
 80024dc:	08d2      	lsrs	r2, r2, #3
 80024de:	701a      	strb	r2, [r3, #0]
    OD_IO_t *OD_IO = &PDO->OD_IO[mapIndex];
 80024e0:	1dfb      	adds	r3, r7, #7
 80024e2:	781a      	ldrb	r2, [r3, #0]
 80024e4:	0013      	movs	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	3310      	adds	r3, #16
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	18d3      	adds	r3, r2, r3
 80024f2:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 80024f4:	183b      	adds	r3, r7, r0
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d901      	bls.n	8002500 <PDOconfigMap+0x58>
        return ODR_MAP_LEN; /* PDO length exceeded */
 80024fc:	2307      	movs	r3, #7
 80024fe:	e0a8      	b.n	8002652 <PDOconfigMap+0x1aa>
    }

    /* is there a reference to the dummy entry */
    if (index < 0x20 && subIndex == 0) {
 8002500:	2346      	movs	r3, #70	; 0x46
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	881b      	ldrh	r3, [r3, #0]
 8002506:	2b1f      	cmp	r3, #31
 8002508:	d81d      	bhi.n	8002546 <PDOconfigMap+0x9e>
 800250a:	2345      	movs	r3, #69	; 0x45
 800250c:	18fb      	adds	r3, r7, r3
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d118      	bne.n	8002546 <PDOconfigMap+0x9e>
        OD_stream_t *stream = &OD_IO->stream;
 8002514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002516:	63bb      	str	r3, [r7, #56]	; 0x38
        memset(stream, 0, sizeof(OD_stream_t));
 8002518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800251a:	2214      	movs	r2, #20
 800251c:	2100      	movs	r1, #0
 800251e:	0018      	movs	r0, r3
 8002520:	f00f fa70 	bl	8011a04 <memset>
        stream->dataLength = stream->dataOffset = mappedLength;
 8002524:	2343      	movs	r3, #67	; 0x43
 8002526:	18fb      	adds	r3, r7, r3
 8002528:	781a      	ldrb	r2, [r3, #0]
 800252a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002534:	609a      	str	r2, [r3, #8]
        OD_IO->read = OD_read_dummy;
 8002536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002538:	4a48      	ldr	r2, [pc, #288]	; (800265c <PDOconfigMap+0x1b4>)
 800253a:	615a      	str	r2, [r3, #20]
        OD_IO->write = OD_write_dummy;
 800253c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800253e:	4a48      	ldr	r2, [pc, #288]	; (8002660 <PDOconfigMap+0x1b8>)
 8002540:	619a      	str	r2, [r3, #24]
        return ODR_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	e085      	b.n	8002652 <PDOconfigMap+0x1aa>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t *entry = OD_find(OD, index);
 8002546:	2346      	movs	r3, #70	; 0x46
 8002548:	18fb      	adds	r3, r7, r3
 800254a:	881a      	ldrh	r2, [r3, #0]
 800254c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800254e:	0011      	movs	r1, r2
 8002550:	0018      	movs	r0, r3
 8002552:	f7ff fc66 	bl	8001e22 <OD_find>
 8002556:	0003      	movs	r3, r0
 8002558:	637b      	str	r3, [r7, #52]	; 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 800255a:	2533      	movs	r5, #51	; 0x33
 800255c:	197c      	adds	r4, r7, r5
 800255e:	2314      	movs	r3, #20
 8002560:	18fa      	adds	r2, r7, r3
 8002562:	2345      	movs	r3, #69	; 0x45
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	7819      	ldrb	r1, [r3, #0]
 8002568:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800256a:	2300      	movs	r3, #0
 800256c:	f7ff fcd4 	bl	8001f18 <OD_getSub>
 8002570:	0003      	movs	r3, r0
 8002572:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002574:	197b      	adds	r3, r7, r5
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b25b      	sxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <PDOconfigMap+0xde>
        return odRet;
 800257e:	197b      	adds	r3, r7, r5
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	b25b      	sxtb	r3, r3
 8002584:	e065      	b.n	8002652 <PDOconfigMap+0x1aa>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? ODA_RPDO : ODA_TPDO;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <PDOconfigMap+0xe8>
 800258c:	2208      	movs	r2, #8
 800258e:	e000      	b.n	8002592 <PDOconfigMap+0xea>
 8002590:	2204      	movs	r2, #4
 8002592:	2132      	movs	r1, #50	; 0x32
 8002594:	187b      	adds	r3, r7, r1
 8002596:	701a      	strb	r2, [r3, #0]
    if ((OD_IOcopy.stream.attribute & testAttribute) == 0
 8002598:	2014      	movs	r0, #20
 800259a:	183b      	adds	r3, r7, r0
 800259c:	7c1b      	ldrb	r3, [r3, #16]
 800259e:	187a      	adds	r2, r7, r1
 80025a0:	7812      	ldrb	r2, [r2, #0]
 80025a2:	4013      	ands	r3, r2
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00c      	beq.n	80025c4 <PDOconfigMap+0x11c>
        || (mappedLengthBits & 0x07) != 0
 80025aa:	2344      	movs	r3, #68	; 0x44
 80025ac:	18fb      	adds	r3, r7, r3
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2207      	movs	r2, #7
 80025b2:	4013      	ands	r3, r2
 80025b4:	d106      	bne.n	80025c4 <PDOconfigMap+0x11c>
        || OD_IOcopy.stream.dataLength < mappedLength
 80025b6:	183b      	adds	r3, r7, r0
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	2343      	movs	r3, #67	; 0x43
 80025bc:	18fb      	adds	r3, r7, r3
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d201      	bcs.n	80025c8 <PDOconfigMap+0x120>
    ) {
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 80025c4:	2306      	movs	r3, #6
 80025c6:	e044      	b.n	8002652 <PDOconfigMap+0x1aa>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 80025c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ca:	2214      	movs	r2, #20
 80025cc:	18ba      	adds	r2, r7, r2
 80025ce:	ca13      	ldmia	r2!, {r0, r1, r4}
 80025d0:	c313      	stmia	r3!, {r0, r1, r4}
 80025d2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80025d4:	c313      	stmia	r3!, {r0, r1, r4}
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	601a      	str	r2, [r3, #0]
    OD_IO->stream.dataOffset = mappedLength;
 80025da:	2343      	movs	r3, #67	; 0x43
 80025dc:	18fb      	adds	r3, r7, r3
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e2:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d132      	bne.n	8002650 <PDOconfigMap+0x1a8>
        if (subIndex < (OD_FLAGS_PDO_SIZE * 8) && entry->extension != NULL) {
 80025ea:	2445      	movs	r4, #69	; 0x45
 80025ec:	193b      	adds	r3, r7, r4
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b1f      	cmp	r3, #31
 80025f2:	d826      	bhi.n	8002642 <PDOconfigMap+0x19a>
 80025f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d022      	beq.n	8002642 <PDOconfigMap+0x19a>
            PDO->flagPDObyte[mapIndex] =
                    &entry->extension->flagsPDO[subIndex >> 3];
 80025fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025fe:	6899      	ldr	r1, [r3, #8]
 8002600:	193b      	adds	r3, r7, r4
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	08db      	lsrs	r3, r3, #3
 8002606:	b2db      	uxtb	r3, r3
 8002608:	0018      	movs	r0, r3
            PDO->flagPDObyte[mapIndex] =
 800260a:	1dfb      	adds	r3, r7, #7
 800260c:	781a      	ldrb	r2, [r3, #0]
                    &entry->extension->flagsPDO[subIndex >> 3];
 800260e:	0003      	movs	r3, r0
 8002610:	3308      	adds	r3, #8
 8002612:	18cb      	adds	r3, r1, r3
 8002614:	1d19      	adds	r1, r3, #4
            PDO->flagPDObyte[mapIndex] =
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	323c      	adds	r2, #60	; 0x3c
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	50d1      	str	r1, [r2, r3]
            PDO->flagPDObitmask[mapIndex] = 1 << (subIndex & 0x07);
 800261e:	193b      	adds	r3, r7, r4
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2207      	movs	r2, #7
 8002624:	4013      	ands	r3, r2
 8002626:	2201      	movs	r2, #1
 8002628:	409a      	lsls	r2, r3
 800262a:	0011      	movs	r1, r2
 800262c:	1dfb      	adds	r3, r7, #7
 800262e:	781a      	ldrb	r2, [r3, #0]
 8002630:	b2c8      	uxtb	r0, r1
 8002632:	68f9      	ldr	r1, [r7, #12]
 8002634:	2388      	movs	r3, #136	; 0x88
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	188a      	adds	r2, r1, r2
 800263a:	18d3      	adds	r3, r2, r3
 800263c:	1c02      	adds	r2, r0, #0
 800263e:	701a      	strb	r2, [r3, #0]
 8002640:	e006      	b.n	8002650 <PDOconfigMap+0x1a8>
        }
        else {
            PDO->flagPDObyte[mapIndex] = NULL;
 8002642:	1dfb      	adds	r3, r7, #7
 8002644:	781a      	ldrb	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	323c      	adds	r2, #60	; 0x3c
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	2100      	movs	r1, #0
 800264e:	50d1      	str	r1, [r2, r3]
        }
    }
#endif

    return ODR_OK;
 8002650:	2300      	movs	r3, #0
}
 8002652:	0018      	movs	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	b012      	add	sp, #72	; 0x48
 8002658:	bdb0      	pop	{r4, r5, r7, pc}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	08002457 	.word	0x08002457
 8002660:	08002433 	.word	0x08002433

08002664 <PDO_initMapping>:
                                        OD_t *OD,
                                        OD_entry_t *OD_PDOMapPar,
                                        bool_t isRPDO,
                                        uint32_t *errInfo,
                                        uint32_t *erroneousMap)
{
 8002664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002666:	b08d      	sub	sp, #52	; 0x34
 8002668:	af02      	add	r7, sp, #8
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t mappedObjectsCount = 0;
 8002676:	211b      	movs	r1, #27
 8002678:	187b      	adds	r3, r7, r1
 800267a:	2200      	movs	r2, #0
 800267c:	701a      	strb	r2, [r3, #0]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 800267e:	2522      	movs	r5, #34	; 0x22
 8002680:	197c      	adds	r4, r7, r5
 8002682:	187a      	adds	r2, r7, r1
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	2301      	movs	r3, #1
 8002688:	2100      	movs	r1, #0
 800268a:	f7ff fe8a 	bl	80023a2 <OD_get_u8>
 800268e:	0003      	movs	r3, r0
 8002690:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002692:	197b      	adds	r3, r7, r5
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	b25b      	sxtb	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00d      	beq.n	80026b8 <PDO_initMapping+0x54>
        if (errInfo != NULL) {
 800269c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <PDO_initMapping+0x4e>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	0018      	movs	r0, r3
 80026a6:	f7ff fe5b 	bl	8002360 <OD_getIndex>
 80026aa:	0003      	movs	r3, r0
 80026ac:	021a      	lsls	r2, r3, #8
 80026ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026b0:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80026b2:	230c      	movs	r3, #12
 80026b4:	425b      	negs	r3, r3
 80026b6:	e095      	b.n	80027e4 <PDO_initMapping+0x180>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 80026b8:	2323      	movs	r3, #35	; 0x23
 80026ba:	18fb      	adds	r3, r7, r3
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
 80026c0:	e06b      	b.n	800279a <PDO_initMapping+0x136>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 80026c2:	2523      	movs	r5, #35	; 0x23
 80026c4:	197b      	adds	r3, r7, r5
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	0013      	movs	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	1a9b      	subs	r3, r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	3310      	adds	r3, #16
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	18d3      	adds	r3, r2, r3
 80026d6:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1, &map, true);
 80026dc:	197b      	adds	r3, r7, r5
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	3301      	adds	r3, #1
 80026e2:	b2d9      	uxtb	r1, r3
 80026e4:	2622      	movs	r6, #34	; 0x22
 80026e6:	19bc      	adds	r4, r7, r6
 80026e8:	2314      	movs	r3, #20
 80026ea:	18fa      	adds	r2, r7, r3
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	2301      	movs	r3, #1
 80026f0:	f7ff fe87 	bl	8002402 <OD_get_u32>
 80026f4:	0003      	movs	r3, r0
 80026f6:	7023      	strb	r3, [r4, #0]
        if (odRet == ODR_SUB_NOT_EXIST) {
 80026f8:	19bb      	adds	r3, r7, r6
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b25b      	sxtb	r3, r3
 80026fe:	2b0e      	cmp	r3, #14
 8002700:	d044      	beq.n	800278c <PDO_initMapping+0x128>
            continue;
        }
        if (odRet != ODR_OK) {
 8002702:	19bb      	adds	r3, r7, r6
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	b25b      	sxtb	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d010      	beq.n	800272e <PDO_initMapping+0xca>
            if (errInfo != NULL) {
 800270c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00a      	beq.n	8002728 <PDO_initMapping+0xc4>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar))<<8) | i;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	0018      	movs	r0, r3
 8002716:	f7ff fe23 	bl	8002360 <OD_getIndex>
 800271a:	0003      	movs	r3, r0
 800271c:	021a      	lsls	r2, r3, #8
 800271e:	197b      	adds	r3, r7, r5
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	431a      	orrs	r2, r3
 8002724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002726:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8002728:	230c      	movs	r3, #12
 800272a:	425b      	negs	r3, r3
 800272c:	e05a      	b.n	80027e4 <PDO_initMapping+0x180>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 800272e:	6979      	ldr	r1, [r7, #20]
 8002730:	2622      	movs	r6, #34	; 0x22
 8002732:	19bc      	adds	r4, r7, r6
 8002734:	683d      	ldr	r5, [r7, #0]
 8002736:	2323      	movs	r3, #35	; 0x23
 8002738:	18fb      	adds	r3, r7, r3
 800273a:	781a      	ldrb	r2, [r3, #0]
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	002b      	movs	r3, r5
 8002744:	f7ff feb0 	bl	80024a8 <PDOconfigMap>
 8002748:	0003      	movs	r3, r0
 800274a:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 800274c:	19bb      	adds	r3, r7, r6
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	b25b      	sxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00c      	beq.n	8002770 <PDO_initMapping+0x10c>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	22ff      	movs	r2, #255	; 0xff
 8002760:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0) *erroneousMap = map;
 8002762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <PDO_initMapping+0x10c>
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800276e:	601a      	str	r2, [r3, #0]
        }

        if (i < mappedObjectsCount) {
 8002770:	231b      	movs	r3, #27
 8002772:	18fb      	adds	r3, r7, r3
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2223      	movs	r2, #35	; 0x23
 8002778:	18ba      	adds	r2, r7, r2
 800277a:	7812      	ldrb	r2, [r2, #0]
 800277c:	429a      	cmp	r2, r3
 800277e:	d206      	bcs.n	800278e <PDO_initMapping+0x12a>
            pdoDataLength += OD_IO->stream.dataOffset;
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002786:	18d3      	adds	r3, r2, r3
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	e000      	b.n	800278e <PDO_initMapping+0x12a>
            continue;
 800278c:	46c0      	nop			; (mov r8, r8)
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 800278e:	2123      	movs	r1, #35	; 0x23
 8002790:	187b      	adds	r3, r7, r1
 8002792:	781a      	ldrb	r2, [r3, #0]
 8002794:	187b      	adds	r3, r7, r1
 8002796:	3201      	adds	r2, #1
 8002798:	701a      	strb	r2, [r3, #0]
 800279a:	2323      	movs	r3, #35	; 0x23
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b07      	cmp	r3, #7
 80027a2:	d98e      	bls.n	80026c2 <PDO_initMapping+0x5e>
        }
    }
    if (pdoDataLength > CO_PDO_MAX_SIZE
 80027a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a6:	2b08      	cmp	r3, #8
 80027a8:	d807      	bhi.n	80027ba <PDO_initMapping+0x156>
        || (pdoDataLength == 0 && mappedObjectsCount > 0)
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d10b      	bne.n	80027c8 <PDO_initMapping+0x164>
 80027b0:	231b      	movs	r3, #27
 80027b2:	18fb      	adds	r3, r7, r3
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d006      	beq.n	80027c8 <PDO_initMapping+0x164>
    ) {
        if (*erroneousMap == 0) *erroneousMap = 1;
 80027ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <PDO_initMapping+0x164>
 80027c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027c4:	2201      	movs	r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
    }

    if (*erroneousMap == 0) {
 80027c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d108      	bne.n	80027e2 <PDO_initMapping+0x17e>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 80027d8:	231b      	movs	r3, #27
 80027da:	18fb      	adds	r3, r7, r3
 80027dc:	781a      	ldrb	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b00b      	add	sp, #44	; 0x2c
 80027ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080027ec <OD_write_PDO_mapping>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_PDO_mapping(OD_stream_t *stream, const void *buf,
                                  OD_size_t count, OD_size_t *countWritten)
{
 80027ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ee:	b08f      	sub	sp, #60	; 0x3c
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
 80027f8:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d009      	beq.n	8002814 <OD_write_PDO_mapping+0x28>
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d006      	beq.n	8002814 <OD_write_PDO_mapping+0x28>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <OD_write_PDO_mapping+0x28>
        || stream->subIndex > CO_PDO_MAX_MAPPED_ENTRIES
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	7c5b      	ldrb	r3, [r3, #17]
 8002810:	2b08      	cmp	r3, #8
 8002812:	d901      	bls.n	8002818 <OD_write_PDO_mapping+0x2c>
    ) {
        return ODR_DEV_INCOMPAT;
 8002814:	2309      	movs	r3, #9
 8002816:	e098      	b.n	800294a <OD_write_PDO_mapping+0x15e>
    }

    /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
    CO_PDO_common_t *PDO = stream->object;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	627b      	str	r3, [r7, #36]	; 0x24

    /* PDO must be disabled before mapping configuration */
    if (PDO->valid || (PDO->mappedObjectsCount != 0 && stream->subIndex > 0)) {
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d107      	bne.n	8002836 <OD_write_PDO_mapping+0x4a>
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	7b5b      	ldrb	r3, [r3, #13]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <OD_write_PDO_mapping+0x4e>
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	7c5b      	ldrb	r3, [r3, #17]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <OD_write_PDO_mapping+0x4e>
        return ODR_UNSUPP_ACCESS;
 8002836:	2302      	movs	r3, #2
 8002838:	e087      	b.n	800294a <OD_write_PDO_mapping+0x15e>
    }

    if (stream->subIndex == 0) {
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	7c5b      	ldrb	r3, [r3, #17]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d156      	bne.n	80028f0 <OD_write_PDO_mapping+0x104>
        uint8_t mappedObjectsCount = CO_getUint8(buf);
 8002842:	2522      	movs	r5, #34	; 0x22
 8002844:	197c      	adds	r4, r7, r5
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	0018      	movs	r0, r3
 800284a:	f7ff fd49 	bl	80022e0 <CO_getUint8>
 800284e:	0003      	movs	r3, r0
 8002850:	7023      	strb	r3, [r4, #0]
        size_t pdoDataLength = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c

        if (mappedObjectsCount > CO_PDO_MAX_MAPPED_ENTRIES) {
 8002856:	197b      	adds	r3, r7, r5
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b08      	cmp	r3, #8
 800285c:	d901      	bls.n	8002862 <OD_write_PDO_mapping+0x76>
            return ODR_MAP_LEN;
 800285e:	2307      	movs	r3, #7
 8002860:	e073      	b.n	800294a <OD_write_PDO_mapping+0x15e>
        }

        /* validate enabled mapping parameters */
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002862:	232b      	movs	r3, #43	; 0x2b
 8002864:	18fb      	adds	r3, r7, r3
 8002866:	2200      	movs	r2, #0
 8002868:	701a      	strb	r2, [r3, #0]
 800286a:	e020      	b.n	80028ae <OD_write_PDO_mapping+0xc2>
            OD_IO_t *OD_IO = &PDO->OD_IO[i];
 800286c:	232b      	movs	r3, #43	; 0x2b
 800286e:	18fb      	adds	r3, r7, r3
 8002870:	781a      	ldrb	r2, [r3, #0]
 8002872:	0013      	movs	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	3310      	adds	r3, #16
 800287c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800287e:	18d3      	adds	r3, r2, r3
 8002880:	61fb      	str	r3, [r7, #28]
            size_t dataLength = (size_t) OD_IO->stream.dataLength;
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	61bb      	str	r3, [r7, #24]
            size_t mappedLength = (size_t) OD_IO->stream.dataOffset;
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	617b      	str	r3, [r7, #20]

            if (mappedLength > dataLength) {
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	429a      	cmp	r2, r3
 8002894:	d901      	bls.n	800289a <OD_write_PDO_mapping+0xae>
                /* erroneous map since device initial values */
                return ODR_NO_MAP;
 8002896:	2306      	movs	r3, #6
 8002898:	e057      	b.n	800294a <OD_write_PDO_mapping+0x15e>
            }
            pdoDataLength += mappedLength;
 800289a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	18d3      	adds	r3, r2, r3
 80028a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 80028a2:	212b      	movs	r1, #43	; 0x2b
 80028a4:	187b      	adds	r3, r7, r1
 80028a6:	781a      	ldrb	r2, [r3, #0]
 80028a8:	187b      	adds	r3, r7, r1
 80028aa:	3201      	adds	r2, #1
 80028ac:	701a      	strb	r2, [r3, #0]
 80028ae:	232b      	movs	r3, #43	; 0x2b
 80028b0:	18fa      	adds	r2, r7, r3
 80028b2:	2322      	movs	r3, #34	; 0x22
 80028b4:	18fb      	adds	r3, r7, r3
 80028b6:	7812      	ldrb	r2, [r2, #0]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d3d6      	bcc.n	800286c <OD_write_PDO_mapping+0x80>
        }

        if (pdoDataLength > CO_PDO_MAX_SIZE) {
 80028be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d901      	bls.n	80028c8 <OD_write_PDO_mapping+0xdc>
            return ODR_MAP_LEN;
 80028c4:	2307      	movs	r3, #7
 80028c6:	e040      	b.n	800294a <OD_write_PDO_mapping+0x15e>
        }
        if (pdoDataLength == 0 && mappedObjectsCount > 0) {
 80028c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <OD_write_PDO_mapping+0xf0>
 80028ce:	2322      	movs	r3, #34	; 0x22
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <OD_write_PDO_mapping+0xf0>
            return ODR_INVALID_VALUE;
 80028d8:	230f      	movs	r3, #15
 80028da:	e036      	b.n	800294a <OD_write_PDO_mapping+0x15e>
        }

        /* success, update PDO */
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 80028dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	2222      	movs	r2, #34	; 0x22
 80028e8:	18ba      	adds	r2, r7, r2
 80028ea:	7812      	ldrb	r2, [r2, #0]
 80028ec:	735a      	strb	r2, [r3, #13]
 80028ee:	e025      	b.n	800293c <OD_write_PDO_mapping+0x150>
    }
    else {
        ODR_t odRet = PDOconfigMap(PDO, CO_getUint32(buf), stream->subIndex-1,
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	0018      	movs	r0, r3
 80028f4:	f7ff fd14 	bl	8002320 <CO_getUint32>
 80028f8:	0006      	movs	r6, r0
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	7c5b      	ldrb	r3, [r3, #17]
 80028fe:	3b01      	subs	r3, #1
 8002900:	b2d9      	uxtb	r1, r3
 8002902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002904:	238c      	movs	r3, #140	; 0x8c
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	58d5      	ldr	r5, [r2, r3]
 800290a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800290c:	238e      	movs	r3, #142	; 0x8e
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	58d3      	ldr	r3, [r2, r3]
 8002912:	2223      	movs	r2, #35	; 0x23
 8002914:	18bc      	adds	r4, r7, r2
 8002916:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	002b      	movs	r3, r5
 800291c:	000a      	movs	r2, r1
 800291e:	0031      	movs	r1, r6
 8002920:	f7ff fdc2 	bl	80024a8 <PDOconfigMap>
 8002924:	0003      	movs	r3, r0
 8002926:	7023      	strb	r3, [r4, #0]
                                   PDO->isRPDO, PDO->OD);
        if (odRet != ODR_OK) {
 8002928:	2223      	movs	r2, #35	; 0x23
 800292a:	18bb      	adds	r3, r7, r2
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	b25b      	sxtb	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <OD_write_PDO_mapping+0x150>
            return odRet;
 8002934:	18bb      	adds	r3, r7, r2
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	b25b      	sxtb	r3, r3
 800293a:	e006      	b.n	800294a <OD_write_PDO_mapping+0x15e>
        }
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	68b9      	ldr	r1, [r7, #8]
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f7ff f9f0 	bl	8001d28 <OD_writeOriginal>
 8002948:	0003      	movs	r3, r0
}
 800294a:	0018      	movs	r0, r3
 800294c:	46bd      	mov	sp, r7
 800294e:	b00d      	add	sp, #52	; 0x34
 8002950:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002954 <OD_read_PDO_commParam>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_PDO_commParam(OD_stream_t *stream, void *buf,
                                   OD_size_t count, OD_size_t *countRead)
{
 8002954:	b5b0      	push	{r4, r5, r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
 8002960:	603b      	str	r3, [r7, #0]
    ODR_t returnCode = OD_readOriginal(stream, buf, count, countRead);
 8002962:	251b      	movs	r5, #27
 8002964:	197c      	adds	r4, r7, r5
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7ff f97c 	bl	8001c6a <OD_readOriginal>
 8002972:	0003      	movs	r3, r0
 8002974:	7023      	strb	r3, [r4, #0]

    /* When reading COB_ID, add Node-Id to the read value, if necessary */
    if (returnCode == ODR_OK && stream->subIndex == 1 && *countRead == 4) {
 8002976:	197b      	adds	r3, r7, r5
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b25b      	sxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d13e      	bne.n	80029fe <OD_read_PDO_commParam+0xaa>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	7c5b      	ldrb	r3, [r3, #17]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d13a      	bne.n	80029fe <OD_read_PDO_commParam+0xaa>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b04      	cmp	r3, #4
 800298e:	d136      	bne.n	80029fe <OD_read_PDO_commParam+0xaa>
        /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
        CO_PDO_common_t *PDO = stream->object;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	617b      	str	r3, [r7, #20]
        uint32_t COB_ID = CO_getUint32(buf);
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	0018      	movs	r0, r3
 800299a:	f7ff fcc1 	bl	8002320 <CO_getUint32>
 800299e:	0003      	movs	r3, r0
 80029a0:	61fb      	str	r3, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	2112      	movs	r1, #18
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	0552      	lsls	r2, r2, #21
 80029ac:	0d52      	lsrs	r2, r2, #21
 80029ae:	801a      	strh	r2, [r3, #0]

        /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
        if (CAN_ID != 0 && CAN_ID == (PDO->preDefinedCanId & 0xFF80)) {
 80029b0:	187b      	adds	r3, r7, r1
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d013      	beq.n	80029e0 <OD_read_PDO_commParam+0x8c>
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	881a      	ldrh	r2, [r3, #0]
 80029bc:	6979      	ldr	r1, [r7, #20]
 80029be:	2391      	movs	r3, #145	; 0x91
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	5acb      	ldrh	r3, [r1, r3]
 80029c4:	0019      	movs	r1, r3
 80029c6:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <OD_read_PDO_commParam+0xbc>)
 80029c8:	400b      	ands	r3, r1
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d108      	bne.n	80029e0 <OD_read_PDO_commParam+0x8c>
            COB_ID = (COB_ID & 0xFFFF0000) | PDO->preDefinedCanId;
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	0c1b      	lsrs	r3, r3, #16
 80029d2:	041b      	lsls	r3, r3, #16
 80029d4:	6979      	ldr	r1, [r7, #20]
 80029d6:	2291      	movs	r2, #145	; 0x91
 80029d8:	0052      	lsls	r2, r2, #1
 80029da:	5a8a      	ldrh	r2, [r1, r2]
 80029dc:	4313      	orrs	r3, r2
 80029de:	61fb      	str	r3, [r7, #28]
        }

        /* If PDO is not valid, set bit 31 */
        if (!PDO->valid) COB_ID |= 0x80000000;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d104      	bne.n	80029f2 <OD_read_PDO_commParam+0x9e>
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	2280      	movs	r2, #128	; 0x80
 80029ec:	0612      	lsls	r2, r2, #24
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61fb      	str	r3, [r7, #28]

        CO_setUint32(buf, COB_ID);
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	0011      	movs	r1, r2
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7ff fca1 	bl	8002340 <CO_setUint32>
    }

    return returnCode;
 80029fe:	231b      	movs	r3, #27
 8002a00:	18fb      	adds	r3, r7, r3
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	b25b      	sxtb	r3, r3
}
 8002a06:	0018      	movs	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	b008      	add	sp, #32
 8002a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	0000ff80 	.word	0x0000ff80

08002a14 <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by the new message.
 */
static void CO_PDO_receive(void *object, void *msg) {
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b089      	sub	sp, #36	; 0x24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO = object;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	61bb      	str	r3, [r7, #24]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8002a26:	2013      	movs	r0, #19
 8002a28:	183b      	adds	r3, r7, r0
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	7912      	ldrb	r2, [r2, #4]
 8002a2e:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	3305      	adds	r3, #5
 8002a34:	60fb      	str	r3, [r7, #12]
    uint8_t err = RPDO->receiveError;
 8002a36:	241f      	movs	r4, #31
 8002a38:	193b      	adds	r3, r7, r4
 8002a3a:	69b9      	ldr	r1, [r7, #24]
 8002a3c:	22b0      	movs	r2, #176	; 0xb0
 8002a3e:	0052      	lsls	r2, r2, #1
 8002a40:	5c8a      	ldrb	r2, [r1, r2]
 8002a42:	701a      	strb	r2, [r3, #0]

    if (PDO->valid) {
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d051      	beq.n	8002af0 <CO_PDO_receive+0xdc>
        if (DLC >= PDO->dataLength) {
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	7b1b      	ldrb	r3, [r3, #12]
 8002a50:	183a      	adds	r2, r7, r0
 8002a52:	7812      	ldrb	r2, [r2, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d343      	bcc.n	8002ae0 <CO_PDO_receive+0xcc>
            /* indicate errors in PDO length */
            if (DLC == PDO->dataLength) {
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	7b1b      	ldrb	r3, [r3, #12]
 8002a5c:	183a      	adds	r2, r7, r0
 8002a5e:	7812      	ldrb	r2, [r2, #0]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d107      	bne.n	8002a74 <CO_PDO_receive+0x60>
                if (err == CO_RPDO_RX_ACK_ERROR) err = CO_RPDO_RX_OK;
 8002a64:	193b      	adds	r3, r7, r4
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d10b      	bne.n	8002a84 <CO_PDO_receive+0x70>
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	220b      	movs	r2, #11
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e007      	b.n	8002a84 <CO_PDO_receive+0x70>
            }
            else {
                if (err == CO_RPDO_RX_ACK_NO_ERROR) err = CO_RPDO_RX_LONG;
 8002a74:	221f      	movs	r2, #31
 8002a76:	18bb      	adds	r3, r7, r2
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d102      	bne.n	8002a84 <CO_PDO_receive+0x70>
 8002a7e:	18bb      	adds	r3, r7, r2
 8002a80:	220d      	movs	r2, #13
 8002a82:	701a      	strb	r2, [r3, #0]
            }

            /* Determine, to which of the two rx buffers copy the message. */
            uint8_t bufNo = 0;
 8002a84:	211e      	movs	r1, #30
 8002a86:	187b      	adds	r3, r7, r1
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
            if (RPDO->synchronous && RPDO->SYNC != NULL
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	23b4      	movs	r3, #180	; 0xb4
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	58d3      	ldr	r3, [r2, r3]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00f      	beq.n	8002ab8 <CO_PDO_receive+0xa4>
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	23b2      	movs	r3, #178	; 0xb2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	58d3      	ldr	r3, [r2, r3]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d009      	beq.n	8002ab8 <CO_PDO_receive+0xa4>
                && RPDO->SYNC->CANrxToggle
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	23b2      	movs	r3, #178	; 0xb2
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	58d3      	ldr	r3, [r2, r3]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d002      	beq.n	8002ab8 <CO_PDO_receive+0xa4>
            ) {
                bufNo = 1;
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	701a      	strb	r2, [r3, #0]
            }
#endif

            /* copy data into appropriate buffer and set 'new message' flag */
            memcpy(RPDO->CANrxData[bufNo], data,sizeof(RPDO->CANrxData[bufNo]));
 8002ab8:	241e      	movs	r4, #30
 8002aba:	193b      	adds	r3, r7, r4
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	332a      	adds	r3, #42	; 0x2a
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	18d3      	adds	r3, r2, r3
 8002ac6:	68f9      	ldr	r1, [r7, #12]
 8002ac8:	2208      	movs	r2, #8
 8002aca:	0018      	movs	r0, r3
 8002acc:	f00e ff7e 	bl	80119cc <memcpy>
            CO_FLAG_SET(RPDO->CANrxNew[bufNo]);
 8002ad0:	193b      	adds	r3, r7, r4
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	3252      	adds	r2, #82	; 0x52
 8002ad8:	0092      	lsls	r2, r2, #2
 8002ada:	2101      	movs	r1, #1
 8002adc:	50d1      	str	r1, [r2, r3]
 8002ade:	e007      	b.n	8002af0 <CO_PDO_receive+0xdc>
            if (RPDO->pFunctSignalPre != NULL) {
                RPDO->pFunctSignalPre(RPDO->functSignalObjectPre);
            }
#endif
        }
        else if (err == CO_RPDO_RX_ACK_NO_ERROR) {
 8002ae0:	221f      	movs	r2, #31
 8002ae2:	18bb      	adds	r3, r7, r2
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d102      	bne.n	8002af0 <CO_PDO_receive+0xdc>
            err = CO_RPDO_RX_SHORT;
 8002aea:	18bb      	adds	r3, r7, r2
 8002aec:	220c      	movs	r2, #12
 8002aee:	701a      	strb	r2, [r3, #0]
        }
    }

    RPDO->receiveError = err;
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	231f      	movs	r3, #31
 8002af4:	18f9      	adds	r1, r7, r3
 8002af6:	23b0      	movs	r3, #176	; 0xb0
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	7809      	ldrb	r1, [r1, #0]
 8002afc:	54d1      	strb	r1, [r2, r3]
}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b009      	add	sp, #36	; 0x24
 8002b04:	bd90      	pop	{r4, r7, pc}
	...

08002b08 <OD_write_14xx>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_14xx(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8002b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b0a:	b093      	sub	sp, #76	; 0x4c
 8002b0c:	af04      	add	r7, sp, #16
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
 8002b14:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL || count > 4) {
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <OD_write_14xx+0x26>
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d005      	beq.n	8002b2e <OD_write_14xx+0x26>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <OD_write_14xx+0x26>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d901      	bls.n	8002b32 <OD_write_14xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8002b2e:	2309      	movs	r3, #9
 8002b30:	e13f      	b.n	8002db2 <OD_write_14xx+0x2aa>
    }

    CO_RPDO_t *RPDO = stream->object;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	633b      	str	r3, [r7, #48]	; 0x30
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t bufCopy[4];
    memcpy(bufCopy, buf, count);
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	68b9      	ldr	r1, [r7, #8]
 8002b40:	2310      	movs	r3, #16
 8002b42:	18fb      	adds	r3, r7, r3
 8002b44:	0018      	movs	r0, r3
 8002b46:	f00e ff41 	bl	80119cc <memcpy>

    switch (stream->subIndex) {
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	7c5b      	ldrb	r3, [r3, #17]
 8002b4e:	2b05      	cmp	r3, #5
 8002b50:	d100      	bne.n	8002b54 <OD_write_14xx+0x4c>
 8002b52:	e10d      	b.n	8002d70 <OD_write_14xx+0x268>
 8002b54:	dd00      	ble.n	8002b58 <OD_write_14xx+0x50>
 8002b56:	e124      	b.n	8002da2 <OD_write_14xx+0x29a>
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d003      	beq.n	8002b64 <OD_write_14xx+0x5c>
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d100      	bne.n	8002b62 <OD_write_14xx+0x5a>
 8002b60:	e0d9      	b.n	8002d16 <OD_write_14xx+0x20e>
 8002b62:	e11e      	b.n	8002da2 <OD_write_14xx+0x29a>
    case 1: { /* COB-ID used by PDO */
        uint32_t COB_ID = CO_getUint32(buf);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	0018      	movs	r0, r3
 8002b68:	f7ff fbda 	bl	8002320 <CO_getUint32>
 8002b6c:	0003      	movs	r3, r0
 8002b6e:	61fb      	str	r3, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	2136      	movs	r1, #54	; 0x36
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	0552      	lsls	r2, r2, #21
 8002b7a:	0d52      	lsrs	r2, r2, #21
 8002b7c:	801a      	strh	r2, [r3, #0]
        bool_t valid = (COB_ID & 0x80000000) == 0;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	0fdb      	lsrs	r3, r3, #31
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	61bb      	str	r3, [r7, #24]

        /* bits 11...29 must be zero, PDO must be disabled on change,
         * CAN_ID == 0 is not allowed, mapping must be configured before
         * enabling the PDO */
        if ((COB_ID & 0x3FFFF800) != 0
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	4a8c      	ldr	r2, [pc, #560]	; (8002dbc <OD_write_14xx+0x2b4>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d000      	beq.n	8002b92 <OD_write_14xx+0x8a>
 8002b90:	e057      	b.n	8002c42 <OD_write_14xx+0x13a>
            || (valid && PDO->valid && CAN_ID != PDO->configuredCanId)
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00b      	beq.n	8002bb0 <OD_write_14xx+0xa8>
 8002b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d007      	beq.n	8002bb0 <OD_write_14xx+0xa8>
 8002ba0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ba2:	2392      	movs	r3, #146	; 0x92
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	5ad3      	ldrh	r3, [r2, r3]
 8002ba8:	187a      	adds	r2, r7, r1
 8002baa:	8812      	ldrh	r2, [r2, #0]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d148      	bne.n	8002c42 <OD_write_14xx+0x13a>
            || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d03e      	beq.n	8002c34 <OD_write_14xx+0x12c>
 8002bb6:	2136      	movs	r1, #54	; 0x36
 8002bb8:	187b      	adds	r3, r7, r1
 8002bba:	881b      	ldrh	r3, [r3, #0]
 8002bbc:	2b7f      	cmp	r3, #127	; 0x7f
 8002bbe:	d940      	bls.n	8002c42 <OD_write_14xx+0x13a>
 8002bc0:	187b      	adds	r3, r7, r1
 8002bc2:	881a      	ldrh	r2, [r3, #0]
 8002bc4:	2380      	movs	r3, #128	; 0x80
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d905      	bls.n	8002bd8 <OD_write_14xx+0xd0>
 8002bcc:	187b      	adds	r3, r7, r1
 8002bce:	881a      	ldrh	r2, [r3, #0]
 8002bd0:	23c0      	movs	r3, #192	; 0xc0
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d934      	bls.n	8002c42 <OD_write_14xx+0x13a>
 8002bd8:	2136      	movs	r1, #54	; 0x36
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	23b0      	movs	r3, #176	; 0xb0
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d905      	bls.n	8002bf2 <OD_write_14xx+0xea>
 8002be6:	187b      	adds	r3, r7, r1
 8002be8:	881a      	ldrh	r2, [r3, #0]
 8002bea:	23c0      	movs	r3, #192	; 0xc0
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d327      	bcc.n	8002c42 <OD_write_14xx+0x13a>
 8002bf2:	2136      	movs	r1, #54	; 0x36
 8002bf4:	187b      	adds	r3, r7, r1
 8002bf6:	881a      	ldrh	r2, [r3, #0]
 8002bf8:	23c0      	movs	r3, #192	; 0xc0
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d905      	bls.n	8002c0c <OD_write_14xx+0x104>
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	881a      	ldrh	r2, [r3, #0]
 8002c04:	23d0      	movs	r3, #208	; 0xd0
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d31a      	bcc.n	8002c42 <OD_write_14xx+0x13a>
 8002c0c:	2136      	movs	r1, #54	; 0x36
 8002c0e:	187b      	adds	r3, r7, r1
 8002c10:	881a      	ldrh	r2, [r3, #0]
 8002c12:	23dc      	movs	r3, #220	; 0xdc
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d305      	bcc.n	8002c26 <OD_write_14xx+0x11e>
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	881a      	ldrh	r2, [r3, #0]
 8002c1e:	23e0      	movs	r3, #224	; 0xe0
 8002c20:	00db      	lsls	r3, r3, #3
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d30d      	bcc.n	8002c42 <OD_write_14xx+0x13a>
 8002c26:	2336      	movs	r3, #54	; 0x36
 8002c28:	18fb      	adds	r3, r7, r3
 8002c2a:	881a      	ldrh	r2, [r3, #0]
 8002c2c:	23e0      	movs	r3, #224	; 0xe0
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d806      	bhi.n	8002c42 <OD_write_14xx+0x13a>
            || (valid && PDO->mappedObjectsCount == 0)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <OD_write_14xx+0x13e>
 8002c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c3c:	7b5b      	ldrb	r3, [r3, #13]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <OD_write_14xx+0x13e>
        ) {
            return ODR_INVALID_VALUE;
 8002c42:	230f      	movs	r3, #15
 8002c44:	e0b5      	b.n	8002db2 <OD_write_14xx+0x2aa>
        }

        /* parameter changed? */
        if (valid != PDO->valid || CAN_ID != PDO->configuredCanId) {
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d109      	bne.n	8002c64 <OD_write_14xx+0x15c>
 8002c50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c52:	2392      	movs	r3, #146	; 0x92
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	5ad3      	ldrh	r3, [r2, r3]
 8002c58:	2236      	movs	r2, #54	; 0x36
 8002c5a:	18ba      	adds	r2, r7, r2
 8002c5c:	8812      	ldrh	r2, [r2, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d100      	bne.n	8002c64 <OD_write_14xx+0x15c>
 8002c62:	e09d      	b.n	8002da0 <OD_write_14xx+0x298>
            /* if default CAN-ID is written, store to OD without Node-ID */
            if (CAN_ID == PDO->preDefinedCanId) {
 8002c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c66:	2391      	movs	r3, #145	; 0x91
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	5ad3      	ldrh	r3, [r2, r3]
 8002c6c:	2236      	movs	r2, #54	; 0x36
 8002c6e:	18ba      	adds	r2, r7, r2
 8002c70:	8812      	ldrh	r2, [r2, #0]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d109      	bne.n	8002c8a <OD_write_14xx+0x182>
                CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80);
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	227f      	movs	r2, #127	; 0x7f
 8002c7a:	4393      	bics	r3, r2
 8002c7c:	001a      	movs	r2, r3
 8002c7e:	2310      	movs	r3, #16
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	0011      	movs	r1, r2
 8002c84:	0018      	movs	r0, r3
 8002c86:	f7ff fb5b 	bl	8002340 <CO_setUint32>
            }
            if (!valid) {
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d103      	bne.n	8002c98 <OD_write_14xx+0x190>
                CAN_ID = 0;
 8002c90:	2336      	movs	r3, #54	; 0x36
 8002c92:	18fb      	adds	r3, r7, r3
 8002c94:	2200      	movs	r2, #0
 8002c96:	801a      	strh	r2, [r3, #0]
            }

            CO_ReturnError_t ret = CO_CANrxBufferInit(
 8002c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c9a:	6858      	ldr	r0, [r3, #4]
 8002c9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c9e:	2390      	movs	r3, #144	; 0x90
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	5ad1      	ldrh	r1, [r2, r3]
 8002ca4:	2617      	movs	r6, #23
 8002ca6:	19bc      	adds	r4, r7, r6
 8002ca8:	4d45      	ldr	r5, [pc, #276]	; (8002dc0 <OD_write_14xx+0x2b8>)
 8002caa:	2336      	movs	r3, #54	; 0x36
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	4b44      	ldr	r3, [pc, #272]	; (8002dc4 <OD_write_14xx+0x2bc>)
 8002cb2:	9302      	str	r3, [sp, #8]
 8002cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb6:	9301      	str	r3, [sp, #4]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	002b      	movs	r3, r5
 8002cbe:	f005 fa07 	bl	80080d0 <CO_CANrxBufferInit>
 8002cc2:	0003      	movs	r3, r0
 8002cc4:	7023      	strb	r3, [r4, #0]
                    0x7FF,              /* mask */
                    0,                  /* rtr */
                    (void*)RPDO,        /* object passed to receive function */
                    CO_PDO_receive);    /* this function will process rx msg */

            if (valid && ret == CO_ERROR_NO) {
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00f      	beq.n	8002cec <OD_write_14xx+0x1e4>
 8002ccc:	19bb      	adds	r3, r7, r6
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	b25b      	sxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10a      	bne.n	8002cec <OD_write_14xx+0x1e4>
                PDO->valid = true;
 8002cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd8:	2201      	movs	r2, #1
 8002cda:	609a      	str	r2, [r3, #8]
                PDO->configuredCanId = CAN_ID;
 8002cdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cde:	2336      	movs	r3, #54	; 0x36
 8002ce0:	18f9      	adds	r1, r7, r3
 8002ce2:	2392      	movs	r3, #146	; 0x92
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	8809      	ldrh	r1, [r1, #0]
 8002ce8:	52d1      	strh	r1, [r2, r3]
                if (ret != CO_ERROR_NO) {
                    return ODR_DEV_INCOMPAT;
                }
            }
        }
        break;
 8002cea:	e059      	b.n	8002da0 <OD_write_14xx+0x298>
                PDO->valid = false;
 8002cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cee:	2200      	movs	r2, #0
 8002cf0:	609a      	str	r2, [r3, #8]
                CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8002cf2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cf4:	23a4      	movs	r3, #164	; 0xa4
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	50d1      	str	r1, [r2, r3]
                CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cfe:	23a6      	movs	r3, #166	; 0xa6
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2100      	movs	r1, #0
 8002d04:	50d1      	str	r1, [r2, r3]
                if (ret != CO_ERROR_NO) {
 8002d06:	2317      	movs	r3, #23
 8002d08:	18fb      	adds	r3, r7, r3
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	b25b      	sxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d046      	beq.n	8002da0 <OD_write_14xx+0x298>
                    return ODR_DEV_INCOMPAT;
 8002d12:	2309      	movs	r3, #9
 8002d14:	e04d      	b.n	8002db2 <OD_write_14xx+0x2aa>
    }

    case 2: { /* transmission type */
        uint8_t transmissionType = CO_getUint8(buf);
 8002d16:	2527      	movs	r5, #39	; 0x27
 8002d18:	197c      	adds	r4, r7, r5
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f7ff fadf 	bl	80022e0 <CO_getUint8>
 8002d22:	0003      	movs	r3, r0
 8002d24:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8002d26:	197b      	adds	r3, r7, r5
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2bf0      	cmp	r3, #240	; 0xf0
 8002d2c:	d905      	bls.n	8002d3a <OD_write_14xx+0x232>
            && transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8002d2e:	197b      	adds	r3, r7, r5
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2bfd      	cmp	r3, #253	; 0xfd
 8002d34:	d801      	bhi.n	8002d3a <OD_write_14xx+0x232>
        ) {
            return ODR_INVALID_VALUE;
 8002d36:	230f      	movs	r3, #15
 8002d38:	e03b      	b.n	8002db2 <OD_write_14xx+0x2aa>
        }

        bool_t synchronous = transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8002d3a:	2327      	movs	r3, #39	; 0x27
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	781a      	ldrb	r2, [r3, #0]
 8002d40:	21f0      	movs	r1, #240	; 0xf0
 8002d42:	2300      	movs	r3, #0
 8002d44:	4291      	cmp	r1, r2
 8002d46:	415b      	adcs	r3, r3
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	623b      	str	r3, [r7, #32]
        /* Remove old message from the second buffer. */
        if (RPDO->synchronous != synchronous) {
 8002d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d4e:	23b4      	movs	r3, #180	; 0xb4
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	58d3      	ldr	r3, [r2, r3]
 8002d54:	6a3a      	ldr	r2, [r7, #32]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d004      	beq.n	8002d64 <OD_write_14xx+0x25c>
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d5c:	23a6      	movs	r3, #166	; 0xa6
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	2100      	movs	r1, #0
 8002d62:	50d1      	str	r1, [r2, r3]
        }

        RPDO->synchronous = synchronous;
 8002d64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d66:	23b4      	movs	r3, #180	; 0xb4
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	6a39      	ldr	r1, [r7, #32]
 8002d6c:	50d1      	str	r1, [r2, r3]
#else
        if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
            return ODR_INVALID_VALUE;
        }
#endif
        break;
 8002d6e:	e018      	b.n	8002da2 <OD_write_14xx+0x29a>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
    case 5: { /* event-timer */
        uint32_t eventTime = CO_getUint16(buf);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f7ff fac3 	bl	80022fe <CO_getUint16>
 8002d78:	0003      	movs	r3, r0
 8002d7a:	62bb      	str	r3, [r7, #40]	; 0x28
        RPDO->timeoutTime_us = eventTime * 1000;
 8002d7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d7e:	0013      	movs	r3, r2
 8002d80:	015b      	lsls	r3, r3, #5
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8e:	23b6      	movs	r3, #182	; 0xb6
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	50d1      	str	r1, [r2, r3]
        RPDO->timeoutTimer = 0;
 8002d94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d96:	23b8      	movs	r3, #184	; 0xb8
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	50d1      	str	r1, [r2, r3]
        break;
 8002d9e:	e000      	b.n	8002da2 <OD_write_14xx+0x29a>
        break;
 8002da0:	46c0      	nop			; (mov r8, r8)
    }
#endif
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	2110      	movs	r1, #16
 8002da8:	1879      	adds	r1, r7, r1
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f7fe ffbc 	bl	8001d28 <OD_writeOriginal>
 8002db0:	0003      	movs	r3, r0
}
 8002db2:	0018      	movs	r0, r3
 8002db4:	46bd      	mov	sp, r7
 8002db6:	b00f      	add	sp, #60	; 0x3c
 8002db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	3ffff800 	.word	0x3ffff800
 8002dc0:	000007ff 	.word	0x000007ff
 8002dc4:	08002a15 	.word	0x08002a15

08002dc8 <CO_RPDO_init>:
                              OD_entry_t *OD_14xx_RPDOCommPar,
                              OD_entry_t *OD_16xx_RPDOMapPar,
                              CO_CANmodule_t *CANdevRx,
                              uint16_t CANdevRxIdx,
                              uint32_t *errInfo)
{
 8002dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dca:	b091      	sub	sp, #68	; 0x44
 8002dcc:	af04      	add	r7, sp, #16
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	627b      	str	r3, [r7, #36]	; 0x24
    CO_ReturnError_t ret;
    ODR_t odRet;

    /* verify arguments */
    if (RPDO == NULL || OD == NULL || em == NULL || OD_14xx_RPDOCommPar == NULL
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d00e      	beq.n	8002dfe <CO_RPDO_init+0x36>
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <CO_RPDO_init+0x36>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <CO_RPDO_init+0x36>
 8002dec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d005      	beq.n	8002dfe <CO_RPDO_init+0x36>
        || OD_16xx_RPDOMapPar == NULL || CANdevRx == NULL
 8002df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d002      	beq.n	8002dfe <CO_RPDO_init+0x36>
 8002df8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d102      	bne.n	8002e04 <CO_RPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	425b      	negs	r3, r3
 8002e02:	e15f      	b.n	80030c4 <CO_RPDO_init+0x2fc>
    }

    /* clear object */
    memset(RPDO, 0, sizeof(CO_RPDO_t));
 8002e04:	23ba      	movs	r3, #186	; 0xba
 8002e06:	005a      	lsls	r2, r3, #1
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	0018      	movs	r0, r3
 8002e0e:	f00e fdf9 	bl	8011a04 <memset>

    /* Configure object variables */
    PDO->em = em;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevRx;
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e1c:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
    ret = PDO_initMapping(PDO,
 8002e22:	2523      	movs	r5, #35	; 0x23
 8002e24:	197c      	adds	r4, r7, r5
 8002e26:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002e28:	68b9      	ldr	r1, [r7, #8]
 8002e2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e2c:	231c      	movs	r3, #28
 8002e2e:	18fb      	adds	r3, r7, r3
 8002e30:	9301      	str	r3, [sp, #4]
 8002e32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	2301      	movs	r3, #1
 8002e38:	f7ff fc14 	bl	8002664 <PDO_initMapping>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	7023      	strb	r3, [r4, #0]
                          OD,
                          OD_16xx_RPDOMapPar,
                          true,
                          errInfo,
                          &erroneousMap);
    if (ret != CO_ERROR_NO) {
 8002e40:	197b      	adds	r3, r7, r5
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	b25b      	sxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <CO_RPDO_init+0x8a>
        return ret;
 8002e4a:	197b      	adds	r3, r7, r5
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b25b      	sxtb	r3, r3
 8002e50:	e138      	b.n	80030c4 <CO_RPDO_init+0x2fc>
    }


    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
    odRet = OD_get_u32(OD_14xx_RPDOCommPar, 1, &COB_ID, true);
 8002e56:	2522      	movs	r5, #34	; 0x22
 8002e58:	197c      	adds	r4, r7, r5
 8002e5a:	2318      	movs	r3, #24
 8002e5c:	18fa      	adds	r2, r7, r3
 8002e5e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002e60:	2301      	movs	r3, #1
 8002e62:	2101      	movs	r1, #1
 8002e64:	f7ff facd 	bl	8002402 <OD_get_u32>
 8002e68:	0003      	movs	r3, r0
 8002e6a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002e6c:	197b      	adds	r3, r7, r5
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	b25b      	sxtb	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00f      	beq.n	8002e96 <CO_RPDO_init+0xce>
        if (errInfo != NULL) {
 8002e76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d009      	beq.n	8002e90 <CO_RPDO_init+0xc8>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 1;
 8002e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f7ff fa6e 	bl	8002360 <OD_getIndex>
 8002e84:	0003      	movs	r3, r0
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	2201      	movs	r2, #1
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e8e:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002e90:	230c      	movs	r3, #12
 8002e92:	425b      	negs	r3, r3
 8002e94:	e116      	b.n	80030c4 <CO_RPDO_init+0x2fc>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	0fdb      	lsrs	r3, r3, #31
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	212a      	movs	r1, #42	; 0x2a
 8002ea6:	187b      	adds	r3, r7, r1
 8002ea8:	0552      	lsls	r2, r2, #21
 8002eaa:	0d52      	lsrs	r2, r2, #21
 8002eac:	801a      	strh	r2, [r3, #0]
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 8002eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00e      	beq.n	8002ed2 <CO_RPDO_init+0x10a>
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	7b5b      	ldrb	r3, [r3, #13]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <CO_RPDO_init+0xfc>
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	881b      	ldrh	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d106      	bne.n	8002ed2 <CO_RPDO_init+0x10a>
        valid = false;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <CO_RPDO_init+0x10a>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00f      	beq.n	8002ef8 <CO_RPDO_init+0x130>
        CO_errorReport(PDO->em,
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eda:	6818      	ldr	r0, [r3, #0]
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d001      	beq.n	8002ee6 <CO_RPDO_init+0x11e>
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	e000      	b.n	8002ee8 <CO_RPDO_init+0x120>
 8002ee6:	69bb      	ldr	r3, [r7, #24]
 8002ee8:	2282      	movs	r2, #130	; 0x82
 8002eea:	0212      	lsls	r2, r2, #8
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	0013      	movs	r3, r2
 8002ef0:	221a      	movs	r2, #26
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	f7fd ff6e 	bl	8000dd4 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8002ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d103      	bne.n	8002f06 <CO_RPDO_init+0x13e>
        CAN_ID = 0;
 8002efe:	232a      	movs	r3, #42	; 0x2a
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	2200      	movs	r2, #0
 8002f04:	801a      	strh	r2, [r3, #0]
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8002f06:	202a      	movs	r0, #42	; 0x2a
 8002f08:	183b      	adds	r3, r7, r0
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00f      	beq.n	8002f30 <CO_RPDO_init+0x168>
 8002f10:	183b      	adds	r3, r7, r0
 8002f12:	881a      	ldrh	r2, [r3, #0]
 8002f14:	2440      	movs	r4, #64	; 0x40
 8002f16:	2508      	movs	r5, #8
 8002f18:	197b      	adds	r3, r7, r5
 8002f1a:	191b      	adds	r3, r3, r4
 8002f1c:	881b      	ldrh	r3, [r3, #0]
 8002f1e:	496b      	ldr	r1, [pc, #428]	; (80030cc <CO_RPDO_init+0x304>)
 8002f20:	400b      	ands	r3, r1
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d104      	bne.n	8002f30 <CO_RPDO_init+0x168>
        CAN_ID = preDefinedCanId;
 8002f26:	183a      	adds	r2, r7, r0
 8002f28:	197b      	adds	r3, r7, r5
 8002f2a:	191b      	adds	r3, r3, r4
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	8013      	strh	r3, [r2, #0]
    }

    ret = CO_CANrxBufferInit(
 8002f30:	2623      	movs	r6, #35	; 0x23
 8002f32:	19bc      	adds	r4, r7, r6
 8002f34:	4d66      	ldr	r5, [pc, #408]	; (80030d0 <CO_RPDO_init+0x308>)
 8002f36:	232a      	movs	r3, #42	; 0x2a
 8002f38:	18fb      	adds	r3, r7, r3
 8002f3a:	881a      	ldrh	r2, [r3, #0]
 8002f3c:	2350      	movs	r3, #80	; 0x50
 8002f3e:	2108      	movs	r1, #8
 8002f40:	468c      	mov	ip, r1
 8002f42:	44bc      	add	ip, r7
 8002f44:	4463      	add	r3, ip
 8002f46:	8819      	ldrh	r1, [r3, #0]
 8002f48:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002f4a:	4b62      	ldr	r3, [pc, #392]	; (80030d4 <CO_RPDO_init+0x30c>)
 8002f4c:	9302      	str	r3, [sp, #8]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	9301      	str	r3, [sp, #4]
 8002f52:	2300      	movs	r3, #0
 8002f54:	9300      	str	r3, [sp, #0]
 8002f56:	002b      	movs	r3, r5
 8002f58:	f005 f8ba 	bl	80080d0 <CO_CANrxBufferInit>
 8002f5c:	0003      	movs	r3, r0
 8002f5e:	7023      	strb	r3, [r4, #0]
            CAN_ID,             /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)RPDO,        /* object passed to receive function */
            CO_PDO_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 8002f60:	19bb      	adds	r3, r7, r6
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	b25b      	sxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <CO_RPDO_init+0x1aa>
        return ret;
 8002f6a:	19bb      	adds	r3, r7, r6
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	b25b      	sxtb	r3, r3
 8002f70:	e0a8      	b.n	80030c4 <CO_RPDO_init+0x2fc>
    }

    PDO->valid = valid;
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f76:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - transmission type */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8002f78:	2117      	movs	r1, #23
 8002f7a:	187b      	adds	r3, r7, r1
 8002f7c:	22fe      	movs	r2, #254	; 0xfe
 8002f7e:	701a      	strb	r2, [r3, #0]
    odRet = OD_get_u8(OD_14xx_RPDOCommPar, 2, &transmissionType, true);
 8002f80:	2522      	movs	r5, #34	; 0x22
 8002f82:	197c      	adds	r4, r7, r5
 8002f84:	187a      	adds	r2, r7, r1
 8002f86:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f88:	2301      	movs	r3, #1
 8002f8a:	2102      	movs	r1, #2
 8002f8c:	f7ff fa09 	bl	80023a2 <OD_get_u8>
 8002f90:	0003      	movs	r3, r0
 8002f92:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002f94:	197b      	adds	r3, r7, r5
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	b25b      	sxtb	r3, r3
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d00f      	beq.n	8002fbe <CO_RPDO_init+0x1f6>
        if (errInfo != NULL) {
 8002f9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d009      	beq.n	8002fb8 <CO_RPDO_init+0x1f0>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 2;
 8002fa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7ff f9da 	bl	8002360 <OD_getIndex>
 8002fac:	0003      	movs	r3, r0
 8002fae:	021b      	lsls	r3, r3, #8
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fb6:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002fb8:	230c      	movs	r3, #12
 8002fba:	425b      	negs	r3, r3
 8002fbc:	e082      	b.n	80030c4 <CO_RPDO_init+0x2fc>
    }

    RPDO->SYNC = SYNC;
 8002fbe:	68fa      	ldr	r2, [r7, #12]
 8002fc0:	23b2      	movs	r3, #178	; 0xb2
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	6839      	ldr	r1, [r7, #0]
 8002fc6:	50d1      	str	r1, [r2, r3]
    RPDO->synchronous = transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8002fc8:	2317      	movs	r3, #23
 8002fca:	18fb      	adds	r3, r7, r3
 8002fcc:	781a      	ldrb	r2, [r3, #0]
 8002fce:	21f0      	movs	r1, #240	; 0xf0
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	4291      	cmp	r1, r2
 8002fd4:	415b      	adcs	r3, r3
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	0019      	movs	r1, r3
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	23b4      	movs	r3, #180	; 0xb4
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure communication parameter - event-timer (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
    uint16_t eventTime = 0;
 8002fe2:	2514      	movs	r5, #20
 8002fe4:	197b      	adds	r3, r7, r5
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	801a      	strh	r2, [r3, #0]
    odRet = OD_get_u16(OD_14xx_RPDOCommPar, 5, &eventTime, true);
 8002fea:	2322      	movs	r3, #34	; 0x22
 8002fec:	18fc      	adds	r4, r7, r3
 8002fee:	197a      	adds	r2, r7, r5
 8002ff0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	2105      	movs	r1, #5
 8002ff6:	f7ff f9ec 	bl	80023d2 <OD_get_u16>
 8002ffa:	0003      	movs	r3, r0
 8002ffc:	7023      	strb	r3, [r4, #0]
    RPDO->timeoutTime_us = (uint32_t)eventTime * 1000;
 8002ffe:	197b      	adds	r3, r7, r5
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	001a      	movs	r2, r3
 8003004:	0013      	movs	r3, r2
 8003006:	015b      	lsls	r3, r3, #5
 8003008:	1a9b      	subs	r3, r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	189b      	adds	r3, r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	0019      	movs	r1, r3
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	23b6      	movs	r3, #182	; 0xb6
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure OD extensions */
#if (CO_CONFIG_PDO) & CO_CONFIG_FLAG_OD_DYNAMIC
    PDO->isRPDO = true;
 800301a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800301c:	238c      	movs	r3, #140	; 0x8c
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	2101      	movs	r1, #1
 8003022:	50d1      	str	r1, [r2, r3]
    PDO->OD = OD;
 8003024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003026:	238e      	movs	r3, #142	; 0x8e
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	68b9      	ldr	r1, [r7, #8]
 800302c:	50d1      	str	r1, [r2, r3]
    PDO->CANdevIdx = CANdevRxIdx;
 800302e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003030:	2350      	movs	r3, #80	; 0x50
 8003032:	2108      	movs	r1, #8
 8003034:	1879      	adds	r1, r7, r1
 8003036:	18c9      	adds	r1, r1, r3
 8003038:	2390      	movs	r3, #144	; 0x90
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	8809      	ldrh	r1, [r1, #0]
 800303e:	52d1      	strh	r1, [r2, r3]
    PDO->preDefinedCanId = preDefinedCanId;
 8003040:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003042:	2340      	movs	r3, #64	; 0x40
 8003044:	2208      	movs	r2, #8
 8003046:	4694      	mov	ip, r2
 8003048:	44bc      	add	ip, r7
 800304a:	4463      	add	r3, ip
 800304c:	2291      	movs	r2, #145	; 0x91
 800304e:	0052      	lsls	r2, r2, #1
 8003050:	881b      	ldrh	r3, [r3, #0]
 8003052:	528b      	strh	r3, [r1, r2]
    PDO->configuredCanId = CAN_ID;
 8003054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003056:	232a      	movs	r3, #42	; 0x2a
 8003058:	18f9      	adds	r1, r7, r3
 800305a:	2392      	movs	r3, #146	; 0x92
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	8809      	ldrh	r1, [r1, #0]
 8003060:	52d1      	strh	r1, [r2, r3]
    PDO->OD_communicationParam_ext.object = RPDO;
 8003062:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003064:	2394      	movs	r3, #148	; 0x94
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	68f9      	ldr	r1, [r7, #12]
 800306a:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 800306c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800306e:	2396      	movs	r3, #150	; 0x96
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4919      	ldr	r1, [pc, #100]	; (80030d8 <CO_RPDO_init+0x310>)
 8003074:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.write = OD_write_14xx;
 8003076:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003078:	2398      	movs	r3, #152	; 0x98
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	4917      	ldr	r1, [pc, #92]	; (80030dc <CO_RPDO_init+0x314>)
 800307e:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.object = RPDO;
 8003080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003082:	239c      	movs	r3, #156	; 0x9c
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	68f9      	ldr	r1, [r7, #12]
 8003088:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 800308a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800308c:	239e      	movs	r3, #158	; 0x9e
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	4913      	ldr	r1, [pc, #76]	; (80030e0 <CO_RPDO_init+0x318>)
 8003092:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8003094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003096:	23a0      	movs	r3, #160	; 0xa0
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	4912      	ldr	r1, [pc, #72]	; (80030e4 <CO_RPDO_init+0x31c>)
 800309c:	50d1      	str	r1, [r2, r3]
    OD_extension_init(OD_14xx_RPDOCommPar, &PDO->OD_communicationParam_ext);
 800309e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a0:	3329      	adds	r3, #41	; 0x29
 80030a2:	33ff      	adds	r3, #255	; 0xff
 80030a4:	001a      	movs	r2, r3
 80030a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030a8:	0011      	movs	r1, r2
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7ff f967 	bl	800237e <OD_extension_init>
    OD_extension_init(OD_16xx_RPDOMapPar, &PDO->OD_mappingParam_extension);
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	3339      	adds	r3, #57	; 0x39
 80030b4:	33ff      	adds	r3, #255	; 0xff
 80030b6:	001a      	movs	r2, r3
 80030b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030ba:	0011      	movs	r1, r2
 80030bc:	0018      	movs	r0, r3
 80030be:	f7ff f95e 	bl	800237e <OD_extension_init>
#endif

    return CO_ERROR_NO;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	0018      	movs	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	b00d      	add	sp, #52	; 0x34
 80030ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030cc:	0000ff80 	.word	0x0000ff80
 80030d0:	000007ff 	.word	0x000007ff
 80030d4:	08002a15 	.word	0x08002a15
 80030d8:	08002955 	.word	0x08002955
 80030dc:	08002b09 	.word	0x08002b09
 80030e0:	08001c6b 	.word	0x08001c6b
 80030e4:	080027ed 	.word	0x080027ed

080030e8 <CO_RPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 80030e8:	b5b0      	push	{r4, r5, r7, lr}
 80030ea:	b096      	sub	sp, #88	; 0x58
 80030ec:	af02      	add	r7, sp, #8
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	607a      	str	r2, [r7, #4]
 80030f4:	603b      	str	r3, [r7, #0]
    (void) syncWas;
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	637b      	str	r3, [r7, #52]	; 0x34

    if (PDO->valid && NMTisOperational
 80030fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d100      	bne.n	8003104 <CO_RPDO_process+0x1c>
 8003102:	e126      	b.n	8003352 <CO_RPDO_process+0x26a>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d100      	bne.n	800310c <CO_RPDO_process+0x24>
 800310a:	e122      	b.n	8003352 <CO_RPDO_process+0x26a>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && (syncWas || !RPDO->synchronous)
 800310c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800310e:	2b00      	cmp	r3, #0
 8003110:	d106      	bne.n	8003120 <CO_RPDO_process+0x38>
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	23b4      	movs	r3, #180	; 0xb4
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	58d3      	ldr	r3, [r2, r3]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d000      	beq.n	8003120 <CO_RPDO_process+0x38>
 800311e:	e118      	b.n	8003352 <CO_RPDO_process+0x26a>
#endif
    ) {
        /* Verify errors in length of received RPDO CAN message */
        if (RPDO->receiveError > CO_RPDO_RX_ACK) {
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	23b0      	movs	r3, #176	; 0xb0
 8003124:	005b      	lsls	r3, r3, #1
 8003126:	5cd3      	ldrb	r3, [r2, r3]
 8003128:	2b0a      	cmp	r3, #10
 800312a:	d929      	bls.n	8003180 <CO_RPDO_process+0x98>
            bool_t setError = RPDO->receiveError != CO_RPDO_RX_OK;
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	23b0      	movs	r3, #176	; 0xb0
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	5cd3      	ldrb	r3, [r2, r3]
 8003134:	3b0b      	subs	r3, #11
 8003136:	1e5a      	subs	r2, r3, #1
 8003138:	4193      	sbcs	r3, r2
 800313a:	b2db      	uxtb	r3, r3
 800313c:	633b      	str	r3, [r7, #48]	; 0x30
            uint16_t code = RPDO->receiveError == CO_RPDO_RX_SHORT
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	23b0      	movs	r3, #176	; 0xb0
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	5cd3      	ldrb	r3, [r2, r3]
 8003146:	2b0c      	cmp	r3, #12
 8003148:	d101      	bne.n	800314e <CO_RPDO_process+0x66>
 800314a:	4a90      	ldr	r2, [pc, #576]	; (800338c <CO_RPDO_process+0x2a4>)
 800314c:	e000      	b.n	8003150 <CO_RPDO_process+0x68>
 800314e:	4a90      	ldr	r2, [pc, #576]	; (8003390 <CO_RPDO_process+0x2a8>)
 8003150:	212e      	movs	r1, #46	; 0x2e
 8003152:	187b      	adds	r3, r7, r1
 8003154:	801a      	strh	r2, [r3, #0]
                          ? CO_EMC_PDO_LENGTH : CO_EMC_PDO_LENGTH_EXC;
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 8003156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003158:	6818      	ldr	r0, [r3, #0]
                     code, PDO->dataLength);
 800315a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315c:	7b1b      	ldrb	r3, [r3, #12]
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 800315e:	001a      	movs	r2, r3
 8003160:	187b      	adds	r3, r7, r1
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003166:	9200      	str	r2, [sp, #0]
 8003168:	2204      	movs	r2, #4
 800316a:	f7fd fe33 	bl	8000dd4 <CO_error>
            RPDO->receiveError = setError
                              ? CO_RPDO_RX_ACK_ERROR : CO_RPDO_RX_ACK_NO_ERROR;
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003170:	1e5a      	subs	r2, r3, #1
 8003172:	4193      	sbcs	r3, r2
 8003174:	b2db      	uxtb	r3, r3
 8003176:	0019      	movs	r1, r3
            RPDO->receiveError = setError
 8003178:	68fa      	ldr	r2, [r7, #12]
 800317a:	23b0      	movs	r3, #176	; 0xb0
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	54d1      	strb	r1, [r2, r3]
        }

        /* Determine, which of the two rx buffers contains relevant message. */
        uint8_t bufNo = 0;
 8003180:	214f      	movs	r1, #79	; 0x4f
 8003182:	187b      	adds	r3, r7, r1
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (RPDO->synchronous && RPDO->SYNC != NULL && !RPDO->SYNC->CANrxToggle)
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	23b4      	movs	r3, #180	; 0xb4
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	58d3      	ldr	r3, [r2, r3]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00f      	beq.n	80031b4 <CO_RPDO_process+0xcc>
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	23b2      	movs	r3, #178	; 0xb2
 8003198:	005b      	lsls	r3, r3, #1
 800319a:	58d3      	ldr	r3, [r2, r3]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d009      	beq.n	80031b4 <CO_RPDO_process+0xcc>
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	23b2      	movs	r3, #178	; 0xb2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	58d3      	ldr	r3, [r2, r3]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <CO_RPDO_process+0xcc>
            bufNo = 1;
 80031ae:	187b      	adds	r3, r7, r1
 80031b0:	2201      	movs	r2, #1
 80031b2:	701a      	strb	r2, [r3, #0]
#endif

        /* copy RPDO into OD variables according to mappings */
        bool_t rpdoReceived = false;
 80031b4:	2300      	movs	r3, #0
 80031b6:	64bb      	str	r3, [r7, #72]	; 0x48
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 80031b8:	e06b      	b.n	8003292 <CO_RPDO_process+0x1aa>
            rpdoReceived = true;
 80031ba:	2301      	movs	r3, #1
 80031bc:	64bb      	str	r3, [r7, #72]	; 0x48
            uint8_t *dataRPDO = RPDO->CANrxData[bufNo];
 80031be:	214f      	movs	r1, #79	; 0x4f
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	332a      	adds	r3, #42	; 0x2a
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	18d3      	adds	r3, r2, r3
 80031cc:	647b      	str	r3, [r7, #68]	; 0x44

            /* Clear the flag. If between the copy operation CANrxNew is set
             * by receive thread, then copy the latest data again. */
            CO_FLAG_CLEAR(RPDO->CANrxNew[bufNo]);
 80031ce:	187b      	adds	r3, r7, r1
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	3252      	adds	r2, #82	; 0x52
 80031d6:	0092      	lsls	r2, r2, #2
 80031d8:	2100      	movs	r1, #0
 80031da:	50d1      	str	r1, [r2, r3]

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80031dc:	2343      	movs	r3, #67	; 0x43
 80031de:	18fb      	adds	r3, r7, r3
 80031e0:	2200      	movs	r2, #0
 80031e2:	701a      	strb	r2, [r3, #0]
 80031e4:	e04e      	b.n	8003284 <CO_RPDO_process+0x19c>
                OD_IO_t *OD_IO = &PDO->OD_IO[i];
 80031e6:	2343      	movs	r3, #67	; 0x43
 80031e8:	18fb      	adds	r3, r7, r3
 80031ea:	781a      	ldrb	r2, [r3, #0]
 80031ec:	0013      	movs	r3, r2
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	1a9b      	subs	r3, r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	3310      	adds	r3, #16
 80031f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031f8:	18d3      	adds	r3, r2, r3
 80031fa:	62bb      	str	r3, [r7, #40]	; 0x28

                /* get mappedLength from temporary storage */
                OD_size_t *dataOffset = &OD_IO->stream.dataOffset;
 80031fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fe:	330c      	adds	r3, #12
 8003200:	627b      	str	r3, [r7, #36]	; 0x24
                uint8_t mappedLength = (uint8_t) (*dataOffset);
 8003202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	2323      	movs	r3, #35	; 0x23
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	701a      	strb	r2, [r3, #0]

                /* length of OD variable may be larger than mappedLength */
                OD_size_t ODdataLength = OD_IO->stream.dataLength;
 800320c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	63fb      	str	r3, [r7, #60]	; 0x3c
                if (ODdataLength > CO_PDO_MAX_SIZE)
 8003212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003214:	2b08      	cmp	r3, #8
 8003216:	d901      	bls.n	800321c <CO_RPDO_process+0x134>
                    ODdataLength = CO_PDO_MAX_SIZE;
 8003218:	2308      	movs	r3, #8
 800321a:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* Prepare data for writing into OD variable. If mappedLength
                 * is smaller than ODdataLength, then use auxiliary buffer */
                uint8_t buf[CO_PDO_MAX_SIZE];
                uint8_t *dataOD;
                if (ODdataLength > mappedLength) {
 800321c:	2523      	movs	r5, #35	; 0x23
 800321e:	197b      	adds	r3, r7, r5
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003224:	429a      	cmp	r2, r3
 8003226:	d910      	bls.n	800324a <CO_RPDO_process+0x162>
                    memset(buf, 0, sizeof(buf));
 8003228:	2418      	movs	r4, #24
 800322a:	193b      	adds	r3, r7, r4
 800322c:	2208      	movs	r2, #8
 800322e:	2100      	movs	r1, #0
 8003230:	0018      	movs	r0, r3
 8003232:	f00e fbe7 	bl	8011a04 <memset>
                    memcpy(buf, dataRPDO, mappedLength);
 8003236:	197b      	adds	r3, r7, r5
 8003238:	781a      	ldrb	r2, [r3, #0]
 800323a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800323c:	193b      	adds	r3, r7, r4
 800323e:	0018      	movs	r0, r3
 8003240:	f00e fbc4 	bl	80119cc <memcpy>
                    dataOD = buf;
 8003244:	193b      	adds	r3, r7, r4
 8003246:	63bb      	str	r3, [r7, #56]	; 0x38
 8003248:	e001      	b.n	800324e <CO_RPDO_process+0x166>
                }
                else {
                    dataOD = dataRPDO;
 800324a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800324c:	63bb      	str	r3, [r7, #56]	; 0x38
                }
 #endif

                /* Set stream.dataOffset to zero, perform OD_IO.write()
                 * and store mappedLength back to stream.dataOffset */
                *dataOffset = 0;
 800324e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
                OD_size_t countWritten;
                OD_IO->write(&OD_IO->stream, dataOD,
 8003254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003256:	699c      	ldr	r4, [r3, #24]
 8003258:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800325a:	2314      	movs	r3, #20
 800325c:	18fb      	adds	r3, r7, r3
 800325e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003260:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003262:	47a0      	blx	r4
                             ODdataLength, &countWritten);
                *dataOffset = mappedLength;
 8003264:	2123      	movs	r1, #35	; 0x23
 8003266:	187b      	adds	r3, r7, r1
 8003268:	781a      	ldrb	r2, [r3, #0]
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	601a      	str	r2, [r3, #0]

                dataRPDO += mappedLength;
 800326e:	187b      	adds	r3, r7, r1
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003274:	18d3      	adds	r3, r2, r3
 8003276:	647b      	str	r3, [r7, #68]	; 0x44
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003278:	2143      	movs	r1, #67	; 0x43
 800327a:	187b      	adds	r3, r7, r1
 800327c:	781a      	ldrb	r2, [r3, #0]
 800327e:	187b      	adds	r3, r7, r1
 8003280:	3201      	adds	r2, #1
 8003282:	701a      	strb	r2, [r3, #0]
 8003284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003286:	7b5b      	ldrb	r3, [r3, #13]
 8003288:	2243      	movs	r2, #67	; 0x43
 800328a:	18ba      	adds	r2, r7, r2
 800328c:	7812      	ldrb	r2, [r2, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d3a9      	bcc.n	80031e6 <CO_RPDO_process+0xfe>
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8003292:	234f      	movs	r3, #79	; 0x4f
 8003294:	18fb      	adds	r3, r7, r3
 8003296:	781a      	ldrb	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	3252      	adds	r2, #82	; 0x52
 800329c:	0092      	lsls	r2, r2, #2
 800329e:	58d3      	ldr	r3, [r2, r3]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d18a      	bne.n	80031ba <CO_RPDO_process+0xd2>
        } /* while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) */

        /* verify RPDO timeout */
        (void) rpdoReceived;
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        if (RPDO->timeoutTime_us > 0) {
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	23b6      	movs	r3, #182	; 0xb6
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	58d3      	ldr	r3, [r2, r3]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d067      	beq.n	8003380 <CO_RPDO_process+0x298>
            if (rpdoReceived) {
 80032b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d01b      	beq.n	80032ee <CO_RPDO_process+0x206>
                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	23b8      	movs	r3, #184	; 0xb8
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	58d2      	ldr	r2, [r2, r3]
 80032be:	68f9      	ldr	r1, [r7, #12]
 80032c0:	23b6      	movs	r3, #182	; 0xb6
 80032c2:	005b      	lsls	r3, r3, #1
 80032c4:	58cb      	ldr	r3, [r1, r3]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d90b      	bls.n	80032e2 <CO_RPDO_process+0x1fa>
                    CO_errorReset(PDO->em, CO_EM_RPDO_TIME_OUT,
 80032ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032cc:	6818      	ldr	r0, [r3, #0]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	23b8      	movs	r3, #184	; 0xb8
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	58d3      	ldr	r3, [r2, r3]
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	2300      	movs	r3, #0
 80032da:	2217      	movs	r2, #23
 80032dc:	2100      	movs	r1, #0
 80032de:	f7fd fd79 	bl	8000dd4 <CO_error>
                                RPDO->timeoutTimer);
                }
                /* enable monitoring */
                RPDO->timeoutTimer = 1;
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	23b8      	movs	r3, #184	; 0xb8
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	2101      	movs	r1, #1
 80032ea:	50d1      	str	r1, [r2, r3]
    ) {
 80032ec:	e048      	b.n	8003380 <CO_RPDO_process+0x298>
            }
            else if (RPDO->timeoutTimer > 0
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	23b8      	movs	r3, #184	; 0xb8
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	58d3      	ldr	r3, [r2, r3]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d042      	beq.n	8003380 <CO_RPDO_process+0x298>
                    && RPDO->timeoutTimer < RPDO->timeoutTime_us
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	23b8      	movs	r3, #184	; 0xb8
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	58d2      	ldr	r2, [r2, r3]
 8003302:	68f9      	ldr	r1, [r7, #12]
 8003304:	23b6      	movs	r3, #182	; 0xb6
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	58cb      	ldr	r3, [r1, r3]
 800330a:	429a      	cmp	r2, r3
 800330c:	d238      	bcs.n	8003380 <CO_RPDO_process+0x298>
            ) {
                RPDO->timeoutTimer += timeDifference_us;
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	23b8      	movs	r3, #184	; 0xb8
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	58d2      	ldr	r2, [r2, r3]
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	18d1      	adds	r1, r2, r3
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	23b8      	movs	r3, #184	; 0xb8
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	50d1      	str	r1, [r2, r3]

                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	23b8      	movs	r3, #184	; 0xb8
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	58d2      	ldr	r2, [r2, r3]
 800332a:	68f9      	ldr	r1, [r7, #12]
 800332c:	23b6      	movs	r3, #182	; 0xb6
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	58cb      	ldr	r3, [r1, r3]
 8003332:	429a      	cmp	r2, r3
 8003334:	d924      	bls.n	8003380 <CO_RPDO_process+0x298>
                    CO_errorReport(PDO->em, CO_EM_RPDO_TIME_OUT,
 8003336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003338:	6818      	ldr	r0, [r3, #0]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	23b8      	movs	r3, #184	; 0xb8
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	58d3      	ldr	r3, [r2, r3]
 8003342:	4a14      	ldr	r2, [pc, #80]	; (8003394 <CO_RPDO_process+0x2ac>)
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	0013      	movs	r3, r2
 8003348:	2217      	movs	r2, #23
 800334a:	2101      	movs	r1, #1
 800334c:	f7fd fd42 	bl	8000dd4 <CO_error>
    ) {
 8003350:	e016      	b.n	8003380 <CO_RPDO_process+0x298>
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE */
    } /* if (PDO->valid && NMTisOperational) */
    else {
        /* not valid and operational, clear CAN receive flags and timeoutTimer*/
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (!PDO->valid || !NMTisOperational) {
 8003352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <CO_RPDO_process+0x278>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d110      	bne.n	8003382 <CO_RPDO_process+0x29a>
            CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	23a4      	movs	r3, #164	; 0xa4
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	2100      	movs	r1, #0
 8003368:	50d1      	str	r1, [r2, r3]
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	23a6      	movs	r3, #166	; 0xa6
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	2100      	movs	r1, #0
 8003372:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
            RPDO->timeoutTimer = 0;
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	23b8      	movs	r3, #184	; 0xb8
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2100      	movs	r1, #0
 800337c:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        RPDO->timeoutTimer = 0;
 #endif
#endif
    }
}
 800337e:	e000      	b.n	8003382 <CO_RPDO_process+0x29a>
    ) {
 8003380:	46c0      	nop			; (mov r8, r8)
}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	46bd      	mov	sp, r7
 8003386:	b014      	add	sp, #80	; 0x50
 8003388:	bdb0      	pop	{r4, r5, r7, pc}
 800338a:	46c0      	nop			; (mov r8, r8)
 800338c:	00008210 	.word	0x00008210
 8003390:	00008220 	.word	0x00008220
 8003394:	00008250 	.word	0x00008250

08003398 <OD_write_18xx>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_18xx(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8003398:	b5b0      	push	{r4, r5, r7, lr}
 800339a:	b092      	sub	sp, #72	; 0x48
 800339c:	af02      	add	r7, sp, #8
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL || count > 4) {
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d008      	beq.n	80033be <OD_write_18xx+0x26>
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d005      	beq.n	80033be <OD_write_18xx+0x26>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <OD_write_18xx+0x26>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d901      	bls.n	80033c2 <OD_write_18xx+0x2a>
        return ODR_DEV_INCOMPAT;
 80033be:	2309      	movs	r3, #9
 80033c0:	e175      	b.n	80036ae <OD_write_18xx+0x316>
    }

    CO_TPDO_t *TPDO = stream->object;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	63bb      	str	r3, [r7, #56]	; 0x38
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 80033c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ca:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t bufCopy[4];
    memcpy(bufCopy, buf, count);
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	68b9      	ldr	r1, [r7, #8]
 80033d0:	2314      	movs	r3, #20
 80033d2:	18fb      	adds	r3, r7, r3
 80033d4:	0018      	movs	r0, r3
 80033d6:	f00e faf9 	bl	80119cc <memcpy>

    switch (stream->subIndex) {
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	7c5b      	ldrb	r3, [r3, #17]
 80033de:	2b06      	cmp	r3, #6
 80033e0:	d900      	bls.n	80033e4 <OD_write_18xx+0x4c>
 80033e2:	e15c      	b.n	800369e <OD_write_18xx+0x306>
 80033e4:	009a      	lsls	r2, r3, #2
 80033e6:	4bb4      	ldr	r3, [pc, #720]	; (80036b8 <OD_write_18xx+0x320>)
 80033e8:	18d3      	adds	r3, r2, r3
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	469f      	mov	pc, r3
    case 1: { /* COB-ID used by PDO */
        uint32_t COB_ID = CO_getUint32(buf);
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	0018      	movs	r0, r3
 80033f2:	f7fe ff95 	bl	8002320 <CO_getUint32>
 80033f6:	0003      	movs	r3, r0
 80033f8:	623b      	str	r3, [r7, #32]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 80033fa:	6a3b      	ldr	r3, [r7, #32]
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	213e      	movs	r1, #62	; 0x3e
 8003400:	187b      	adds	r3, r7, r1
 8003402:	0552      	lsls	r2, r2, #21
 8003404:	0d52      	lsrs	r2, r2, #21
 8003406:	801a      	strh	r2, [r3, #0]
        bool_t valid = (COB_ID & 0x80000000) == 0;
 8003408:	6a3b      	ldr	r3, [r7, #32]
 800340a:	43db      	mvns	r3, r3
 800340c:	0fdb      	lsrs	r3, r3, #31
 800340e:	b2db      	uxtb	r3, r3
 8003410:	61fb      	str	r3, [r7, #28]

        /* bits 11...29 must be zero, PDO must be disabled on change,
         * CAN_ID == 0 is not allowed, mapping must be configured before
         * enabling the PDO */
        if ((COB_ID & 0x3FFFF800) != 0
 8003412:	6a3b      	ldr	r3, [r7, #32]
 8003414:	4aa9      	ldr	r2, [pc, #676]	; (80036bc <OD_write_18xx+0x324>)
 8003416:	4013      	ands	r3, r2
 8003418:	d000      	beq.n	800341c <OD_write_18xx+0x84>
 800341a:	e057      	b.n	80034cc <OD_write_18xx+0x134>
            || (valid && PDO->valid && CAN_ID != PDO->configuredCanId)
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <OD_write_18xx+0xa2>
 8003422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d007      	beq.n	800343a <OD_write_18xx+0xa2>
 800342a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800342c:	2392      	movs	r3, #146	; 0x92
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	5ad3      	ldrh	r3, [r2, r3]
 8003432:	187a      	adds	r2, r7, r1
 8003434:	8812      	ldrh	r2, [r2, #0]
 8003436:	429a      	cmp	r2, r3
 8003438:	d148      	bne.n	80034cc <OD_write_18xx+0x134>
            || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d03e      	beq.n	80034be <OD_write_18xx+0x126>
 8003440:	213e      	movs	r1, #62	; 0x3e
 8003442:	187b      	adds	r3, r7, r1
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	2b7f      	cmp	r3, #127	; 0x7f
 8003448:	d940      	bls.n	80034cc <OD_write_18xx+0x134>
 800344a:	187b      	adds	r3, r7, r1
 800344c:	881a      	ldrh	r2, [r3, #0]
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	429a      	cmp	r2, r3
 8003454:	d905      	bls.n	8003462 <OD_write_18xx+0xca>
 8003456:	187b      	adds	r3, r7, r1
 8003458:	881a      	ldrh	r2, [r3, #0]
 800345a:	23c0      	movs	r3, #192	; 0xc0
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	429a      	cmp	r2, r3
 8003460:	d934      	bls.n	80034cc <OD_write_18xx+0x134>
 8003462:	213e      	movs	r1, #62	; 0x3e
 8003464:	187b      	adds	r3, r7, r1
 8003466:	881a      	ldrh	r2, [r3, #0]
 8003468:	23b0      	movs	r3, #176	; 0xb0
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	429a      	cmp	r2, r3
 800346e:	d905      	bls.n	800347c <OD_write_18xx+0xe4>
 8003470:	187b      	adds	r3, r7, r1
 8003472:	881a      	ldrh	r2, [r3, #0]
 8003474:	23c0      	movs	r3, #192	; 0xc0
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	429a      	cmp	r2, r3
 800347a:	d327      	bcc.n	80034cc <OD_write_18xx+0x134>
 800347c:	213e      	movs	r1, #62	; 0x3e
 800347e:	187b      	adds	r3, r7, r1
 8003480:	881a      	ldrh	r2, [r3, #0]
 8003482:	23c0      	movs	r3, #192	; 0xc0
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	429a      	cmp	r2, r3
 8003488:	d905      	bls.n	8003496 <OD_write_18xx+0xfe>
 800348a:	187b      	adds	r3, r7, r1
 800348c:	881a      	ldrh	r2, [r3, #0]
 800348e:	23d0      	movs	r3, #208	; 0xd0
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	429a      	cmp	r2, r3
 8003494:	d31a      	bcc.n	80034cc <OD_write_18xx+0x134>
 8003496:	213e      	movs	r1, #62	; 0x3e
 8003498:	187b      	adds	r3, r7, r1
 800349a:	881a      	ldrh	r2, [r3, #0]
 800349c:	23dc      	movs	r3, #220	; 0xdc
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d305      	bcc.n	80034b0 <OD_write_18xx+0x118>
 80034a4:	187b      	adds	r3, r7, r1
 80034a6:	881a      	ldrh	r2, [r3, #0]
 80034a8:	23e0      	movs	r3, #224	; 0xe0
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d30d      	bcc.n	80034cc <OD_write_18xx+0x134>
 80034b0:	233e      	movs	r3, #62	; 0x3e
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	881a      	ldrh	r2, [r3, #0]
 80034b6:	23e0      	movs	r3, #224	; 0xe0
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d806      	bhi.n	80034cc <OD_write_18xx+0x134>
            || (valid && PDO->mappedObjectsCount == 0)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <OD_write_18xx+0x138>
 80034c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034c6:	7b5b      	ldrb	r3, [r3, #13]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <OD_write_18xx+0x138>
        ) {
            return ODR_INVALID_VALUE;
 80034cc:	230f      	movs	r3, #15
 80034ce:	e0ee      	b.n	80036ae <OD_write_18xx+0x316>
        }

        /* parameter changed? */
        if (valid != PDO->valid || CAN_ID != PDO->configuredCanId) {
 80034d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	69fa      	ldr	r2, [r7, #28]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d109      	bne.n	80034ee <OD_write_18xx+0x156>
 80034da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034dc:	2392      	movs	r3, #146	; 0x92
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	5ad3      	ldrh	r3, [r2, r3]
 80034e2:	223e      	movs	r2, #62	; 0x3e
 80034e4:	18ba      	adds	r2, r7, r2
 80034e6:	8812      	ldrh	r2, [r2, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d100      	bne.n	80034ee <OD_write_18xx+0x156>
 80034ec:	e0d6      	b.n	800369c <OD_write_18xx+0x304>
            /* if default CAN-ID is written, store to OD without Node-ID */
            if (CAN_ID == PDO->preDefinedCanId) {
 80034ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034f0:	2391      	movs	r3, #145	; 0x91
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	5ad3      	ldrh	r3, [r2, r3]
 80034f6:	223e      	movs	r2, #62	; 0x3e
 80034f8:	18ba      	adds	r2, r7, r2
 80034fa:	8812      	ldrh	r2, [r2, #0]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d109      	bne.n	8003514 <OD_write_18xx+0x17c>
                CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80);
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	227f      	movs	r2, #127	; 0x7f
 8003504:	4393      	bics	r3, r2
 8003506:	001a      	movs	r2, r3
 8003508:	2314      	movs	r3, #20
 800350a:	18fb      	adds	r3, r7, r3
 800350c:	0011      	movs	r1, r2
 800350e:	0018      	movs	r0, r3
 8003510:	f7fe ff16 	bl	8002340 <CO_setUint32>
            }
            if (!valid) {
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d103      	bne.n	8003522 <OD_write_18xx+0x18a>
                CAN_ID = 0;
 800351a:	233e      	movs	r3, #62	; 0x3e
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	2200      	movs	r2, #0
 8003520:	801a      	strh	r2, [r3, #0]
            }

            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 8003522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003524:	6858      	ldr	r0, [r3, #4]
 8003526:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003528:	2390      	movs	r3, #144	; 0x90
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	5ad4      	ldrh	r4, [r2, r3]
 800352e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003530:	7b1a      	ldrb	r2, [r3, #12]
                PDO->CANdev,      /* CAN device */
                PDO->CANdevIdx,   /* index of specific buffer inside CAN mod. */
                CAN_ID,           /* CAN identifier */
                0,                /* rtr */
                PDO->dataLength,  /* number of data bytes */
                TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 8003532:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003534:	23a6      	movs	r3, #166	; 0xa6
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	5cc9      	ldrb	r1, [r1, r3]
            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 800353a:	25f0      	movs	r5, #240	; 0xf0
 800353c:	2300      	movs	r3, #0
 800353e:	428d      	cmp	r5, r1
 8003540:	415b      	adcs	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	001d      	movs	r5, r3
 8003546:	233e      	movs	r3, #62	; 0x3e
 8003548:	18fb      	adds	r3, r7, r3
 800354a:	8819      	ldrh	r1, [r3, #0]
 800354c:	9501      	str	r5, [sp, #4]
 800354e:	9200      	str	r2, [sp, #0]
 8003550:	2300      	movs	r3, #0
 8003552:	000a      	movs	r2, r1
 8003554:	0021      	movs	r1, r4
 8003556:	f004 fe23 	bl	80081a0 <CO_CANtxBufferInit>
 800355a:	0003      	movs	r3, r0
 800355c:	61bb      	str	r3, [r7, #24]
                                  /* synchronous message flag */

            if (CANtxBuff == NULL) {
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <OD_write_18xx+0x1d0>
                return ODR_DEV_INCOMPAT;
 8003564:	2309      	movs	r3, #9
 8003566:	e0a2      	b.n	80036ae <OD_write_18xx+0x316>
            }

            TPDO->CANtxBuff = CANtxBuff;
 8003568:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800356a:	23a4      	movs	r3, #164	; 0xa4
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	69b9      	ldr	r1, [r7, #24]
 8003570:	50d1      	str	r1, [r2, r3]
            PDO->valid = valid;
 8003572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003574:	69fa      	ldr	r2, [r7, #28]
 8003576:	609a      	str	r2, [r3, #8]
            PDO->configuredCanId = CAN_ID;
 8003578:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800357a:	233e      	movs	r3, #62	; 0x3e
 800357c:	18f9      	adds	r1, r7, r3
 800357e:	2392      	movs	r3, #146	; 0x92
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	8809      	ldrh	r1, [r1, #0]
 8003584:	52d1      	strh	r1, [r2, r3]
        }
        break;
 8003586:	e089      	b.n	800369c <OD_write_18xx+0x304>
    }

    case 2: { /* transmission type */
        uint8_t transmissionType = CO_getUint8(buf);
 8003588:	2527      	movs	r5, #39	; 0x27
 800358a:	197c      	adds	r4, r7, r5
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	0018      	movs	r0, r3
 8003590:	f7fe fea6 	bl	80022e0 <CO_getUint8>
 8003594:	0003      	movs	r3, r0
 8003596:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8003598:	197b      	adds	r3, r7, r5
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	2bf0      	cmp	r3, #240	; 0xf0
 800359e:	d905      	bls.n	80035ac <OD_write_18xx+0x214>
            && transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 80035a0:	197b      	adds	r3, r7, r5
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	2bfd      	cmp	r3, #253	; 0xfd
 80035a6:	d801      	bhi.n	80035ac <OD_write_18xx+0x214>
        ) {
            return ODR_INVALID_VALUE;
 80035a8:	230f      	movs	r3, #15
 80035aa:	e080      	b.n	80036ae <OD_write_18xx+0x316>
        }
        TPDO->CANtxBuff->syncFlag =
            transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 80035ac:	2027      	movs	r0, #39	; 0x27
 80035ae:	183b      	adds	r3, r7, r0
 80035b0:	781a      	ldrb	r2, [r3, #0]
 80035b2:	21f0      	movs	r1, #240	; 0xf0
 80035b4:	2300      	movs	r3, #0
 80035b6:	4291      	cmp	r1, r2
 80035b8:	415b      	adcs	r3, r3
 80035ba:	b2d9      	uxtb	r1, r3
        TPDO->CANtxBuff->syncFlag =
 80035bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035be:	23a4      	movs	r3, #164	; 0xa4
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	58d3      	ldr	r3, [r2, r3]
            transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 80035c4:	000a      	movs	r2, r1
        TPDO->CANtxBuff->syncFlag =
 80035c6:	615a      	str	r2, [r3, #20]
        TPDO->syncCounter = 255;
 80035c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035ca:	235a      	movs	r3, #90	; 0x5a
 80035cc:	33ff      	adds	r3, #255	; 0xff
 80035ce:	21ff      	movs	r1, #255	; 0xff
 80035d0:	54d1      	strb	r1, [r2, r3]
#else
        if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
            return ODR_INVALID_VALUE;
        }
#endif
        TPDO->transmissionType = transmissionType;
 80035d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035d4:	1839      	adds	r1, r7, r0
 80035d6:	23a6      	movs	r3, #166	; 0xa6
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	7809      	ldrb	r1, [r1, #0]
 80035dc:	54d1      	strb	r1, [r2, r3]
        TPDO->sendRequest = true;
 80035de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035e0:	23a8      	movs	r3, #168	; 0xa8
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	2101      	movs	r1, #1
 80035e6:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 80035e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035ea:	23b4      	movs	r3, #180	; 0xb4
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	2100      	movs	r1, #0
 80035f0:	50d1      	str	r1, [r2, r3]
 80035f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035f4:	23b4      	movs	r3, #180	; 0xb4
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	58d1      	ldr	r1, [r2, r3]
 80035fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035fc:	23b2      	movs	r3, #178	; 0xb2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	50d1      	str	r1, [r2, r3]
#endif
        break;
 8003602:	e04c      	b.n	800369e <OD_write_18xx+0x306>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    case 3: { /* inhibit time */
        if (PDO->valid) {
 8003604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <OD_write_18xx+0x278>
            return ODR_INVALID_VALUE;
 800360c:	230f      	movs	r3, #15
 800360e:	e04e      	b.n	80036ae <OD_write_18xx+0x316>
        }
        uint32_t inhibitTime = CO_getUint16(buf);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	0018      	movs	r0, r3
 8003614:	f7fe fe73 	bl	80022fe <CO_getUint16>
 8003618:	0003      	movs	r3, r0
 800361a:	62bb      	str	r3, [r7, #40]	; 0x28
        TPDO->inhibitTime_us = inhibitTime * 100;
 800361c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361e:	2264      	movs	r2, #100	; 0x64
 8003620:	435a      	muls	r2, r3
 8003622:	0011      	movs	r1, r2
 8003624:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003626:	23ae      	movs	r3, #174	; 0xae
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	50d1      	str	r1, [r2, r3]
        TPDO->inhibitTimer = 0;
 800362c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800362e:	23b2      	movs	r3, #178	; 0xb2
 8003630:	005b      	lsls	r3, r3, #1
 8003632:	2100      	movs	r1, #0
 8003634:	50d1      	str	r1, [r2, r3]
        break;
 8003636:	e032      	b.n	800369e <OD_write_18xx+0x306>
    }

    case 5: { /* event-timer */
        uint32_t eventTime = CO_getUint16(buf);
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	0018      	movs	r0, r3
 800363c:	f7fe fe5f 	bl	80022fe <CO_getUint16>
 8003640:	0003      	movs	r3, r0
 8003642:	62fb      	str	r3, [r7, #44]	; 0x2c
        TPDO->eventTime_us = eventTime * 1000;
 8003644:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003646:	0013      	movs	r3, r2
 8003648:	015b      	lsls	r3, r3, #5
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	189b      	adds	r3, r3, r2
 8003650:	00db      	lsls	r3, r3, #3
 8003652:	0019      	movs	r1, r3
 8003654:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003656:	23b0      	movs	r3, #176	; 0xb0
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	50d1      	str	r1, [r2, r3]
        TPDO->eventTimer = 0;
 800365c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800365e:	23b4      	movs	r3, #180	; 0xb4
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	2100      	movs	r1, #0
 8003664:	50d1      	str	r1, [r2, r3]
        break;
 8003666:	e01a      	b.n	800369e <OD_write_18xx+0x306>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    case 6: { /* SYNC start value */
        uint8_t syncStartValue = CO_getUint8(buf);
 8003668:	2533      	movs	r5, #51	; 0x33
 800366a:	197c      	adds	r4, r7, r5
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	0018      	movs	r0, r3
 8003670:	f7fe fe36 	bl	80022e0 <CO_getUint8>
 8003674:	0003      	movs	r3, r0
 8003676:	7023      	strb	r3, [r4, #0]

        if (PDO->valid || syncStartValue > 240) {
 8003678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d103      	bne.n	8003688 <OD_write_18xx+0x2f0>
 8003680:	197b      	adds	r3, r7, r5
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2bf0      	cmp	r3, #240	; 0xf0
 8003686:	d901      	bls.n	800368c <OD_write_18xx+0x2f4>
            return ODR_INVALID_VALUE;
 8003688:	230f      	movs	r3, #15
 800368a:	e010      	b.n	80036ae <OD_write_18xx+0x316>
        }
        TPDO->syncStartValue = syncStartValue;
 800368c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800368e:	2333      	movs	r3, #51	; 0x33
 8003690:	18f9      	adds	r1, r7, r3
 8003692:	23ac      	movs	r3, #172	; 0xac
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	7809      	ldrb	r1, [r1, #0]
 8003698:	54d1      	strb	r1, [r2, r3]
        break;
 800369a:	e000      	b.n	800369e <OD_write_18xx+0x306>
        break;
 800369c:	46c0      	nop			; (mov r8, r8)
    }
#endif
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	2114      	movs	r1, #20
 80036a4:	1879      	adds	r1, r7, r1
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f7fe fb3e 	bl	8001d28 <OD_writeOriginal>
 80036ac:	0003      	movs	r3, r0
}
 80036ae:	0018      	movs	r0, r3
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b010      	add	sp, #64	; 0x40
 80036b4:	bdb0      	pop	{r4, r5, r7, pc}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	0801299c 	.word	0x0801299c
 80036bc:	3ffff800 	.word	0x3ffff800

080036c0 <CO_TPDO_init>:
                              OD_entry_t *OD_18xx_TPDOCommPar,
                              OD_entry_t *OD_1Axx_TPDOMapPar,
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
                              uint32_t *errInfo)
{
 80036c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036c2:	b08f      	sub	sp, #60	; 0x3c
 80036c4:	af02      	add	r7, sp, #8
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	627b      	str	r3, [r7, #36]	; 0x24
    ODR_t odRet;

    /* verify arguments */
    if (TPDO == NULL || OD == NULL || em == NULL || OD_18xx_TPDOCommPar == NULL
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00e      	beq.n	80036f6 <CO_TPDO_init+0x36>
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <CO_TPDO_init+0x36>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d008      	beq.n	80036f6 <CO_TPDO_init+0x36>
 80036e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d005      	beq.n	80036f6 <CO_TPDO_init+0x36>
        || OD_1Axx_TPDOMapPar == NULL || CANdevTx == NULL
 80036ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <CO_TPDO_init+0x36>
 80036f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d102      	bne.n	80036fc <CO_TPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80036f6:	2301      	movs	r3, #1
 80036f8:	425b      	negs	r3, r3
 80036fa:	e1a2      	b.n	8003a42 <CO_TPDO_init+0x382>
    }

    /* clear object */
    memset(TPDO, 0, sizeof(CO_TPDO_t));
 80036fc:	23b6      	movs	r3, #182	; 0xb6
 80036fe:	005a      	lsls	r2, r3, #1
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2100      	movs	r1, #0
 8003704:	0018      	movs	r0, r3
 8003706:	f00e f97d 	bl	8011a04 <memset>

    /* Configure object variables */
    PDO->em = em;
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 8003710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003712:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003714:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO,
 800371a:	2523      	movs	r5, #35	; 0x23
 800371c:	197c      	adds	r4, r7, r5
 800371e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003720:	68b9      	ldr	r1, [r7, #8]
 8003722:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003724:	231c      	movs	r3, #28
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	2300      	movs	r3, #0
 8003730:	f7fe ff98 	bl	8002664 <PDO_initMapping>
 8003734:	0003      	movs	r3, r0
 8003736:	7023      	strb	r3, [r4, #0]
                                           OD,
                                           OD_1Axx_TPDOMapPar,
                                           false,
                                           errInfo,
                                           &erroneousMap);
    if (ret != CO_ERROR_NO) {
 8003738:	197b      	adds	r3, r7, r5
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	b25b      	sxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <CO_TPDO_init+0x8a>
        return ret;
 8003742:	197b      	adds	r3, r7, r5
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	b25b      	sxtb	r3, r3
 8003748:	e17b      	b.n	8003a42 <CO_TPDO_init+0x382>
    }


    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 800374a:	211b      	movs	r1, #27
 800374c:	187b      	adds	r3, r7, r1
 800374e:	22fe      	movs	r2, #254	; 0xfe
 8003750:	701a      	strb	r2, [r3, #0]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 8003752:	2522      	movs	r5, #34	; 0x22
 8003754:	197c      	adds	r4, r7, r5
 8003756:	187a      	adds	r2, r7, r1
 8003758:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800375a:	2301      	movs	r3, #1
 800375c:	2102      	movs	r1, #2
 800375e:	f7fe fe20 	bl	80023a2 <OD_get_u8>
 8003762:	0003      	movs	r3, r0
 8003764:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8003766:	197b      	adds	r3, r7, r5
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	b25b      	sxtb	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00f      	beq.n	8003790 <CO_TPDO_init+0xd0>
        if (errInfo != NULL) {
 8003770:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <CO_TPDO_init+0xca>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2;
 8003776:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003778:	0018      	movs	r0, r3
 800377a:	f7fe fdf1 	bl	8002360 <OD_getIndex>
 800377e:	0003      	movs	r3, r0
 8003780:	021b      	lsls	r3, r3, #8
 8003782:	2202      	movs	r2, #2
 8003784:	431a      	orrs	r2, r3
 8003786:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003788:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800378a:	230c      	movs	r3, #12
 800378c:	425b      	negs	r3, r3
 800378e:	e158      	b.n	8003a42 <CO_TPDO_init+0x382>
    }
    if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8003790:	221b      	movs	r2, #27
 8003792:	18bb      	adds	r3, r7, r2
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	2bfd      	cmp	r3, #253	; 0xfd
 8003798:	d806      	bhi.n	80037a8 <CO_TPDO_init+0xe8>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 800379a:	18bb      	adds	r3, r7, r2
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2bf0      	cmp	r3, #240	; 0xf0
 80037a0:	d902      	bls.n	80037a8 <CO_TPDO_init+0xe8>
#endif
    ) {
        transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 80037a2:	18bb      	adds	r3, r7, r2
 80037a4:	22fe      	movs	r2, #254	; 0xfe
 80037a6:	701a      	strb	r2, [r3, #0]
    }
    TPDO->transmissionType = transmissionType;
 80037a8:	231b      	movs	r3, #27
 80037aa:	18fb      	adds	r3, r7, r3
 80037ac:	7819      	ldrb	r1, [r3, #0]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	23a6      	movs	r3, #166	; 0xa6
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	54d1      	strb	r1, [r2, r3]
    TPDO->sendRequest = true;
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	23a8      	movs	r3, #168	; 0xa8
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	2101      	movs	r1, #1
 80037be:	50d1      	str	r1, [r2, r3]

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 80037c0:	2300      	movs	r3, #0
 80037c2:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 80037c4:	2522      	movs	r5, #34	; 0x22
 80037c6:	197c      	adds	r4, r7, r5
 80037c8:	2314      	movs	r3, #20
 80037ca:	18fa      	adds	r2, r7, r3
 80037cc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80037ce:	2301      	movs	r3, #1
 80037d0:	2101      	movs	r1, #1
 80037d2:	f7fe fe16 	bl	8002402 <OD_get_u32>
 80037d6:	0003      	movs	r3, r0
 80037d8:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 80037da:	197b      	adds	r3, r7, r5
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	b25b      	sxtb	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00f      	beq.n	8003804 <CO_TPDO_init+0x144>
        if (errInfo != NULL) {
 80037e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d009      	beq.n	80037fe <CO_TPDO_init+0x13e>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1;
 80037ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7fe fdb7 	bl	8002360 <OD_getIndex>
 80037f2:	0003      	movs	r3, r0
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	2201      	movs	r2, #1
 80037f8:	431a      	orrs	r2, r3
 80037fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80037fc:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80037fe:	230c      	movs	r3, #12
 8003800:	425b      	negs	r3, r3
 8003802:	e11e      	b.n	8003a42 <CO_TPDO_init+0x382>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	43db      	mvns	r3, r3
 8003808:	0fdb      	lsrs	r3, r3, #31
 800380a:	b2db      	uxtb	r3, r3
 800380c:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	b29a      	uxth	r2, r3
 8003812:	212a      	movs	r1, #42	; 0x2a
 8003814:	187b      	adds	r3, r7, r1
 8003816:	0552      	lsls	r2, r2, #21
 8003818:	0d52      	lsrs	r2, r2, #21
 800381a:	801a      	strh	r2, [r3, #0]
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 800381c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00e      	beq.n	8003840 <CO_TPDO_init+0x180>
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	7b5b      	ldrb	r3, [r3, #13]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <CO_TPDO_init+0x172>
 800382a:	187b      	adds	r3, r7, r1
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <CO_TPDO_init+0x180>
        valid = false;
 8003832:	2300      	movs	r3, #0
 8003834:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <CO_TPDO_init+0x180>
 800383c:	2301      	movs	r3, #1
 800383e:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00f      	beq.n	8003866 <CO_TPDO_init+0x1a6>
        CO_errorReport(PDO->em,
 8003846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d001      	beq.n	8003854 <CO_TPDO_init+0x194>
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	e000      	b.n	8003856 <CO_TPDO_init+0x196>
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	2282      	movs	r2, #130	; 0x82
 8003858:	0212      	lsls	r2, r2, #8
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	0013      	movs	r3, r2
 800385e:	221a      	movs	r2, #26
 8003860:	2101      	movs	r1, #1
 8003862:	f7fd fab7 	bl	8000dd4 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8003866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003868:	2b00      	cmp	r3, #0
 800386a:	d103      	bne.n	8003874 <CO_TPDO_init+0x1b4>
        CAN_ID = 0;
 800386c:	232a      	movs	r3, #42	; 0x2a
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	2200      	movs	r2, #0
 8003872:	801a      	strh	r2, [r3, #0]
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8003874:	202a      	movs	r0, #42	; 0x2a
 8003876:	183b      	adds	r3, r7, r0
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00f      	beq.n	800389e <CO_TPDO_init+0x1de>
 800387e:	183b      	adds	r3, r7, r0
 8003880:	881a      	ldrh	r2, [r3, #0]
 8003882:	2440      	movs	r4, #64	; 0x40
 8003884:	2508      	movs	r5, #8
 8003886:	197b      	adds	r3, r7, r5
 8003888:	191b      	adds	r3, r3, r4
 800388a:	881b      	ldrh	r3, [r3, #0]
 800388c:	496f      	ldr	r1, [pc, #444]	; (8003a4c <CO_TPDO_init+0x38c>)
 800388e:	400b      	ands	r3, r1
 8003890:	429a      	cmp	r2, r3
 8003892:	d104      	bne.n	800389e <CO_TPDO_init+0x1de>
        CAN_ID = preDefinedCanId;
 8003894:	183a      	adds	r2, r7, r0
 8003896:	197b      	adds	r3, r7, r5
 8003898:	191b      	adds	r3, r3, r4
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	8013      	strh	r3, [r2, #0]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	7b1a      	ldrb	r2, [r3, #12]
            CANdevTx,           /* CAN device */
            CANdevTxIdx,        /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            PDO->dataLength,    /* number of data bytes */
            TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 80038a2:	68f9      	ldr	r1, [r7, #12]
 80038a4:	23a6      	movs	r3, #166	; 0xa6
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	5cc9      	ldrb	r1, [r1, r3]
    TPDO->CANtxBuff = CO_CANtxBufferInit(
 80038aa:	20f0      	movs	r0, #240	; 0xf0
 80038ac:	2300      	movs	r3, #0
 80038ae:	4288      	cmp	r0, r1
 80038b0:	415b      	adcs	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	001d      	movs	r5, r3
 80038b6:	232a      	movs	r3, #42	; 0x2a
 80038b8:	18fb      	adds	r3, r7, r3
 80038ba:	881c      	ldrh	r4, [r3, #0]
 80038bc:	2350      	movs	r3, #80	; 0x50
 80038be:	2108      	movs	r1, #8
 80038c0:	468c      	mov	ip, r1
 80038c2:	44bc      	add	ip, r7
 80038c4:	4463      	add	r3, ip
 80038c6:	8819      	ldrh	r1, [r3, #0]
 80038c8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80038ca:	9501      	str	r5, [sp, #4]
 80038cc:	9200      	str	r2, [sp, #0]
 80038ce:	2300      	movs	r3, #0
 80038d0:	0022      	movs	r2, r4
 80038d2:	f004 fc65 	bl	80081a0 <CO_CANtxBufferInit>
 80038d6:	0001      	movs	r1, r0
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	23a4      	movs	r3, #164	; 0xa4
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	50d1      	str	r1, [r2, r3]
                                /* synchronous message flag bit */
    if (TPDO->CANtxBuff == NULL) {
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	23a4      	movs	r3, #164	; 0xa4
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	58d3      	ldr	r3, [r2, r3]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d102      	bne.n	80038f2 <CO_TPDO_init+0x232>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80038ec:	2301      	movs	r3, #1
 80038ee:	425b      	negs	r3, r3
 80038f0:	e0a7      	b.n	8003a42 <CO_TPDO_init+0x382>
    }

    PDO->valid = valid;
 80038f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038f6:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    uint16_t inhibitTime = 0;
 80038f8:	2512      	movs	r5, #18
 80038fa:	197b      	adds	r3, r7, r5
 80038fc:	2200      	movs	r2, #0
 80038fe:	801a      	strh	r2, [r3, #0]
    uint16_t eventTime = 0;
 8003900:	2610      	movs	r6, #16
 8003902:	19bb      	adds	r3, r7, r6
 8003904:	2200      	movs	r2, #0
 8003906:	801a      	strh	r2, [r3, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 8003908:	2322      	movs	r3, #34	; 0x22
 800390a:	18fc      	adds	r4, r7, r3
 800390c:	197a      	adds	r2, r7, r5
 800390e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003910:	2301      	movs	r3, #1
 8003912:	2103      	movs	r1, #3
 8003914:	f7fe fd5d 	bl	80023d2 <OD_get_u16>
 8003918:	0003      	movs	r3, r0
 800391a:	7023      	strb	r3, [r4, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 800391c:	2322      	movs	r3, #34	; 0x22
 800391e:	18fc      	adds	r4, r7, r3
 8003920:	19ba      	adds	r2, r7, r6
 8003922:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003924:	2301      	movs	r3, #1
 8003926:	2105      	movs	r1, #5
 8003928:	f7fe fd53 	bl	80023d2 <OD_get_u16>
 800392c:	0003      	movs	r3, r0
 800392e:	7023      	strb	r3, [r4, #0]
    TPDO->inhibitTime_us = inhibitTime * 100;
 8003930:	197b      	adds	r3, r7, r5
 8003932:	881b      	ldrh	r3, [r3, #0]
 8003934:	001a      	movs	r2, r3
 8003936:	2364      	movs	r3, #100	; 0x64
 8003938:	4353      	muls	r3, r2
 800393a:	0019      	movs	r1, r3
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	23ae      	movs	r3, #174	; 0xae
 8003940:	005b      	lsls	r3, r3, #1
 8003942:	50d1      	str	r1, [r2, r3]
    TPDO->eventTime_us = eventTime * 1000;
 8003944:	19bb      	adds	r3, r7, r6
 8003946:	881b      	ldrh	r3, [r3, #0]
 8003948:	001a      	movs	r2, r3
 800394a:	0013      	movs	r3, r2
 800394c:	015b      	lsls	r3, r3, #5
 800394e:	1a9b      	subs	r3, r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	189b      	adds	r3, r3, r2
 8003954:	00db      	lsls	r3, r3, #3
 8003956:	0019      	movs	r1, r3
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	23b0      	movs	r3, #176	; 0xb0
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure communication parameter - SYNC start value (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    TPDO->syncStartValue = 0;
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	23ac      	movs	r3, #172	; 0xac
 8003964:	005b      	lsls	r3, r3, #1
 8003966:	2100      	movs	r1, #0
 8003968:	54d1      	strb	r1, [r2, r3]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	001a      	movs	r2, r3
 800396e:	3259      	adds	r2, #89	; 0x59
 8003970:	32ff      	adds	r2, #255	; 0xff
 8003972:	2322      	movs	r3, #34	; 0x22
 8003974:	18fc      	adds	r4, r7, r3
 8003976:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003978:	2301      	movs	r3, #1
 800397a:	2106      	movs	r1, #6
 800397c:	f7fe fd11 	bl	80023a2 <OD_get_u8>
 8003980:	0003      	movs	r3, r0
 8003982:	7023      	strb	r3, [r4, #0]
    TPDO->SYNC = SYNC;
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	23aa      	movs	r3, #170	; 0xaa
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	6839      	ldr	r1, [r7, #0]
 800398c:	50d1      	str	r1, [r2, r3]
    TPDO->syncCounter = 255;
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	235a      	movs	r3, #90	; 0x5a
 8003992:	33ff      	adds	r3, #255	; 0xff
 8003994:	21ff      	movs	r1, #255	; 0xff
 8003996:	54d1      	strb	r1, [r2, r3]
#endif


    /* Configure OD extensions */
#if (CO_CONFIG_PDO) & CO_CONFIG_FLAG_OD_DYNAMIC
    PDO->isRPDO = false;
 8003998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800399a:	238c      	movs	r3, #140	; 0x8c
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2100      	movs	r1, #0
 80039a0:	50d1      	str	r1, [r2, r3]
    PDO->OD = OD;
 80039a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a4:	238e      	movs	r3, #142	; 0x8e
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	68b9      	ldr	r1, [r7, #8]
 80039aa:	50d1      	str	r1, [r2, r3]
    PDO->CANdevIdx = CANdevTxIdx;
 80039ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ae:	2350      	movs	r3, #80	; 0x50
 80039b0:	2108      	movs	r1, #8
 80039b2:	1879      	adds	r1, r7, r1
 80039b4:	18c9      	adds	r1, r1, r3
 80039b6:	2390      	movs	r3, #144	; 0x90
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	8809      	ldrh	r1, [r1, #0]
 80039bc:	52d1      	strh	r1, [r2, r3]
    PDO->preDefinedCanId = preDefinedCanId;
 80039be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039c0:	2340      	movs	r3, #64	; 0x40
 80039c2:	2208      	movs	r2, #8
 80039c4:	4694      	mov	ip, r2
 80039c6:	44bc      	add	ip, r7
 80039c8:	4463      	add	r3, ip
 80039ca:	2291      	movs	r2, #145	; 0x91
 80039cc:	0052      	lsls	r2, r2, #1
 80039ce:	881b      	ldrh	r3, [r3, #0]
 80039d0:	528b      	strh	r3, [r1, r2]
    PDO->configuredCanId = CAN_ID;
 80039d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d4:	232a      	movs	r3, #42	; 0x2a
 80039d6:	18f9      	adds	r1, r7, r3
 80039d8:	2392      	movs	r3, #146	; 0x92
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	8809      	ldrh	r1, [r1, #0]
 80039de:	52d1      	strh	r1, [r2, r3]
    PDO->OD_communicationParam_ext.object = TPDO;
 80039e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e2:	2394      	movs	r3, #148	; 0x94
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	68f9      	ldr	r1, [r7, #12]
 80039e8:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 80039ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ec:	2396      	movs	r3, #150	; 0x96
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	4917      	ldr	r1, [pc, #92]	; (8003a50 <CO_TPDO_init+0x390>)
 80039f2:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.write = OD_write_18xx;
 80039f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039f6:	2398      	movs	r3, #152	; 0x98
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	4916      	ldr	r1, [pc, #88]	; (8003a54 <CO_TPDO_init+0x394>)
 80039fc:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.object = TPDO;
 80039fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a00:	239c      	movs	r3, #156	; 0x9c
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	68f9      	ldr	r1, [r7, #12]
 8003a06:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8003a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a0a:	239e      	movs	r3, #158	; 0x9e
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	4912      	ldr	r1, [pc, #72]	; (8003a58 <CO_TPDO_init+0x398>)
 8003a10:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8003a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a14:	23a0      	movs	r3, #160	; 0xa0
 8003a16:	005b      	lsls	r3, r3, #1
 8003a18:	4910      	ldr	r1, [pc, #64]	; (8003a5c <CO_TPDO_init+0x39c>)
 8003a1a:	50d1      	str	r1, [r2, r3]
    OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1e:	3329      	adds	r3, #41	; 0x29
 8003a20:	33ff      	adds	r3, #255	; 0xff
 8003a22:	001a      	movs	r2, r3
 8003a24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a26:	0011      	movs	r1, r2
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f7fe fca8 	bl	800237e <OD_extension_init>
    OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	3339      	adds	r3, #57	; 0x39
 8003a32:	33ff      	adds	r3, #255	; 0xff
 8003a34:	001a      	movs	r2, r3
 8003a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a38:	0011      	movs	r1, r2
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f7fe fc9f 	bl	800237e <OD_extension_init>
#endif

    return CO_ERROR_NO;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	0018      	movs	r0, r3
 8003a44:	46bd      	mov	sp, r7
 8003a46:	b00d      	add	sp, #52	; 0x34
 8003a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a4a:	46c0      	nop			; (mov r8, r8)
 8003a4c:	0000ff80 	.word	0x0000ff80
 8003a50:	08002955 	.word	0x08002955
 8003a54:	08003399 	.word	0x08003399
 8003a58:	08001c6b 	.word	0x08001c6b
 8003a5c:	080027ed 	.word	0x080027ed

08003a60 <CO_TPDOsend>:
 *
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t CO_TPDOsend(CO_TPDO_t *TPDO) {
 8003a60:	b590      	push	{r4, r7, lr}
 8003a62:	b091      	sub	sp, #68	; 0x44
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t *dataTPDO = &TPDO->CANtxBuff->data[0];
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	23a4      	movs	r3, #164	; 0xa4
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	58d3      	ldr	r3, [r2, r3]
 8003a74:	3305      	adds	r3, #5
 8003a76:	63fb      	str	r3, [r7, #60]	; 0x3c
#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven =
            (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	23a6      	movs	r3, #166	; 0xa6
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	5cd3      	ldrb	r3, [r2, r3]
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <CO_TPDOsend+0x30>
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	23a6      	movs	r3, #166	; 0xa6
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	5cd3      	ldrb	r3, [r2, r3]
 8003a8c:	2bfd      	cmp	r3, #253	; 0xfd
 8003a8e:	d901      	bls.n	8003a94 <CO_TPDOsend+0x34>
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <CO_TPDOsend+0x36>
 8003a94:	2300      	movs	r3, #0
    bool_t eventDriven =
 8003a96:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003a98:	233b      	movs	r3, #59	; 0x3b
 8003a9a:	18fb      	adds	r3, r7, r3
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	701a      	strb	r2, [r3, #0]
 8003aa0:	e070      	b.n	8003b84 <CO_TPDOsend+0x124>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8003aa2:	233b      	movs	r3, #59	; 0x3b
 8003aa4:	18fb      	adds	r3, r7, r3
 8003aa6:	781a      	ldrb	r2, [r3, #0]
 8003aa8:	0013      	movs	r3, r2
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	1a9b      	subs	r3, r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	3310      	adds	r3, #16
 8003ab2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ab4:	18d3      	adds	r3, r2, r3
 8003ab6:	627b      	str	r3, [r7, #36]	; 0x24
        OD_stream_t *stream = &OD_IO->stream;
 8003ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aba:	623b      	str	r3, [r7, #32]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t) stream->dataOffset;
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	231f      	movs	r3, #31
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	701a      	strb	r2, [r3, #0]

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	637b      	str	r3, [r7, #52]	; 0x34
        if (ODdataLength > CO_PDO_MAX_SIZE)
 8003acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	d901      	bls.n	8003ad6 <CO_TPDOsend+0x76>
            ODdataLength = CO_PDO_MAX_SIZE;
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	637b      	str	r3, [r7, #52]	; 0x34

        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t *dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 8003ad6:	231f      	movs	r3, #31
 8003ad8:	18fb      	adds	r3, r7, r3
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d909      	bls.n	8003af6 <CO_TPDOsend+0x96>
            memset(buf, 0, sizeof(buf));
 8003ae2:	2410      	movs	r4, #16
 8003ae4:	193b      	adds	r3, r7, r4
 8003ae6:	2208      	movs	r2, #8
 8003ae8:	2100      	movs	r1, #0
 8003aea:	0018      	movs	r0, r3
 8003aec:	f00d ff8a 	bl	8011a04 <memset>
            dataTPDOCopy = buf;
 8003af0:	193b      	adds	r3, r7, r4
 8003af2:	633b      	str	r3, [r7, #48]	; 0x30
 8003af4:	e001      	b.n	8003afa <CO_TPDOsend+0x9a>
        }
        else {
            dataTPDOCopy = dataTPDO;
 8003af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003af8:	633b      	str	r3, [r7, #48]	; 0x30
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read()
         * and store mappedLength back to stream.dataOffset */
        stream->dataOffset= 0;
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	2200      	movs	r2, #0
 8003afe:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 8003b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b02:	695c      	ldr	r4, [r3, #20]
 8003b04:	230c      	movs	r3, #12
 8003b06:	18fb      	adds	r3, r7, r3
 8003b08:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b0c:	6a38      	ldr	r0, [r7, #32]
 8003b0e:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 8003b10:	211f      	movs	r1, #31
 8003b12:	187b      	adds	r3, r7, r1
 8003b14:	781a      	ldrb	r2, [r3, #0]
 8003b16:	6a3b      	ldr	r3, [r7, #32]
 8003b18:	60da      	str	r2, [r3, #12]
            }
        }
 #endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 8003b1a:	187b      	adds	r3, r7, r1
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d907      	bls.n	8003b34 <CO_TPDOsend+0xd4>
            memcpy(dataTPDO, buf, mappedLength);
 8003b24:	187b      	adds	r3, r7, r1
 8003b26:	781a      	ldrb	r2, [r3, #0]
 8003b28:	2310      	movs	r3, #16
 8003b2a:	18f9      	adds	r1, r7, r3
 8003b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2e:	0018      	movs	r0, r3
 8003b30:	f00d ff4c 	bl	80119cc <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
 #if OD_FLAGS_PDO_SIZE > 0
        uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8003b34:	213b      	movs	r1, #59	; 0x3b
 8003b36:	187b      	adds	r3, r7, r1
 8003b38:	781a      	ldrb	r2, [r3, #0]
 8003b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b3c:	323c      	adds	r2, #60	; 0x3c
 8003b3e:	0092      	lsls	r2, r2, #2
 8003b40:	58d3      	ldr	r3, [r2, r3]
 8003b42:	61bb      	str	r3, [r7, #24]
        if (flagPDObyte != NULL && eventDriven) {
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d010      	beq.n	8003b6c <CO_TPDOsend+0x10c>
 8003b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00d      	beq.n	8003b6c <CO_TPDOsend+0x10c>
           *flagPDObyte |= PDO->flagPDObitmask[i];
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	781a      	ldrb	r2, [r3, #0]
 8003b54:	187b      	adds	r3, r7, r1
 8003b56:	7819      	ldrb	r1, [r3, #0]
 8003b58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b5a:	2388      	movs	r3, #136	; 0x88
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	1841      	adds	r1, r0, r1
 8003b60:	18cb      	adds	r3, r1, r3
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	701a      	strb	r2, [r3, #0]
        }
 #endif

        dataTPDO += mappedLength;
 8003b6c:	231f      	movs	r3, #31
 8003b6e:	18fb      	adds	r3, r7, r3
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003b74:	18d3      	adds	r3, r2, r3
 8003b76:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003b78:	213b      	movs	r1, #59	; 0x3b
 8003b7a:	187b      	adds	r3, r7, r1
 8003b7c:	781a      	ldrb	r2, [r3, #0]
 8003b7e:	187b      	adds	r3, r7, r1
 8003b80:	3201      	adds	r2, #1
 8003b82:	701a      	strb	r2, [r3, #0]
 8003b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b86:	7b5b      	ldrb	r3, [r3, #13]
 8003b88:	223b      	movs	r2, #59	; 0x3b
 8003b8a:	18ba      	adds	r2, r7, r2
 8003b8c:	7812      	ldrb	r2, [r2, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d387      	bcc.n	8003aa2 <CO_TPDOsend+0x42>
        }
 #endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    TPDO->sendRequest = false;
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	23a8      	movs	r3, #168	; 0xa8
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	2100      	movs	r1, #0
 8003b9a:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    TPDO->eventTimer = TPDO->eventTime_us;
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	23b0      	movs	r3, #176	; 0xb0
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	58d1      	ldr	r1, [r2, r3]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	23b4      	movs	r3, #180	; 0xb4
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	50d1      	str	r1, [r2, r3]
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	23ae      	movs	r3, #174	; 0xae
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	58d1      	ldr	r1, [r2, r3]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	23b2      	movs	r3, #178	; 0xb2
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	50d1      	str	r1, [r2, r3]
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bbe:	6858      	ldr	r0, [r3, #4]
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	23a4      	movs	r3, #164	; 0xa4
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	58d3      	ldr	r3, [r2, r3]
 8003bc8:	0019      	movs	r1, r3
 8003bca:	f004 fbb1 	bl	8008330 <CO_CANsend>
 8003bce:	0003      	movs	r3, r0
}
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b011      	add	sp, #68	; 0x44
 8003bd6:	bd90      	pop	{r4, r7, pc}

08003bd8 <CO_TPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b088      	sub	sp, #32
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	61bb      	str	r3, [r7, #24]
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE)
    (void) timerNext_us;
#endif
    (void) syncWas;

    if (PDO->valid && NMTisOperational) {
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d100      	bne.n	8003bf4 <CO_TPDO_process+0x1c>
 8003bf2:	e113      	b.n	8003e1c <CO_TPDO_process+0x244>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d100      	bne.n	8003bfc <CO_TPDO_process+0x24>
 8003bfa:	e10f      	b.n	8003e1c <CO_TPDO_process+0x244>

        /* check for event timer or application event */
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE) || (OD_FLAGS_PDO_SIZE > 0)
        if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	23a6      	movs	r3, #166	; 0xa6
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	5cd3      	ldrb	r3, [r2, r3]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <CO_TPDO_process+0x3c>
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	23a6      	movs	r3, #166	; 0xa6
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	5cd3      	ldrb	r3, [r2, r3]
 8003c10:	2bfd      	cmp	r3, #253	; 0xfd
 8003c12:	d95a      	bls.n	8003cca <CO_TPDO_process+0xf2>
        ) {
            /* event timer */
 #if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            if (TPDO->eventTime_us != 0) {
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	23b0      	movs	r3, #176	; 0xb0
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	58d3      	ldr	r3, [r2, r3]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d01d      	beq.n	8003c5c <CO_TPDO_process+0x84>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	23b4      	movs	r3, #180	; 0xb4
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	58d3      	ldr	r3, [r2, r3]
                                ? (TPDO->eventTimer - timeDifference_us) : 0;
 8003c28:	68ba      	ldr	r2, [r7, #8]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d206      	bcs.n	8003c3c <CO_TPDO_process+0x64>
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	23b4      	movs	r3, #180	; 0xb4
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	58d2      	ldr	r2, [r2, r3]
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	e000      	b.n	8003c3e <CO_TPDO_process+0x66>
 8003c3c:	2300      	movs	r3, #0
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 8003c3e:	68f9      	ldr	r1, [r7, #12]
 8003c40:	22b4      	movs	r2, #180	; 0xb4
 8003c42:	0052      	lsls	r2, r2, #1
 8003c44:	508b      	str	r3, [r1, r2]
                if (TPDO->eventTimer == 0) {
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	23b4      	movs	r3, #180	; 0xb4
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	58d3      	ldr	r3, [r2, r3]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <CO_TPDO_process+0x84>
                    TPDO->sendRequest = true;
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	23a8      	movs	r3, #168	; 0xa8
 8003c56:	005b      	lsls	r3, r3, #1
 8003c58:	2101      	movs	r1, #1
 8003c5a:	50d1      	str	r1, [r2, r3]
   #endif
            }
 #endif
            /* check for any OD_requestTPDO() */
 #if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	23a8      	movs	r3, #168	; 0xa8
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	58d3      	ldr	r3, [r2, r3]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d130      	bne.n	8003cca <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003c68:	231f      	movs	r3, #31
 8003c6a:	18fb      	adds	r3, r7, r3
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	701a      	strb	r2, [r3, #0]
 8003c70:	e024      	b.n	8003cbc <CO_TPDO_process+0xe4>
                    uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8003c72:	211f      	movs	r1, #31
 8003c74:	187b      	adds	r3, r7, r1
 8003c76:	781a      	ldrb	r2, [r3, #0]
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	323c      	adds	r2, #60	; 0x3c
 8003c7c:	0092      	lsls	r2, r2, #2
 8003c7e:	58d3      	ldr	r3, [r2, r3]
 8003c80:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d013      	beq.n	8003cb0 <CO_TPDO_process+0xd8>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0) {
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	187a      	adds	r2, r7, r1
 8003c8e:	7811      	ldrb	r1, [r2, #0]
 8003c90:	69b8      	ldr	r0, [r7, #24]
 8003c92:	2288      	movs	r2, #136	; 0x88
 8003c94:	0052      	lsls	r2, r2, #1
 8003c96:	1841      	adds	r1, r0, r1
 8003c98:	188a      	adds	r2, r1, r2
 8003c9a:	7812      	ldrb	r2, [r2, #0]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d105      	bne.n	8003cb0 <CO_TPDO_process+0xd8>
                            TPDO->sendRequest = true;
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	23a8      	movs	r3, #168	; 0xa8
 8003ca8:	005b      	lsls	r3, r3, #1
 8003caa:	2101      	movs	r1, #1
 8003cac:	50d1      	str	r1, [r2, r3]
                            break;
 8003cae:	e00c      	b.n	8003cca <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003cb0:	211f      	movs	r1, #31
 8003cb2:	187b      	adds	r3, r7, r1
 8003cb4:	781a      	ldrb	r2, [r3, #0]
 8003cb6:	187b      	adds	r3, r7, r1
 8003cb8:	3201      	adds	r2, #1
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	7b5b      	ldrb	r3, [r3, #13]
 8003cc0:	221f      	movs	r2, #31
 8003cc2:	18ba      	adds	r2, r7, r2
 8003cc4:	7812      	ldrb	r2, [r2, #0]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d3d3      	bcc.n	8003c72 <CO_TPDO_process+0x9a>
        }
#endif /*((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0)*/


        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	23a6      	movs	r3, #166	; 0xa6
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	5cd3      	ldrb	r3, [r2, r3]
 8003cd2:	2bfd      	cmp	r3, #253	; 0xfd
 8003cd4:	d925      	bls.n	8003d22 <CO_TPDO_process+0x14a>
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	23b2      	movs	r3, #178	; 0xb2
 8003cda:	005b      	lsls	r3, r3, #1
 8003cdc:	58d3      	ldr	r3, [r2, r3]
                               ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d206      	bcs.n	8003cf2 <CO_TPDO_process+0x11a>
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	23b2      	movs	r3, #178	; 0xb2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	58d2      	ldr	r2, [r2, r3]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	e000      	b.n	8003cf4 <CO_TPDO_process+0x11c>
 8003cf2:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 8003cf4:	68f9      	ldr	r1, [r7, #12]
 8003cf6:	22b2      	movs	r2, #178	; 0xb2
 8003cf8:	0052      	lsls	r2, r2, #1
 8003cfa:	508b      	str	r3, [r1, r2]

            /* send TPDO */
            if (TPDO->sendRequest && TPDO->inhibitTimer == 0) {
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	23a8      	movs	r3, #168	; 0xa8
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	58d3      	ldr	r3, [r2, r3]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d100      	bne.n	8003d0a <CO_TPDO_process+0x132>
 8003d08:	e0a0      	b.n	8003e4c <CO_TPDO_process+0x274>
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	23b2      	movs	r3, #178	; 0xb2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	58d3      	ldr	r3, [r2, r3]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d000      	beq.n	8003d18 <CO_TPDO_process+0x140>
 8003d16:	e099      	b.n	8003e4c <CO_TPDO_process+0x274>
                CO_TPDOsend(TPDO);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f7ff fea0 	bl	8003a60 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003d20:	e094      	b.n	8003e4c <CO_TPDO_process+0x274>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        else if (TPDO->SYNC != NULL && syncWas) {
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	23aa      	movs	r3, #170	; 0xaa
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	58d3      	ldr	r3, [r2, r3]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d100      	bne.n	8003d30 <CO_TPDO_process+0x158>
 8003d2e:	e08d      	b.n	8003e4c <CO_TPDO_process+0x274>
 8003d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d100      	bne.n	8003d38 <CO_TPDO_process+0x160>
 8003d36:	e089      	b.n	8003e4c <CO_TPDO_process+0x274>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003d38:	68fa      	ldr	r2, [r7, #12]
 8003d3a:	23a6      	movs	r3, #166	; 0xa6
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	5cd3      	ldrb	r3, [r2, r3]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10b      	bne.n	8003d5c <CO_TPDO_process+0x184>
                if (TPDO->sendRequest) CO_TPDOsend(TPDO);
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	23a8      	movs	r3, #168	; 0xa8
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	58d3      	ldr	r3, [r2, r3]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d100      	bne.n	8003d52 <CO_TPDO_process+0x17a>
 8003d50:	e07c      	b.n	8003e4c <CO_TPDO_process+0x274>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	0018      	movs	r0, r3
 8003d56:	f7ff fe83 	bl	8003a60 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003d5a:	e077      	b.n	8003e4c <CO_TPDO_process+0x274>
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255) {
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	235a      	movs	r3, #90	; 0x5a
 8003d60:	33ff      	adds	r3, #255	; 0xff
 8003d62:	5cd3      	ldrb	r3, [r2, r3]
 8003d64:	2bff      	cmp	r3, #255	; 0xff
 8003d66:	d11e      	bne.n	8003da6 <CO_TPDO_process+0x1ce>
                    if (TPDO->SYNC->counterOverflowValue != 0
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	23aa      	movs	r3, #170	; 0xaa
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	58d3      	ldr	r3, [r2, r3]
 8003d70:	7c5b      	ldrb	r3, [r3, #17]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <CO_TPDO_process+0x1b6>
                        && TPDO->syncStartValue != 0
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	23ac      	movs	r3, #172	; 0xac
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	5cd3      	ldrb	r3, [r2, r3]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d005      	beq.n	8003d8e <CO_TPDO_process+0x1b6>
                    ) {
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	235a      	movs	r3, #90	; 0x5a
 8003d86:	33ff      	adds	r3, #255	; 0xff
 8003d88:	21fe      	movs	r1, #254	; 0xfe
 8003d8a:	54d1      	strb	r1, [r2, r3]
 8003d8c:	e00b      	b.n	8003da6 <CO_TPDO_process+0x1ce>
                    }
                    else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = TPDO->transmissionType / 2 + 1;
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	23a6      	movs	r3, #166	; 0xa6
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	5cd3      	ldrb	r3, [r2, r3]
 8003d96:	085b      	lsrs	r3, r3, #1
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	b2d9      	uxtb	r1, r3
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	235a      	movs	r3, #90	; 0x5a
 8003da2:	33ff      	adds	r3, #255	; 0xff
 8003da4:	54d1      	strb	r1, [r2, r3]
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC
                 * with matched syncStartValue. */
                if (TPDO->syncCounter == 254) {
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	235a      	movs	r3, #90	; 0x5a
 8003daa:	33ff      	adds	r3, #255	; 0xff
 8003dac:	5cd3      	ldrb	r3, [r2, r3]
 8003dae:	2bfe      	cmp	r3, #254	; 0xfe
 8003db0:	d117      	bne.n	8003de2 <CO_TPDO_process+0x20a>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	23aa      	movs	r3, #170	; 0xaa
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	58d3      	ldr	r3, [r2, r3]
 8003dba:	7c9a      	ldrb	r2, [r3, #18]
 8003dbc:	68f9      	ldr	r1, [r7, #12]
 8003dbe:	23ac      	movs	r3, #172	; 0xac
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	5ccb      	ldrb	r3, [r1, r3]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d141      	bne.n	8003e4c <CO_TPDO_process+0x274>
                        TPDO->syncCounter = TPDO->transmissionType;
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	23a6      	movs	r3, #166	; 0xa6
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	5cd1      	ldrb	r1, [r2, r3]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	235a      	movs	r3, #90	; 0x5a
 8003dd4:	33ff      	adds	r3, #255	; 0xff
 8003dd6:	54d1      	strb	r1, [r2, r3]
                        CO_TPDOsend(TPDO);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	0018      	movs	r0, r3
 8003ddc:	f7ff fe40 	bl	8003a60 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003de0:	e034      	b.n	8003e4c <CO_TPDO_process+0x274>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0) {
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	235a      	movs	r3, #90	; 0x5a
 8003de6:	33ff      	adds	r3, #255	; 0xff
 8003de8:	5cd3      	ldrb	r3, [r2, r3]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b2d9      	uxtb	r1, r3
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	235a      	movs	r3, #90	; 0x5a
 8003df2:	33ff      	adds	r3, #255	; 0xff
 8003df4:	54d1      	strb	r1, [r2, r3]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	235a      	movs	r3, #90	; 0x5a
 8003dfa:	33ff      	adds	r3, #255	; 0xff
 8003dfc:	5cd3      	ldrb	r3, [r2, r3]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d124      	bne.n	8003e4c <CO_TPDO_process+0x274>
                    TPDO->syncCounter = TPDO->transmissionType;
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	23a6      	movs	r3, #166	; 0xa6
 8003e06:	005b      	lsls	r3, r3, #1
 8003e08:	5cd1      	ldrb	r1, [r2, r3]
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	235a      	movs	r3, #90	; 0x5a
 8003e0e:	33ff      	adds	r3, #255	; 0xff
 8003e10:	54d1      	strb	r1, [r2, r3]
                    CO_TPDOsend(TPDO);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7ff fe23 	bl	8003a60 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003e1a:	e017      	b.n	8003e4c <CO_TPDO_process+0x274>
#endif

    }
    else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	23a8      	movs	r3, #168	; 0xa8
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	2101      	movs	r1, #1
 8003e24:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	23b4      	movs	r3, #180	; 0xb4
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	50d1      	str	r1, [r2, r3]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	23b4      	movs	r3, #180	; 0xb4
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	58d1      	ldr	r1, [r2, r3]
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	23b2      	movs	r3, #178	; 0xb2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	50d1      	str	r1, [r2, r3]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        TPDO->syncCounter = 255;
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	235a      	movs	r3, #90	; 0x5a
 8003e44:	33ff      	adds	r3, #255	; 0xff
 8003e46:	21ff      	movs	r1, #255	; 0xff
 8003e48:	54d1      	strb	r1, [r2, r3]
#endif
    }
}
 8003e4a:	e000      	b.n	8003e4e <CO_TPDO_process+0x276>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003e4c:	46c0      	nop			; (mov r8, r8)
}
 8003e4e:	46c0      	nop			; (mov r8, r8)
 8003e50:	46bd      	mov	sp, r7
 8003e52:	b008      	add	sp, #32
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b084      	sub	sp, #16
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8003e62:	210f      	movs	r1, #15
 8003e64:	187b      	adds	r3, r7, r1
 8003e66:	701a      	strb	r2, [r3, #0]
 8003e68:	187b      	adds	r3, r7, r1
 8003e6a:	781b      	ldrb	r3, [r3, #0]
}
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b004      	add	sp, #16
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	230c      	movs	r3, #12
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	2204      	movs	r2, #4
 8003e84:	0018      	movs	r0, r3
 8003e86:	f00d fdaa 	bl	80119de <memmove>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
}
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	b004      	add	sp, #16
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <OD_getIndex+0x14>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	e000      	b.n	8003eaa <OD_getIndex+0x16>
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	0018      	movs	r0, r3
 8003eac:	46bd      	mov	sp, r7
 8003eae:	b002      	add	sp, #8
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <OD_mappable>:
static inline bool_t OD_mappable(OD_stream_t *stream) {
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
         ? (stream->attribute & (ODA_TRPDO | ODA_TRSRDO)) != 0 : false;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d007      	beq.n	8003ed0 <OD_mappable+0x1e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	7c1b      	ldrb	r3, [r3, #16]
 8003ec4:	001a      	movs	r2, r3
 8003ec6:	233c      	movs	r3, #60	; 0x3c
 8003ec8:	4013      	ands	r3, r2
 8003eca:	d001      	beq.n	8003ed0 <OD_mappable+0x1e>
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e000      	b.n	8003ed2 <OD_mappable+0x20>
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	b002      	add	sp, #8
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <OD_extension_init>:
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b082      	sub	sp, #8
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
 8003ee2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <OD_extension_init+0x14>
 8003eea:	2305      	movs	r3, #5
 8003eec:	e003      	b.n	8003ef6 <OD_extension_init+0x1c>
    entry->extension = extension;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	0018      	movs	r0, r3
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	b002      	add	sp, #8
 8003efc:	bd80      	pop	{r7, pc}

08003efe <OD_get_u8>:
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b086      	sub	sp, #24
 8003f02:	af02      	add	r7, sp, #8
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	603b      	str	r3, [r7, #0]
 8003f0a:	200b      	movs	r0, #11
 8003f0c:	183b      	adds	r3, r7, r0
 8003f0e:	1c0a      	adds	r2, r1, #0
 8003f10:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	183b      	adds	r3, r7, r0
 8003f16:	7819      	ldrb	r1, [r3, #0]
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f7fe f91a 	bl	8002158 <OD_get_value>
 8003f24:	0003      	movs	r3, r0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b004      	add	sp, #16
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <OD_get_u32>:
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b086      	sub	sp, #24
 8003f32:	af02      	add	r7, sp, #8
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	607a      	str	r2, [r7, #4]
 8003f38:	603b      	str	r3, [r7, #0]
 8003f3a:	200b      	movs	r0, #11
 8003f3c:	183b      	adds	r3, r7, r0
 8003f3e:	1c0a      	adds	r2, r1, #0
 8003f40:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	183b      	adds	r3, r7, r0
 8003f46:	7819      	ldrb	r1, [r3, #0]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	2304      	movs	r3, #4
 8003f50:	f7fe f902 	bl	8002158 <OD_get_value>
 8003f54:	0003      	movs	r3, r0
}
 8003f56:	0018      	movs	r0, r3
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	b004      	add	sp, #16
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <OD_set_u32>:
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t OD_set_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t val, bool_t odOrig)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b086      	sub	sp, #24
 8003f62:	af02      	add	r7, sp, #8
 8003f64:	60f8      	str	r0, [r7, #12]
 8003f66:	607a      	str	r2, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
 8003f6a:	200b      	movs	r0, #11
 8003f6c:	183b      	adds	r3, r7, r0
 8003f6e:	1c0a      	adds	r2, r1, #0
 8003f70:	701a      	strb	r2, [r3, #0]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 8003f72:	1d3a      	adds	r2, r7, #4
 8003f74:	183b      	adds	r3, r7, r0
 8003f76:	7819      	ldrb	r1, [r3, #0]
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	2304      	movs	r3, #4
 8003f80:	f7fe f929 	bl	80021d6 <OD_set_value>
 8003f84:	0003      	movs	r3, r0
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b004      	add	sp, #16
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, void *msg) {
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b086      	sub	sp, #24
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
 8003f96:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t *SDO = (CO_SDOserver_t *)object;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8003f9c:	2113      	movs	r1, #19
 8003f9e:	187b      	adds	r3, r7, r1
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	7912      	ldrb	r2, [r2, #4]
 8003fa4:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	3305      	adds	r3, #5
 8003faa:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8) {
 8003fac:	187b      	adds	r3, r7, r1
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d118      	bne.n	8003fe6 <CO_SDO_receive+0x58>
        if (data[0] == 0x80) {
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b80      	cmp	r3, #128	; 0x80
 8003fba:	d103      	bne.n	8003fc4 <CO_SDO_receive+0x36>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 8003fc2:	e010      	b.n	8003fe6 <CO_SDO_receive+0x58>
        else if (CO_FLAG_READ(SDO->CANrxNew)) {
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10c      	bne.n	8003fe6 <CO_SDO_receive+0x58>
            memcpy(SDO->CANrxData, data, DLC);
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	333c      	adds	r3, #60	; 0x3c
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	2313      	movs	r3, #19
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	781a      	ldrb	r2, [r3, #0]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	0019      	movs	r1, r3
 8003fdc:	f00d fcf6 	bl	80119cc <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003fe6:	46c0      	nop			; (mov r8, r8)
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	b006      	add	sp, #24
 8003fec:	bd80      	pop	{r7, pc}
	...

08003ff0 <CO_SDOserver_init_canRxTx>:
                                                  CO_CANmodule_t *CANdevRx,
                                                  uint16_t CANdevRxIdx,
                                                  uint16_t CANdevTxIdx,
                                                  uint32_t COB_IDClientToServer,
                                                  uint32_t COB_IDServerToClient)
{
 8003ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ff2:	b08b      	sub	sp, #44	; 0x2c
 8003ff4:	af04      	add	r7, sp, #16
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	0019      	movs	r1, r3
 8003ffc:	1dbb      	adds	r3, r7, #6
 8003ffe:	801a      	strh	r2, [r3, #0]
 8004000:	1d3b      	adds	r3, r7, #4
 8004002:	1c0a      	adds	r2, r1, #0
 8004004:	801a      	strh	r2, [r3, #0]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    /* proceed only, if parameters change */
    if (COB_IDClientToServer == SDO->COB_IDClientToServer
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800400c:	429a      	cmp	r2, r3
 800400e:	d106      	bne.n	800401e <CO_SDOserver_init_canRxTx+0x2e>
        && COB_IDServerToClient == SDO->COB_IDServerToClient
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004014:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004016:	429a      	cmp	r2, r3
 8004018:	d101      	bne.n	800401e <CO_SDOserver_init_canRxTx+0x2e>
    ) {
        return CO_ERROR_NO;
 800401a:	2300      	movs	r3, #0
 800401c:	e064      	b.n	80040e8 <CO_SDOserver_init_canRxTx+0xf8>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004022:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004028:	651a      	str	r2, [r3, #80]	; 0x50
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000L) == 0) ?
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	2b00      	cmp	r3, #0
 800402e:	db02      	blt.n	8004036 <CO_SDOserver_init_canRxTx+0x46>
 8004030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004032:	b29a      	uxth	r2, r3
 8004034:	e000      	b.n	8004038 <CO_SDOserver_init_canRxTx+0x48>
 8004036:	2200      	movs	r2, #0
 8004038:	2316      	movs	r3, #22
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDClientToServer : 0;
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000L) == 0) ?
 800403e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004040:	2b00      	cmp	r3, #0
 8004042:	db02      	blt.n	800404a <CO_SDOserver_init_canRxTx+0x5a>
 8004044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004046:	b29a      	uxth	r2, r3
 8004048:	e000      	b.n	800404c <CO_SDOserver_init_canRxTx+0x5c>
 800404a:	2200      	movs	r2, #0
 800404c:	2114      	movs	r1, #20
 800404e:	187b      	adds	r3, r7, r1
 8004050:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDServerToClient : 0;
    if (idC2S != 0 && idS2C != 0) {
 8004052:	2316      	movs	r3, #22
 8004054:	18fb      	adds	r3, r7, r3
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <CO_SDOserver_init_canRxTx+0x7c>
 800405c:	187b      	adds	r3, r7, r1
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <CO_SDOserver_init_canRxTx+0x7c>
        SDO->valid = true;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2201      	movs	r2, #1
 8004068:	611a      	str	r2, [r3, #16]
 800406a:	e00a      	b.n	8004082 <CO_SDOserver_init_canRxTx+0x92>
    }
    else {
        idC2S = 0;
 800406c:	2316      	movs	r3, #22
 800406e:	18fb      	adds	r3, r7, r3
 8004070:	2200      	movs	r2, #0
 8004072:	801a      	strh	r2, [r3, #0]
        idS2C = 0;
 8004074:	2314      	movs	r3, #20
 8004076:	18fb      	adds	r3, r7, r3
 8004078:	2200      	movs	r2, #0
 800407a:	801a      	strh	r2, [r3, #0]
        SDO->valid = false;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 8004082:	2613      	movs	r6, #19
 8004084:	19bc      	adds	r4, r7, r6
 8004086:	4d1a      	ldr	r5, [pc, #104]	; (80040f0 <CO_SDOserver_init_canRxTx+0x100>)
 8004088:	2316      	movs	r3, #22
 800408a:	18fb      	adds	r3, r7, r3
 800408c:	881a      	ldrh	r2, [r3, #0]
 800408e:	1dbb      	adds	r3, r7, #6
 8004090:	8819      	ldrh	r1, [r3, #0]
 8004092:	68b8      	ldr	r0, [r7, #8]
 8004094:	4b17      	ldr	r3, [pc, #92]	; (80040f4 <CO_SDOserver_init_canRxTx+0x104>)
 8004096:	9302      	str	r3, [sp, #8]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	9301      	str	r3, [sp, #4]
 800409c:	2300      	movs	r3, #0
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	002b      	movs	r3, r5
 80040a2:	f004 f815 	bl	80080d0 <CO_CANrxBufferInit>
 80040a6:	0003      	movs	r3, r0
 80040a8:	7023      	strb	r3, [r4, #0]
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process rx msg */

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	2314      	movs	r3, #20
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	881a      	ldrh	r2, [r3, #0]
 80040b4:	1d3b      	adds	r3, r7, #4
 80040b6:	8819      	ldrh	r1, [r3, #0]
 80040b8:	2300      	movs	r3, #0
 80040ba:	9301      	str	r3, [sp, #4]
 80040bc:	2308      	movs	r3, #8
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	2300      	movs	r3, #0
 80040c2:	f004 f86d 	bl	80081a0 <CO_CANtxBufferInit>
 80040c6:	0002      	movs	r2, r0
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	605a      	str	r2, [r3, #4]
            idS2C,                  /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    if (SDO->CANtxBuff == NULL) {
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d105      	bne.n	80040e0 <CO_SDOserver_init_canRxTx+0xf0>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 80040d4:	19bb      	adds	r3, r7, r6
 80040d6:	22ff      	movs	r2, #255	; 0xff
 80040d8:	701a      	strb	r2, [r3, #0]
        SDO->valid = false;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	611a      	str	r2, [r3, #16]
    }

    return ret;
 80040e0:	2313      	movs	r3, #19
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	b25b      	sxtb	r3, r3
}
 80040e8:	0018      	movs	r0, r3
 80040ea:	46bd      	mov	sp, r7
 80040ec:	b007      	add	sp, #28
 80040ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040f0:	000007ff 	.word	0x000007ff
 80040f4:	08003f8f 	.word	0x08003f8f

080040f8 <OD_write_1201_additional>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1201_additional(OD_stream_t *stream, const void *buf,
                                      OD_size_t count, OD_size_t *countWritten)
{
 80040f8:	b5b0      	push	{r4, r5, r7, lr}
 80040fa:	b08e      	sub	sp, #56	; 0x38
 80040fc:	af02      	add	r7, sp, #8
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
 8004104:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <OD_write_1201_additional+0x20>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <OD_write_1201_additional+0x20>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 8004118:	2309      	movs	r3, #9
 800411a:	e13a      	b.n	8004392 <OD_write_1201_additional+0x29a>
    }

    CO_SDOserver_t *SDO = (CO_SDOserver_t *)stream->object;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (stream->subIndex) {
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	7c5b      	ldrb	r3, [r3, #17]
 8004126:	2b03      	cmp	r3, #3
 8004128:	d100      	bne.n	800412c <OD_write_1201_additional+0x34>
 800412a:	e110      	b.n	800434e <OD_write_1201_additional+0x256>
 800412c:	dd00      	ble.n	8004130 <OD_write_1201_additional+0x38>
 800412e:	e126      	b.n	800437e <OD_write_1201_additional+0x286>
 8004130:	2b02      	cmp	r3, #2
 8004132:	d100      	bne.n	8004136 <OD_write_1201_additional+0x3e>
 8004134:	e089      	b.n	800424a <OD_write_1201_additional+0x152>
 8004136:	dd00      	ble.n	800413a <OD_write_1201_additional+0x42>
 8004138:	e121      	b.n	800437e <OD_write_1201_additional+0x286>
 800413a:	2b00      	cmp	r3, #0
 800413c:	d002      	beq.n	8004144 <OD_write_1201_additional+0x4c>
 800413e:	2b01      	cmp	r3, #1
 8004140:	d002      	beq.n	8004148 <OD_write_1201_additional+0x50>
 8004142:	e11c      	b.n	800437e <OD_write_1201_additional+0x286>
        case 0: /* Highest sub-index supported */
            return ODR_READONLY;
 8004144:	2304      	movs	r3, #4
 8004146:	e124      	b.n	8004392 <OD_write_1201_additional+0x29a>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	0018      	movs	r0, r3
 800414c:	f7ff fe92 	bl	8003e74 <CO_getUint32>
 8004150:	0003      	movs	r3, r0
 8004152:	61bb      	str	r3, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	b29a      	uxth	r2, r3
 8004158:	2116      	movs	r1, #22
 800415a:	187b      	adds	r3, r7, r1
 800415c:	0552      	lsls	r2, r2, #21
 800415e:	0d52      	lsrs	r2, r2, #21
 8004160:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FF);
 8004162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004166:	b29a      	uxth	r2, r3
 8004168:	2014      	movs	r0, #20
 800416a:	183b      	adds	r3, r7, r0
 800416c:	0552      	lsls	r2, r2, #21
 800416e:	0d52      	lsrs	r2, r2, #21
 8004170:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	43db      	mvns	r3, r3
 8004176:	0fdb      	lsrs	r3, r3, #31
 8004178:	b2db      	uxtb	r3, r3
 800417a:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	4a87      	ldr	r2, [pc, #540]	; (800439c <OD_write_1201_additional+0x2a4>)
 8004180:	4013      	ands	r3, r2
 8004182:	d14e      	bne.n	8004222 <OD_write_1201_additional+0x12a>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d009      	beq.n	800419e <OD_write_1201_additional+0xa6>
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <OD_write_1201_additional+0xa6>
 8004192:	187a      	adds	r2, r7, r1
 8004194:	183b      	adds	r3, r7, r0
 8004196:	8812      	ldrh	r2, [r2, #0]
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d141      	bne.n	8004222 <OD_write_1201_additional+0x12a>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d040      	beq.n	8004226 <OD_write_1201_additional+0x12e>
 80041a4:	2116      	movs	r1, #22
 80041a6:	187b      	adds	r3, r7, r1
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	2b7f      	cmp	r3, #127	; 0x7f
 80041ac:	d939      	bls.n	8004222 <OD_write_1201_additional+0x12a>
 80041ae:	187b      	adds	r3, r7, r1
 80041b0:	881a      	ldrh	r2, [r3, #0]
 80041b2:	2380      	movs	r3, #128	; 0x80
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d905      	bls.n	80041c6 <OD_write_1201_additional+0xce>
 80041ba:	187b      	adds	r3, r7, r1
 80041bc:	881a      	ldrh	r2, [r3, #0]
 80041be:	23c0      	movs	r3, #192	; 0xc0
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d92d      	bls.n	8004222 <OD_write_1201_additional+0x12a>
 80041c6:	2116      	movs	r1, #22
 80041c8:	187b      	adds	r3, r7, r1
 80041ca:	881a      	ldrh	r2, [r3, #0]
 80041cc:	23b0      	movs	r3, #176	; 0xb0
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d905      	bls.n	80041e0 <OD_write_1201_additional+0xe8>
 80041d4:	187b      	adds	r3, r7, r1
 80041d6:	881a      	ldrh	r2, [r3, #0]
 80041d8:	23c0      	movs	r3, #192	; 0xc0
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	429a      	cmp	r2, r3
 80041de:	d320      	bcc.n	8004222 <OD_write_1201_additional+0x12a>
 80041e0:	2116      	movs	r1, #22
 80041e2:	187b      	adds	r3, r7, r1
 80041e4:	881a      	ldrh	r2, [r3, #0]
 80041e6:	23c0      	movs	r3, #192	; 0xc0
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d905      	bls.n	80041fa <OD_write_1201_additional+0x102>
 80041ee:	187b      	adds	r3, r7, r1
 80041f0:	881a      	ldrh	r2, [r3, #0]
 80041f2:	23d0      	movs	r3, #208	; 0xd0
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d313      	bcc.n	8004222 <OD_write_1201_additional+0x12a>
 80041fa:	2116      	movs	r1, #22
 80041fc:	187b      	adds	r3, r7, r1
 80041fe:	881a      	ldrh	r2, [r3, #0]
 8004200:	23dc      	movs	r3, #220	; 0xdc
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	429a      	cmp	r2, r3
 8004206:	d305      	bcc.n	8004214 <OD_write_1201_additional+0x11c>
 8004208:	187b      	adds	r3, r7, r1
 800420a:	881a      	ldrh	r2, [r3, #0]
 800420c:	23e0      	movs	r3, #224	; 0xe0
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	429a      	cmp	r2, r3
 8004212:	d306      	bcc.n	8004222 <OD_write_1201_additional+0x12a>
 8004214:	2316      	movs	r3, #22
 8004216:	18fb      	adds	r3, r7, r3
 8004218:	881a      	ldrh	r2, [r3, #0]
 800421a:	23e0      	movs	r3, #224	; 0xe0
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	429a      	cmp	r2, r3
 8004220:	d901      	bls.n	8004226 <OD_write_1201_additional+0x12e>
            ) {
                return ODR_INVALID_VALUE;
 8004222:	230f      	movs	r3, #15
 8004224:	e0b5      	b.n	8004392 <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 8004226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004228:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800422a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800422c:	2248      	movs	r2, #72	; 0x48
 800422e:	5a9a      	ldrh	r2, [r3, r2]
 8004230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004232:	204a      	movs	r0, #74	; 0x4a
 8004234:	5a1c      	ldrh	r4, [r3, r0]
 8004236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800423a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	69bb      	ldr	r3, [r7, #24]
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	0023      	movs	r3, r4
 8004244:	f7ff fed4 	bl	8003ff0 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      COB_ID,
                                      SDO->COB_IDServerToClient);
            break;
 8004248:	e09c      	b.n	8004384 <OD_write_1201_additional+0x28c>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	0018      	movs	r0, r3
 800424e:	f7ff fe11 	bl	8003e74 <CO_getUint32>
 8004252:	0003      	movs	r3, r0
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8004256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004258:	b29a      	uxth	r2, r3
 800425a:	2122      	movs	r1, #34	; 0x22
 800425c:	187b      	adds	r3, r7, r1
 800425e:	0552      	lsls	r2, r2, #21
 8004260:	0d52      	lsrs	r2, r2, #21
 8004262:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FF);
 8004264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004266:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004268:	b29a      	uxth	r2, r3
 800426a:	2020      	movs	r0, #32
 800426c:	183b      	adds	r3, r7, r0
 800426e:	0552      	lsls	r2, r2, #21
 8004270:	0d52      	lsrs	r2, r2, #21
 8004272:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 8004274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004276:	43db      	mvns	r3, r3
 8004278:	0fdb      	lsrs	r3, r3, #31
 800427a:	b2db      	uxtb	r3, r3
 800427c:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	4a46      	ldr	r2, [pc, #280]	; (800439c <OD_write_1201_additional+0x2a4>)
 8004282:	4013      	ands	r3, r2
 8004284:	d14e      	bne.n	8004324 <OD_write_1201_additional+0x22c>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d009      	beq.n	80042a0 <OD_write_1201_additional+0x1a8>
 800428c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428e:	691b      	ldr	r3, [r3, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d005      	beq.n	80042a0 <OD_write_1201_additional+0x1a8>
 8004294:	187a      	adds	r2, r7, r1
 8004296:	183b      	adds	r3, r7, r0
 8004298:	8812      	ldrh	r2, [r2, #0]
 800429a:	881b      	ldrh	r3, [r3, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d141      	bne.n	8004324 <OD_write_1201_additional+0x22c>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d040      	beq.n	8004328 <OD_write_1201_additional+0x230>
 80042a6:	2122      	movs	r1, #34	; 0x22
 80042a8:	187b      	adds	r3, r7, r1
 80042aa:	881b      	ldrh	r3, [r3, #0]
 80042ac:	2b7f      	cmp	r3, #127	; 0x7f
 80042ae:	d939      	bls.n	8004324 <OD_write_1201_additional+0x22c>
 80042b0:	187b      	adds	r3, r7, r1
 80042b2:	881a      	ldrh	r2, [r3, #0]
 80042b4:	2380      	movs	r3, #128	; 0x80
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d905      	bls.n	80042c8 <OD_write_1201_additional+0x1d0>
 80042bc:	187b      	adds	r3, r7, r1
 80042be:	881a      	ldrh	r2, [r3, #0]
 80042c0:	23c0      	movs	r3, #192	; 0xc0
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d92d      	bls.n	8004324 <OD_write_1201_additional+0x22c>
 80042c8:	2122      	movs	r1, #34	; 0x22
 80042ca:	187b      	adds	r3, r7, r1
 80042cc:	881a      	ldrh	r2, [r3, #0]
 80042ce:	23b0      	movs	r3, #176	; 0xb0
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d905      	bls.n	80042e2 <OD_write_1201_additional+0x1ea>
 80042d6:	187b      	adds	r3, r7, r1
 80042d8:	881a      	ldrh	r2, [r3, #0]
 80042da:	23c0      	movs	r3, #192	; 0xc0
 80042dc:	00db      	lsls	r3, r3, #3
 80042de:	429a      	cmp	r2, r3
 80042e0:	d320      	bcc.n	8004324 <OD_write_1201_additional+0x22c>
 80042e2:	2122      	movs	r1, #34	; 0x22
 80042e4:	187b      	adds	r3, r7, r1
 80042e6:	881a      	ldrh	r2, [r3, #0]
 80042e8:	23c0      	movs	r3, #192	; 0xc0
 80042ea:	00db      	lsls	r3, r3, #3
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d905      	bls.n	80042fc <OD_write_1201_additional+0x204>
 80042f0:	187b      	adds	r3, r7, r1
 80042f2:	881a      	ldrh	r2, [r3, #0]
 80042f4:	23d0      	movs	r3, #208	; 0xd0
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d313      	bcc.n	8004324 <OD_write_1201_additional+0x22c>
 80042fc:	2122      	movs	r1, #34	; 0x22
 80042fe:	187b      	adds	r3, r7, r1
 8004300:	881a      	ldrh	r2, [r3, #0]
 8004302:	23dc      	movs	r3, #220	; 0xdc
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	429a      	cmp	r2, r3
 8004308:	d305      	bcc.n	8004316 <OD_write_1201_additional+0x21e>
 800430a:	187b      	adds	r3, r7, r1
 800430c:	881a      	ldrh	r2, [r3, #0]
 800430e:	23e0      	movs	r3, #224	; 0xe0
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	429a      	cmp	r2, r3
 8004314:	d306      	bcc.n	8004324 <OD_write_1201_additional+0x22c>
 8004316:	2322      	movs	r3, #34	; 0x22
 8004318:	18fb      	adds	r3, r7, r3
 800431a:	881a      	ldrh	r2, [r3, #0]
 800431c:	23e0      	movs	r3, #224	; 0xe0
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	429a      	cmp	r2, r3
 8004322:	d901      	bls.n	8004328 <OD_write_1201_additional+0x230>
            ) {
                return ODR_INVALID_VALUE;
 8004324:	230f      	movs	r3, #15
 8004326:	e034      	b.n	8004392 <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 8004328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800432a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800432c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800432e:	2248      	movs	r2, #72	; 0x48
 8004330:	5a9c      	ldrh	r4, [r3, r2]
 8004332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004334:	224a      	movs	r2, #74	; 0x4a
 8004336:	5a9d      	ldrh	r5, [r3, r2]
 8004338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800433c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800433e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004340:	9201      	str	r2, [sp, #4]
 8004342:	9300      	str	r3, [sp, #0]
 8004344:	002b      	movs	r3, r5
 8004346:	0022      	movs	r2, r4
 8004348:	f7ff fe52 	bl	8003ff0 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      SDO->COB_IDClientToServer,
                                      COB_ID);
            break;
 800434c:	e01a      	b.n	8004384 <OD_write_1201_additional+0x28c>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1) {
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d001      	beq.n	8004358 <OD_write_1201_additional+0x260>
                return ODR_TYPE_MISMATCH;
 8004354:	230b      	movs	r3, #11
 8004356:	e01c      	b.n	8004392 <OD_write_1201_additional+0x29a>
            }
            uint8_t nodeId = CO_getUint8(buf);
 8004358:	252b      	movs	r5, #43	; 0x2b
 800435a:	197c      	adds	r4, r7, r5
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	0018      	movs	r0, r3
 8004360:	f7ff fd79 	bl	8003e56 <CO_getUint8>
 8004364:	0003      	movs	r3, r0
 8004366:	7023      	strb	r3, [r4, #0]
            if (nodeId < 1 || nodeId > 127) {
 8004368:	197b      	adds	r3, r7, r5
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d004      	beq.n	800437a <OD_write_1201_additional+0x282>
 8004370:	197b      	adds	r3, r7, r5
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	b25b      	sxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	da03      	bge.n	8004382 <OD_write_1201_additional+0x28a>
                return ODR_INVALID_VALUE;
 800437a:	230f      	movs	r3, #15
 800437c:	e009      	b.n	8004392 <OD_write_1201_additional+0x29a>
            }
            break;
        }

        default:
            return ODR_SUB_NOT_EXIST;
 800437e:	230e      	movs	r3, #14
 8004380:	e007      	b.n	8004392 <OD_write_1201_additional+0x29a>
            break;
 8004382:	46c0      	nop			; (mov r8, r8)
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68b9      	ldr	r1, [r7, #8]
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f7fd fccc 	bl	8001d28 <OD_writeOriginal>
 8004390:	0003      	movs	r3, r0
}
 8004392:	0018      	movs	r0, r3
 8004394:	46bd      	mov	sp, r7
 8004396:	b00c      	add	sp, #48	; 0x30
 8004398:	bdb0      	pop	{r4, r5, r7, pc}
 800439a:	46c0      	nop			; (mov r8, r8)
 800439c:	3ffff800 	.word	0x3ffff800

080043a0 <CO_SDOserver_init>:
                                   CO_CANmodule_t *CANdevRx,
                                   uint16_t CANdevRxIdx,
                                   CO_CANmodule_t *CANdevTx,
                                   uint16_t CANdevTxIdx,
                                   uint32_t *errInfo)
{
 80043a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a2:	b08d      	sub	sp, #52	; 0x34
 80043a4:	af02      	add	r7, sp, #8
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	607a      	str	r2, [r7, #4]
 80043ac:	001a      	movs	r2, r3
 80043ae:	1cfb      	adds	r3, r7, #3
 80043b0:	701a      	strb	r2, [r3, #0]
    /* verify arguments */
    if (SDO == NULL || OD == NULL || CANdevRx == NULL || CANdevTx == NULL) {
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d008      	beq.n	80043ca <CO_SDOserver_init+0x2a>
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <CO_SDOserver_init+0x2a>
 80043be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d002      	beq.n	80043ca <CO_SDOserver_init+0x2a>
 80043c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d102      	bne.n	80043d0 <CO_SDOserver_init+0x30>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80043ca:	2301      	movs	r3, #1
 80043cc:	425b      	negs	r3, r3
 80043ce:	e14a      	b.n	8004666 <CO_SDOserver_init+0x2c6>
    }

    /* Configure object variables */
    SDO->OD = OD;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1cfa      	adds	r2, r7, #3
 80043da:	7812      	ldrb	r2, [r2, #0]
 80043dc:	731a      	strb	r2, [r3, #12]
#if ((CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED)
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000;
 80043de:	2338      	movs	r3, #56	; 0x38
 80043e0:	2208      	movs	r2, #8
 80043e2:	4694      	mov	ip, r2
 80043e4:	44bc      	add	ip, r7
 80043e6:	4463      	add	r3, ip
 80043e8:	881a      	ldrh	r2, [r3, #0]
 80043ea:	0013      	movs	r3, r2
 80043ec:	015b      	lsls	r3, r3, #5
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	189b      	adds	r3, r3, r2
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	001a      	movs	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	675a      	str	r2, [r3, #116]	; 0x74
#endif
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d123      	bne.n	8004450 <CO_SDOserver_init+0xb0>
        /* configure default SDO channel */
        if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 8004408:	1cfb      	adds	r3, r7, #3
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d004      	beq.n	800441a <CO_SDOserver_init+0x7a>
 8004410:	1cfb      	adds	r3, r7, #3
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	b25b      	sxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	da02      	bge.n	8004420 <CO_SDOserver_init+0x80>
 800441a:	2301      	movs	r3, #1
 800441c:	425b      	negs	r3, r3
 800441e:	e122      	b.n	8004666 <CO_SDOserver_init+0x2c6>

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8004420:	1cfb      	adds	r3, r7, #3
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	b29a      	uxth	r2, r3
 8004426:	2326      	movs	r3, #38	; 0x26
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	21c0      	movs	r1, #192	; 0xc0
 800442c:	00c9      	lsls	r1, r1, #3
 800442e:	468c      	mov	ip, r1
 8004430:	4462      	add	r2, ip
 8004432:	801a      	strh	r2, [r3, #0]
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8004434:	1cfb      	adds	r3, r7, #3
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	b29a      	uxth	r2, r3
 800443a:	2324      	movs	r3, #36	; 0x24
 800443c:	18fb      	adds	r3, r7, r3
 800443e:	21b0      	movs	r1, #176	; 0xb0
 8004440:	00c9      	lsls	r1, r1, #3
 8004442:	468c      	mov	ip, r1
 8004444:	4462      	add	r2, ip
 8004446:	801a      	strh	r2, [r3, #0]
        SDO->valid = true;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2201      	movs	r2, #1
 800444c:	611a      	str	r2, [r3, #16]
 800444e:	e0d6      	b.n	80045fe <CO_SDOserver_init+0x25e>
    }
    else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 8004450:	2522      	movs	r5, #34	; 0x22
 8004452:	197c      	adds	r4, r7, r5
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	0018      	movs	r0, r3
 8004458:	f7ff fd1c 	bl	8003e94 <OD_getIndex>
 800445c:	0003      	movs	r3, r0
 800445e:	8023      	strh	r3, [r4, #0]

        if (OD_SDOsrvParIdx == OD_H1200_SDO_SERVER_1_PARAM) {
 8004460:	197b      	adds	r3, r7, r5
 8004462:	881a      	ldrh	r2, [r3, #0]
 8004464:	2390      	movs	r3, #144	; 0x90
 8004466:	015b      	lsls	r3, r3, #5
 8004468:	429a      	cmp	r2, r3
 800446a:	d131      	bne.n	80044d0 <CO_SDOserver_init+0x130>
            /* configure default SDO channel and SDO server parameters for it */
            if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 800446c:	1cfb      	adds	r3, r7, #3
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d004      	beq.n	800447e <CO_SDOserver_init+0xde>
 8004474:	1cfb      	adds	r3, r7, #3
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	b25b      	sxtb	r3, r3
 800447a:	2b00      	cmp	r3, #0
 800447c:	da02      	bge.n	8004484 <CO_SDOserver_init+0xe4>
 800447e:	2301      	movs	r3, #1
 8004480:	425b      	negs	r3, r3
 8004482:	e0f0      	b.n	8004666 <CO_SDOserver_init+0x2c6>

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8004484:	1cfb      	adds	r3, r7, #3
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	b29a      	uxth	r2, r3
 800448a:	2126      	movs	r1, #38	; 0x26
 800448c:	187b      	adds	r3, r7, r1
 800448e:	20c0      	movs	r0, #192	; 0xc0
 8004490:	00c0      	lsls	r0, r0, #3
 8004492:	4684      	mov	ip, r0
 8004494:	4462      	add	r2, ip
 8004496:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8004498:	1cfb      	adds	r3, r7, #3
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	b29a      	uxth	r2, r3
 800449e:	2424      	movs	r4, #36	; 0x24
 80044a0:	193b      	adds	r3, r7, r4
 80044a2:	20b0      	movs	r0, #176	; 0xb0
 80044a4:	00c0      	lsls	r0, r0, #3
 80044a6:	4684      	mov	ip, r0
 80044a8:	4462      	add	r2, ip
 80044aa:	801a      	strh	r2, [r3, #0]
            SDO->valid = true;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2201      	movs	r2, #1
 80044b0:	611a      	str	r2, [r3, #16]

            OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 80044b2:	187b      	adds	r3, r7, r1
 80044b4:	881a      	ldrh	r2, [r3, #0]
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	2301      	movs	r3, #1
 80044ba:	2101      	movs	r1, #1
 80044bc:	f7ff fd4f 	bl	8003f5e <OD_set_u32>
            OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 80044c0:	193b      	adds	r3, r7, r4
 80044c2:	881a      	ldrh	r2, [r3, #0]
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	2301      	movs	r3, #1
 80044c8:	2102      	movs	r1, #2
 80044ca:	f7ff fd48 	bl	8003f5e <OD_set_u32>
 80044ce:	e096      	b.n	80045fe <CO_SDOserver_init+0x25e>
        }
        else if (OD_SDOsrvParIdx > OD_H1200_SDO_SERVER_1_PARAM
 80044d0:	2122      	movs	r1, #34	; 0x22
 80044d2:	187b      	adds	r3, r7, r1
 80044d4:	881a      	ldrh	r2, [r3, #0]
 80044d6:	2390      	movs	r3, #144	; 0x90
 80044d8:	015b      	lsls	r3, r3, #5
 80044da:	429a      	cmp	r2, r3
 80044dc:	d800      	bhi.n	80044e0 <CO_SDOserver_init+0x140>
 80044de:	e08a      	b.n	80045f6 <CO_SDOserver_init+0x256>
                && OD_SDOsrvParIdx <= (OD_H1200_SDO_SERVER_1_PARAM + 0x7F)
 80044e0:	187b      	adds	r3, r7, r1
 80044e2:	881a      	ldrh	r2, [r3, #0]
 80044e4:	2394      	movs	r3, #148	; 0x94
 80044e6:	015b      	lsls	r3, r3, #5
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d300      	bcc.n	80044ee <CO_SDOserver_init+0x14e>
 80044ec:	e083      	b.n	80045f6 <CO_SDOserver_init+0x256>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 80044ee:	2621      	movs	r6, #33	; 0x21
 80044f0:	19bc      	adds	r4, r7, r6
 80044f2:	251d      	movs	r5, #29
 80044f4:	197a      	adds	r2, r7, r5
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	2301      	movs	r3, #1
 80044fa:	2100      	movs	r1, #0
 80044fc:	f7ff fcff 	bl	8003efe <OD_get_u8>
 8004500:	0003      	movs	r3, r0
 8004502:	7023      	strb	r3, [r4, #0]
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1,
 8004504:	2320      	movs	r3, #32
 8004506:	18fc      	adds	r4, r7, r3
 8004508:	2318      	movs	r3, #24
 800450a:	18fa      	adds	r2, r7, r3
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	2301      	movs	r3, #1
 8004510:	2101      	movs	r1, #1
 8004512:	f7ff fd0c 	bl	8003f2e <OD_get_u32>
 8004516:	0003      	movs	r3, r0
 8004518:	7023      	strb	r3, [r4, #0]
                                    &COB_IDClientToServer32, true);
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2,
 800451a:	231f      	movs	r3, #31
 800451c:	18fc      	adds	r4, r7, r3
 800451e:	2314      	movs	r3, #20
 8004520:	18fa      	adds	r2, r7, r3
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	2301      	movs	r3, #1
 8004526:	2102      	movs	r1, #2
 8004528:	f7ff fd01 	bl	8003f2e <OD_get_u32>
 800452c:	0003      	movs	r3, r0
 800452e:	7023      	strb	r3, [r4, #0]
                                    &COB_IDServerToClient32, true);

            if (odRet0 != ODR_OK || (maxSubIndex != 2 && maxSubIndex != 3)
 8004530:	19bb      	adds	r3, r7, r6
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	b25b      	sxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d113      	bne.n	8004562 <CO_SDOserver_init+0x1c2>
 800453a:	197b      	adds	r3, r7, r5
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d003      	beq.n	800454a <CO_SDOserver_init+0x1aa>
 8004542:	197b      	adds	r3, r7, r5
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	2b03      	cmp	r3, #3
 8004548:	d10b      	bne.n	8004562 <CO_SDOserver_init+0x1c2>
                || odRet1 != ODR_OK || odRet2 != ODR_OK
 800454a:	2320      	movs	r3, #32
 800454c:	18fb      	adds	r3, r7, r3
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	b25b      	sxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d105      	bne.n	8004562 <CO_SDOserver_init+0x1c2>
 8004556:	231f      	movs	r3, #31
 8004558:	18fb      	adds	r3, r7, r3
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	b25b      	sxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <CO_SDOserver_init+0x1d8>
            ) {
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 8004562:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004564:	2b00      	cmp	r3, #0
 8004566:	d004      	beq.n	8004572 <CO_SDOserver_init+0x1d2>
 8004568:	2322      	movs	r3, #34	; 0x22
 800456a:	18fb      	adds	r3, r7, r3
 800456c:	881a      	ldrh	r2, [r3, #0]
 800456e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004570:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 8004572:	230c      	movs	r3, #12
 8004574:	425b      	negs	r3, r3
 8004576:	e076      	b.n	8004666 <CO_SDOserver_init+0x2c6>
            }


            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	2b00      	cmp	r3, #0
 800457c:	db05      	blt.n	800458a <CO_SDOserver_init+0x1ea>
                                ? (uint16_t)(COB_IDClientToServer32 & 0x7FF) : 0;
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8004582:	055b      	lsls	r3, r3, #21
 8004584:	0d5b      	lsrs	r3, r3, #21
 8004586:	b29a      	uxth	r2, r3
 8004588:	e000      	b.n	800458c <CO_SDOserver_init+0x1ec>
 800458a:	2200      	movs	r2, #0
 800458c:	2326      	movs	r3, #38	; 0x26
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2b00      	cmp	r3, #0
 8004596:	db05      	blt.n	80045a4 <CO_SDOserver_init+0x204>
                                ? (uint16_t)(COB_IDServerToClient32 & 0x7FF) : 0;
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 800459c:	055b      	lsls	r3, r3, #21
 800459e:	0d5b      	lsrs	r3, r3, #21
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	e000      	b.n	80045a6 <CO_SDOserver_init+0x206>
 80045a4:	2200      	movs	r2, #0
 80045a6:	2324      	movs	r3, #36	; 0x24
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	801a      	strh	r2, [r3, #0]

    #if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
            SDO->OD_1200_extension.object = SDO;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	655a      	str	r2, [r3, #84]	; 0x54
            SDO->OD_1200_extension.read = OD_readOriginal;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	4a2e      	ldr	r2, [pc, #184]	; (8004670 <CO_SDOserver_init+0x2d0>)
 80045b6:	659a      	str	r2, [r3, #88]	; 0x58
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a2e      	ldr	r2, [pc, #184]	; (8004674 <CO_SDOserver_init+0x2d4>)
 80045bc:	65da      	str	r2, [r3, #92]	; 0x5c
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar,
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3354      	adds	r3, #84	; 0x54
 80045c2:	001a      	movs	r2, r3
 80045c4:	251e      	movs	r5, #30
 80045c6:	197c      	adds	r4, r7, r5
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	0011      	movs	r1, r2
 80045cc:	0018      	movs	r0, r3
 80045ce:	f7ff fc84 	bl	8003eda <OD_extension_init>
 80045d2:	0003      	movs	r3, r0
 80045d4:	7023      	strb	r3, [r4, #0]
                                            &SDO->OD_1200_extension);
            if (odRetE != ODR_OK) {
 80045d6:	197b      	adds	r3, r7, r5
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	b25b      	sxtb	r3, r3
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d00d      	beq.n	80045fc <CO_SDOserver_init+0x25c>
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 80045e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d004      	beq.n	80045f0 <CO_SDOserver_init+0x250>
 80045e6:	2322      	movs	r3, #34	; 0x22
 80045e8:	18fb      	adds	r3, r7, r3
 80045ea:	881a      	ldrh	r2, [r3, #0]
 80045ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045ee:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 80045f0:	230c      	movs	r3, #12
 80045f2:	425b      	negs	r3, r3
 80045f4:	e037      	b.n	8004666 <CO_SDOserver_init+0x2c6>
            }
    #endif
        }
        else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 80045f6:	2301      	movs	r3, #1
 80045f8:	425b      	negs	r3, r3
 80045fa:	e034      	b.n	8004666 <CO_SDOserver_init+0x2c6>
        ) {
 80045fc:	46c0      	nop			; (mov r8, r8)
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	639a      	str	r2, [r3, #56]	; 0x38

    /* store the parameters and configure CANrx and CANtx */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    SDO->CANdevRx = CANdevRx;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004608:	645a      	str	r2, [r3, #68]	; 0x44
    SDO->CANdevRxIdx = CANdevRxIdx;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2040      	movs	r0, #64	; 0x40
 800460e:	2508      	movs	r5, #8
 8004610:	197a      	adds	r2, r7, r5
 8004612:	1812      	adds	r2, r2, r0
 8004614:	2148      	movs	r1, #72	; 0x48
 8004616:	8812      	ldrh	r2, [r2, #0]
 8004618:	525a      	strh	r2, [r3, r1]
    SDO->CANdevTxIdx = CANdevTxIdx;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2448      	movs	r4, #72	; 0x48
 800461e:	197a      	adds	r2, r7, r5
 8004620:	1912      	adds	r2, r2, r4
 8004622:	214a      	movs	r1, #74	; 0x4a
 8004624:	8812      	ldrh	r2, [r2, #0]
 8004626:	525a      	strh	r2, [r3, r1]
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = 0;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	651a      	str	r2, [r3, #80]	; 0x50
#endif
    SDO->CANdevTx = CANdevTx;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004638:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO,
 800463a:	2326      	movs	r3, #38	; 0x26
 800463c:	18fb      	adds	r3, r7, r3
 800463e:	881b      	ldrh	r3, [r3, #0]
 8004640:	2224      	movs	r2, #36	; 0x24
 8004642:	18ba      	adds	r2, r7, r2
 8004644:	8812      	ldrh	r2, [r2, #0]
 8004646:	002e      	movs	r6, r5
 8004648:	1979      	adds	r1, r7, r5
 800464a:	1909      	adds	r1, r1, r4
 800464c:	880d      	ldrh	r5, [r1, #0]
 800464e:	19b9      	adds	r1, r7, r6
 8004650:	1809      	adds	r1, r1, r0
 8004652:	880c      	ldrh	r4, [r1, #0]
 8004654:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	9201      	str	r2, [sp, #4]
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	002b      	movs	r3, r5
 800465e:	0022      	movs	r2, r4
 8004660:	f7ff fcc6 	bl	8003ff0 <CO_SDOserver_init_canRxTx>
 8004664:	0003      	movs	r3, r0
                                     CANdevRx,
                                     CANdevRxIdx,
                                     CANdevTxIdx,
                                     CanId_ClientToServer,
                                     CanId_ServerToClient);
}
 8004666:	0018      	movs	r0, r3
 8004668:	46bd      	mov	sp, r7
 800466a:	b00b      	add	sp, #44	; 0x2c
 800466c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	08001c6b 	.word	0x08001c6b
 8004674:	080040f9 	.word	0x080040f9

08004678 <validateAndWriteToOD>:
 * CO_SDO_ST_ABORT */
static bool_t validateAndWriteToOD(CO_SDOserver_t *SDO,
                                   CO_SDO_abortCode_t *abortCode,
                                   uint8_t crcOperation,
                                   uint16_t crcClient)
{
 8004678:	b5b0      	push	{r4, r5, r7, lr}
 800467a:	b08c      	sub	sp, #48	; 0x30
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	0019      	movs	r1, r3
 8004684:	1dfb      	adds	r3, r7, #7
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	1d3b      	adds	r3, r7, #4
 800468a:	1c0a      	adds	r2, r1, #0
 800468c:	801a      	strh	r2, [r3, #0]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	22a0      	movs	r2, #160	; 0xa0
 8004692:	589b      	ldr	r3, [r3, r2]
 8004694:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (SDO->finished) {
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469a:	2b00      	cmp	r3, #0
 800469c:	d100      	bne.n	80046a0 <validateAndWriteToOD+0x28>
 800469e:	e07d      	b.n	800479c <validateAndWriteToOD+0x124>
        /* Verify if size of data downloaded matches size indicated. */
        if (SDO->sizeInd > 0 && SDO->sizeTran != SDO->sizeInd) {
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d015      	beq.n	80046d4 <validateAndWriteToOD+0x5c>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d00f      	beq.n	80046d4 <validateAndWriteToOD+0x5c>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 80046bc:	429a      	cmp	r2, r3
 80046be:	d901      	bls.n	80046c4 <validateAndWriteToOD+0x4c>
 80046c0:	4a7b      	ldr	r2, [pc, #492]	; (80048b0 <validateAndWriteToOD+0x238>)
 80046c2:	e000      	b.n	80046c6 <validateAndWriteToOD+0x4e>
 80046c4:	4a7b      	ldr	r2, [pc, #492]	; (80048b4 <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	751a      	strb	r2, [r3, #20]
            return false;
 80046d0:	2300      	movs	r3, #0
 80046d2:	e0e9      	b.n	80048a8 <validateAndWriteToOD+0x230>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	62bb      	str	r3, [r7, #40]	; 0x28

        /* If dataType is string, then size of data downloaded may be
         * shorter than size of OD data buffer. If so, add two zero bytes
         * to terminate (unicode) string. Shorten also OD data size,
         * (temporary, send information about EOF into OD_IO.write) */
        if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2228      	movs	r2, #40	; 0x28
 80046de:	5c9b      	ldrb	r3, [r3, r2]
 80046e0:	b25b      	sxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	da3e      	bge.n	8004764 <validateAndWriteToOD+0xec>
            && (sizeInOd == 0 || SDO->sizeTran < sizeInOd)
 80046e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d004      	beq.n	80046f6 <validateAndWriteToOD+0x7e>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d936      	bls.n	8004764 <validateAndWriteToOD+0xec>
            && (SDO->bufOffsetWr + 2) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	22a0      	movs	r2, #160	; 0xa0
 80046fa:	589b      	ldr	r3, [r3, r2]
 80046fc:	3302      	adds	r3, #2
 80046fe:	2b20      	cmp	r3, #32
 8004700:	d830      	bhi.n	8004764 <validateAndWriteToOD+0xec>
        ) {
            SDO->buf[SDO->bufOffsetWr++] = 0;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	22a0      	movs	r2, #160	; 0xa0
 8004706:	589b      	ldr	r3, [r3, r2]
 8004708:	1c59      	adds	r1, r3, #1
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	20a0      	movs	r0, #160	; 0xa0
 800470e:	5011      	str	r1, [r2, r0]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	217c      	movs	r1, #124	; 0x7c
 8004714:	18d3      	adds	r3, r2, r3
 8004716:	185b      	adds	r3, r3, r1
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
            SDO->sizeTran++;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004720:	1c5a      	adds	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	669a      	str	r2, [r3, #104]	; 0x68
            if (sizeInOd == 0 || SDO->sizeTran < sizeInOd) {
 8004726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004728:	2b00      	cmp	r3, #0
 800472a:	d004      	beq.n	8004736 <validateAndWriteToOD+0xbe>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004730:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004732:	429a      	cmp	r2, r3
 8004734:	d911      	bls.n	800475a <validateAndWriteToOD+0xe2>
                SDO->buf[SDO->bufOffsetWr++] = 0;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	22a0      	movs	r2, #160	; 0xa0
 800473a:	589b      	ldr	r3, [r3, r2]
 800473c:	1c59      	adds	r1, r3, #1
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	20a0      	movs	r0, #160	; 0xa0
 8004742:	5011      	str	r1, [r2, r0]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	217c      	movs	r1, #124	; 0x7c
 8004748:	18d3      	adds	r3, r2, r3
 800474a:	185b      	adds	r3, r3, r1
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
                SDO->sizeTran++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	669a      	str	r2, [r3, #104]	; 0x68
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	621a      	str	r2, [r3, #32]
 8004762:	e02d      	b.n	80047c0 <validateAndWriteToOD+0x148>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check.*/
        else if (sizeInOd == 0) {
 8004764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004766:	2b00      	cmp	r3, #0
 8004768:	d104      	bne.n	8004774 <validateAndWriteToOD+0xfc>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	621a      	str	r2, [r3, #32]
 8004772:	e025      	b.n	80047c0 <validateAndWriteToOD+0x148>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004778:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800477a:	429a      	cmp	r2, r3
 800477c:	d020      	beq.n	80047c0 <validateAndWriteToOD+0x148>
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8004782:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004784:	429a      	cmp	r2, r3
 8004786:	d201      	bcs.n	800478c <validateAndWriteToOD+0x114>
 8004788:	4a49      	ldr	r2, [pc, #292]	; (80048b0 <validateAndWriteToOD+0x238>)
 800478a:	e000      	b.n	800478e <validateAndWriteToOD+0x116>
 800478c:	4a49      	ldr	r2, [pc, #292]	; (80048b4 <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	751a      	strb	r2, [r3, #20]
            return false;
 8004798:	2300      	movs	r3, #0
 800479a:	e085      	b.n	80048a8 <validateAndWriteToOD+0x230>
        }
    }
    else {
        /* Verify if size of data downloaded is not too large. */
        if (SDO->sizeInd > 0 && SDO->sizeTran > SDO->sizeInd) {
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00d      	beq.n	80047c0 <validateAndWriteToOD+0x148>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d907      	bls.n	80047c0 <validateAndWriteToOD+0x148>
            *abortCode = CO_SDO_AB_DATA_LONG;
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	4a3f      	ldr	r2, [pc, #252]	; (80048b0 <validateAndWriteToOD+0x238>)
 80047b4:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2201      	movs	r2, #1
 80047ba:	751a      	strb	r2, [r3, #20]
            return false;
 80047bc:	2300      	movs	r3, #0
 80047be:	e073      	b.n	80048a8 <validateAndWriteToOD+0x230>
#endif
    /* may be unused */
    (void) crcOperation; (void) crcClient; (void) bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	617b      	str	r3, [r7, #20]
    bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	3318      	adds	r3, #24
 80047c8:	0018      	movs	r0, r3
 80047ca:	f7ff fb72 	bl	8003eb2 <OD_mappable>
 80047ce:	0003      	movs	r3, r0
 80047d0:	627b      	str	r3, [r7, #36]	; 0x24

    if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <validateAndWriteToOD+0x172>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047dc:	f3ef 8210 	mrs	r2, PRIMASK
 80047e0:	61fa      	str	r2, [r7, #28]
  return(result);
 80047e2:	69fa      	ldr	r2, [r7, #28]
 80047e4:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 80047e6:	b672      	cpsid	i
}
 80047e8:	46c0      	nop			; (mov r8, r8)
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf,
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	3318      	adds	r3, #24
 80047f2:	0018      	movs	r0, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	337c      	adds	r3, #124	; 0x7c
 80047f8:	0019      	movs	r1, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	22a0      	movs	r2, #160	; 0xa0
 80047fe:	589a      	ldr	r2, [r3, r2]
 8004800:	2323      	movs	r3, #35	; 0x23
 8004802:	18fc      	adds	r4, r7, r3
 8004804:	2314      	movs	r3, #20
 8004806:	18fb      	adds	r3, r7, r3
 8004808:	47a8      	blx	r5
 800480a:	0003      	movs	r3, r0
 800480c:	7023      	strb	r3, [r4, #0]
                                   SDO->bufOffsetWr, &countWritten);
    if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 800480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004810:	2b00      	cmp	r3, #0
 8004812:	d007      	beq.n	8004824 <validateAndWriteToOD+0x1ac>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800481a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	f383 8810 	msr	PRIMASK, r3
}
 8004822:	46c0      	nop			; (mov r8, r8)

    SDO->bufOffsetWr = 0;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	22a0      	movs	r2, #160	; 0xa0
 8004828:	2100      	movs	r1, #0
 800482a:	5099      	str	r1, [r3, r2]

    /* verify write error value */
    if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 800482c:	2223      	movs	r2, #35	; 0x23
 800482e:	18bb      	adds	r3, r7, r2
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	b25b      	sxtb	r3, r3
 8004834:	2b00      	cmp	r3, #0
 8004836:	d012      	beq.n	800485e <validateAndWriteToOD+0x1e6>
 8004838:	18bb      	adds	r3, r7, r2
 800483a:	781b      	ldrb	r3, [r3, #0]
 800483c:	b25b      	sxtb	r3, r3
 800483e:	3301      	adds	r3, #1
 8004840:	d00d      	beq.n	800485e <validateAndWriteToOD+0x1e6>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004842:	18bb      	adds	r3, r7, r2
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	b25b      	sxtb	r3, r3
 8004848:	0018      	movs	r0, r3
 800484a:	f7fd fc67 	bl	800211c <OD_getSDOabCode>
 800484e:	0002      	movs	r2, r0
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2201      	movs	r2, #1
 8004858:	751a      	strb	r2, [r3, #20]
        return false;
 800485a:	2300      	movs	r3, #0
 800485c:	e024      	b.n	80048a8 <validateAndWriteToOD+0x230>
    }
    else if (SDO->finished && odRet == ODR_PARTIAL) {
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00d      	beq.n	8004882 <validateAndWriteToOD+0x20a>
 8004866:	2323      	movs	r3, #35	; 0x23
 8004868:	18fb      	adds	r3, r7, r3
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	b25b      	sxtb	r3, r3
 800486e:	3301      	adds	r3, #1
 8004870:	d107      	bne.n	8004882 <validateAndWriteToOD+0x20a>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4a0f      	ldr	r2, [pc, #60]	; (80048b4 <validateAndWriteToOD+0x23c>)
 8004876:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	751a      	strb	r2, [r3, #20]
        return false;
 800487e:	2300      	movs	r3, #0
 8004880:	e012      	b.n	80048a8 <validateAndWriteToOD+0x230>
    }
    else if (!SDO->finished && odRet == ODR_OK) {
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10d      	bne.n	80048a6 <validateAndWriteToOD+0x22e>
 800488a:	2323      	movs	r3, #35	; 0x23
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	b25b      	sxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d107      	bne.n	80048a6 <validateAndWriteToOD+0x22e>
        /* OD variable was written completely, but SDO download still has data*/
        *abortCode = CO_SDO_AB_DATA_LONG;
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	4a05      	ldr	r2, [pc, #20]	; (80048b0 <validateAndWriteToOD+0x238>)
 800489a:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2201      	movs	r2, #1
 80048a0:	751a      	strb	r2, [r3, #20]
        return false;
 80048a2:	2300      	movs	r3, #0
 80048a4:	e000      	b.n	80048a8 <validateAndWriteToOD+0x230>
    }

    return true;
 80048a6:	2301      	movs	r3, #1
}
 80048a8:	0018      	movs	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b00c      	add	sp, #48	; 0x30
 80048ae:	bdb0      	pop	{r4, r5, r7, pc}
 80048b0:	06070012 	.word	0x06070012
 80048b4:	06070013 	.word	0x06070013

080048b8 <readFromOd>:
 * CO_SDO_ST_ABORT */
static bool_t readFromOd(CO_SDOserver_t *SDO,
                         CO_SDO_abortCode_t *abortCode,
                         OD_size_t countMinimum,
                         bool_t calculateCrc)
{
 80048b8:	b5b0      	push	{r4, r5, r7, lr}
 80048ba:	b08e      	sub	sp, #56	; 0x38
 80048bc:	af00      	add	r7, sp, #0
 80048be:	60f8      	str	r0, [r7, #12]
 80048c0:	60b9      	str	r1, [r7, #8]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	603b      	str	r3, [r7, #0]
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	22a0      	movs	r2, #160	; 0xa0
 80048ca:	589a      	ldr	r2, [r3, r2]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	21a4      	movs	r1, #164	; 0xa4
 80048d0:	585b      	ldr	r3, [r3, r1]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (!SDO->finished && countRemain < countMinimum) {
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d000      	beq.n	80048e0 <readFromOd+0x28>
 80048de:	e0b9      	b.n	8004a54 <readFromOd+0x19c>
 80048e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d300      	bcc.n	80048ea <readFromOd+0x32>
 80048e8:	e0b4      	b.n	8004a54 <readFromOd+0x19c>
        /* first move remaining data to the start of the buffer */
        memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	337c      	adds	r3, #124	; 0x7c
 80048ee:	0018      	movs	r0, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	337c      	adds	r3, #124	; 0x7c
 80048f4:	001a      	movs	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	21a4      	movs	r1, #164	; 0xa4
 80048fa:	585b      	ldr	r3, [r3, r1]
 80048fc:	18d3      	adds	r3, r2, r3
 80048fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004900:	0019      	movs	r1, r3
 8004902:	f00d f86c 	bl	80119de <memmove>
        SDO->bufOffsetRd = 0;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	22a4      	movs	r2, #164	; 0xa4
 800490a:	2100      	movs	r1, #0
 800490c:	5099      	str	r1, [r3, r2]
        SDO->bufOffsetWr = countRemain;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	21a0      	movs	r1, #160	; 0xa0
 8004912:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004914:	505a      	str	r2, [r3, r1]

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 8004916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004918:	2220      	movs	r2, #32
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	62bb      	str	r3, [r7, #40]	; 0x28

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 800491e:	2300      	movs	r3, #0
 8004920:	617b      	str	r3, [r7, #20]
        uint8_t *bufShifted = SDO->buf + countRemain;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	337c      	adds	r3, #124	; 0x7c
 8004926:	001a      	movs	r2, r3
 8004928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800492a:	18d3      	adds	r3, r2, r3
 800492c:	627b      	str	r3, [r7, #36]	; 0x24
        bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	3318      	adds	r3, #24
 8004932:	0018      	movs	r0, r3
 8004934:	f7ff fabd 	bl	8003eb2 <OD_mappable>
 8004938:	0003      	movs	r3, r0
 800493a:	623b      	str	r3, [r7, #32]

        if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d008      	beq.n	8004954 <readFromOd+0x9c>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004946:	f3ef 8210 	mrs	r2, PRIMASK
 800494a:	61fa      	str	r2, [r7, #28]
  return(result);
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004950:	b672      	cpsid	i
}
 8004952:	46c0      	nop			; (mov r8, r8)
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, bufShifted,
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	3318      	adds	r3, #24
 800495c:	0018      	movs	r0, r3
 800495e:	2337      	movs	r3, #55	; 0x37
 8004960:	18fc      	adds	r4, r7, r3
 8004962:	2314      	movs	r3, #20
 8004964:	18fb      	adds	r3, r7, r3
 8004966:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004968:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800496a:	47a8      	blx	r5
 800496c:	0003      	movs	r3, r0
 800496e:	7023      	strb	r3, [r4, #0]
                                      countRdRequest, &countRd);
        if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d007      	beq.n	8004986 <readFromOd+0xce>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800497c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	f383 8810 	msr	PRIMASK, r3
}
 8004984:	46c0      	nop			; (mov r8, r8)

        if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8004986:	2237      	movs	r2, #55	; 0x37
 8004988:	18bb      	adds	r3, r7, r2
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	b25b      	sxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d012      	beq.n	80049b8 <readFromOd+0x100>
 8004992:	18bb      	adds	r3, r7, r2
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	b25b      	sxtb	r3, r3
 8004998:	3301      	adds	r3, #1
 800499a:	d00d      	beq.n	80049b8 <readFromOd+0x100>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 800499c:	18bb      	adds	r3, r7, r2
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	b25b      	sxtb	r3, r3
 80049a2:	0018      	movs	r0, r3
 80049a4:	f7fd fbba 	bl	800211c <OD_getSDOabCode>
 80049a8:	0002      	movs	r2, r0
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2201      	movs	r2, #1
 80049b2:	751a      	strb	r2, [r3, #20]
            return false;
 80049b4:	2300      	movs	r3, #0
 80049b6:	e04e      	b.n	8004a56 <readFromOd+0x19e>
        }

        /* if data is string, send only data up to null termination */
        if (countRd > 0 && (SDO->OD_IO.stream.attribute & ODA_STR) != 0) {
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d025      	beq.n	8004a0a <readFromOd+0x152>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2228      	movs	r2, #40	; 0x28
 80049c2:	5c9b      	ldrb	r3, [r3, r2]
 80049c4:	b25b      	sxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	da1f      	bge.n	8004a0a <readFromOd+0x152>
            bufShifted[countRd] = 0; /* (SDO->buf is one byte larger) */
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ce:	18d3      	adds	r3, r2, r3
 80049d0:	2200      	movs	r2, #0
 80049d2:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char *)bufShifted);
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	0018      	movs	r0, r3
 80049d8:	f7fb fb96 	bl	8000108 <strlen>
 80049dc:	0003      	movs	r3, r0
 80049de:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr == 0) countStr = 1; /* zero length is not allowed */
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <readFromOd+0x132>
 80049e6:	2301      	movs	r3, #1
 80049e8:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr < countRd) {
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d20b      	bcs.n	8004a0a <readFromOd+0x152>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 80049f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f4:	617b      	str	r3, [r7, #20]
                odRet = ODR_OK;
 80049f6:	2337      	movs	r3, #55	; 0x37
 80049f8:	18fb      	adds	r3, r7, r3
 80049fa:	2200      	movs	r2, #0
 80049fc:	701a      	strb	r2, [r3, #0]
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	18d2      	adds	r2, r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0e:	18d2      	adds	r2, r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	21a0      	movs	r1, #160	; 0xa0
 8004a14:	505a      	str	r2, [r3, r1]
        if (SDO->bufOffsetWr == 0 || odRet == ODR_PARTIAL) {
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	22a0      	movs	r2, #160	; 0xa0
 8004a1a:	589b      	ldr	r3, [r3, r2]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d005      	beq.n	8004a2c <readFromOd+0x174>
 8004a20:	2337      	movs	r3, #55	; 0x37
 8004a22:	18fb      	adds	r3, r7, r3
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	b25b      	sxtb	r3, r3
 8004a28:	3301      	adds	r3, #1
 8004a2a:	d110      	bne.n	8004a4e <readFromOd+0x196>
            SDO->finished = false;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	671a      	str	r2, [r3, #112]	; 0x70
            if (SDO->bufOffsetWr < countMinimum) {
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	22a0      	movs	r2, #160	; 0xa0
 8004a36:	589b      	ldr	r3, [r3, r2]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d90a      	bls.n	8004a54 <readFromOd+0x19c>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	4a07      	ldr	r2, [pc, #28]	; (8004a60 <readFromOd+0x1a8>)
 8004a42:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2201      	movs	r2, #1
 8004a48:	751a      	strb	r2, [r3, #20]
                return false;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	e003      	b.n	8004a56 <readFromOd+0x19e>
            }
        }
        else {
            SDO->finished = true;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2201      	movs	r2, #1
 8004a52:	671a      	str	r2, [r3, #112]	; 0x70
            SDO->block_crc = crc16_ccitt(bufShifted, countRd, SDO->block_crc);
        }
#endif

    }
    return true;
 8004a54:	2301      	movs	r3, #1
}
 8004a56:	0018      	movs	r0, r3
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	b00e      	add	sp, #56	; 0x38
 8004a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5e:	46c0      	nop			; (mov r8, r8)
 8004a60:	06040047 	.word	0x06040047

08004a64 <CO_SDOserver_process>:
/******************************************************************************/
CO_SDO_return_t CO_SDOserver_process(CO_SDOserver_t *SDO,
                                     bool_t NMTisPreOrOperational,
                                     uint32_t timeDifference_us,
                                     uint32_t *timerNext_us)
{
 8004a64:	b5b0      	push	{r4, r5, r7, lr}
 8004a66:	b09a      	sub	sp, #104	; 0x68
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
 8004a70:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d103      	bne.n	8004a80 <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 8004a78:	2302      	movs	r3, #2
 8004a7a:	425b      	negs	r3, r3
 8004a7c:	f000 fcec 	bl	8005458 <CO_SDOserver_process+0x9f4>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 8004a80:	2167      	movs	r1, #103	; 0x67
 8004a82:	187b      	adds	r3, r7, r1
 8004a84:	2201      	movs	r2, #1
 8004a86:	701a      	strb	r2, [r3, #0]
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a90:	1e5a      	subs	r2, r3, #1
 8004a92:	4193      	sbcs	r3, r2
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	657b      	str	r3, [r7, #84]	; 0x54


    if (SDO->valid && SDO->state == CO_SDO_ST_IDLE && !isNew) {
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00b      	beq.n	8004ab8 <CO_SDOserver_process+0x54>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	7d1b      	ldrb	r3, [r3, #20]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d106      	bne.n	8004ab8 <CO_SDOserver_process+0x54>
 8004aaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d103      	bne.n	8004ab8 <CO_SDOserver_process+0x54>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 8004ab0:	187b      	adds	r3, r7, r1
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	701a      	strb	r2, [r3, #0]
 8004ab6:	e2c3      	b.n	8005040 <CO_SDOserver_process+0x5dc>
    }
    else if (!NMTisPreOrOperational || !SDO->valid) {
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <CO_SDOserver_process+0x62>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10a      	bne.n	8004adc <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state
         * and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	639a      	str	r2, [r3, #56]	; 0x38
        ret = CO_SDO_RT_ok_communicationEnd;
 8004ad2:	2367      	movs	r3, #103	; 0x67
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	701a      	strb	r2, [r3, #0]
 8004ada:	e2b1      	b.n	8005040 <CO_SDOserver_process+0x5dc>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 8004adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d100      	bne.n	8004ae4 <CO_SDOserver_process+0x80>
 8004ae2:	e2ad      	b.n	8005040 <CO_SDOserver_process+0x5dc>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	7d1b      	ldrb	r3, [r3, #20]
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d000      	beq.n	8004af0 <CO_SDOserver_process+0x8c>
 8004aee:	e0d0      	b.n	8004c92 <CO_SDOserver_process+0x22e>
            bool_t upload = false;
 8004af0:	2300      	movs	r3, #0
 8004af2:	663b      	str	r3, [r7, #96]	; 0x60

            if ((SDO->CANrxData[0] & 0xF0) == 0x20) {
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	223c      	movs	r2, #60	; 0x3c
 8004af8:	5c9b      	ldrb	r3, [r3, r2]
 8004afa:	001a      	movs	r2, r3
 8004afc:	23f0      	movs	r3, #240	; 0xf0
 8004afe:	4013      	ands	r3, r2
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d103      	bne.n	8004b0c <CO_SDOserver_process+0xa8>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2211      	movs	r2, #17
 8004b08:	751a      	strb	r2, [r3, #20]
 8004b0a:	e00f      	b.n	8004b2c <CO_SDOserver_process+0xc8>
            }
            else if (SDO->CANrxData[0] == 0x40) {
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	223c      	movs	r2, #60	; 0x3c
 8004b10:	5c9b      	ldrb	r3, [r3, r2]
 8004b12:	2b40      	cmp	r3, #64	; 0x40
 8004b14:	d105      	bne.n	8004b22 <CO_SDOserver_process+0xbe>
                upload = true;
 8004b16:	2301      	movs	r3, #1
 8004b18:	663b      	str	r3, [r7, #96]	; 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2221      	movs	r2, #33	; 0x21
 8004b1e:	751a      	strb	r2, [r3, #20]
 8004b20:	e004      	b.n	8004b2c <CO_SDOserver_process+0xc8>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 8004b22:	4bc5      	ldr	r3, [pc, #788]	; (8004e38 <CO_SDOserver_process+0x3d4>)
 8004b24:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 8004b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d165      	bne.n	8004bfe <CO_SDOserver_process+0x19a>
                ODR_t odRet;
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	223e      	movs	r2, #62	; 0x3e
 8004b36:	5c9b      	ldrb	r3, [r3, r2]
 8004b38:	021b      	lsls	r3, r3, #8
                             | SDO->CANrxData[1];
 8004b3a:	b21a      	sxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	213d      	movs	r1, #61	; 0x3d
 8004b40:	5c5b      	ldrb	r3, [r3, r1]
 8004b42:	b21b      	sxth	r3, r3
 8004b44:	4313      	orrs	r3, r2
 8004b46:	b21b      	sxth	r3, r3
 8004b48:	b29a      	uxth	r2, r3
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	869a      	strh	r2, [r3, #52]	; 0x34
                SDO->subIndex = SDO->CANrxData[3];
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	223f      	movs	r2, #63	; 0x3f
 8004b52:	5c99      	ldrb	r1, [r3, r2]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2236      	movs	r2, #54	; 0x36
 8004b58:	5499      	strb	r1, [r3, r2]
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex,
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8004b62:	0019      	movs	r1, r3
 8004b64:	0010      	movs	r0, r2
 8004b66:	f7fd f95c 	bl	8001e22 <OD_find>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2236      	movs	r2, #54	; 0x36
 8004b6e:	5c99      	ldrb	r1, [r3, r2]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	3318      	adds	r3, #24
 8004b74:	001a      	movs	r2, r3
 8004b76:	2553      	movs	r5, #83	; 0x53
 8004b78:	197c      	adds	r4, r7, r5
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	f7fd f9cc 	bl	8001f18 <OD_getSub>
 8004b80:	0003      	movs	r3, r0
 8004b82:	7023      	strb	r3, [r4, #0]
                                  &SDO->OD_IO, false);
                if (odRet != ODR_OK) {
 8004b84:	197b      	adds	r3, r7, r5
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	b25b      	sxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00b      	beq.n	8004ba6 <CO_SDOserver_process+0x142>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004b8e:	197b      	adds	r3, r7, r5
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	b25b      	sxtb	r3, r3
 8004b94:	0018      	movs	r0, r3
 8004b96:	f7fd fac1 	bl	800211c <OD_getSDOabCode>
 8004b9a:	0003      	movs	r3, r0
 8004b9c:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	751a      	strb	r2, [r3, #20]
 8004ba4:	e02b      	b.n	8004bfe <CO_SDOserver_process+0x19a>
                }
                else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & ODA_SDO_RW) == 0) {
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2228      	movs	r2, #40	; 0x28
 8004baa:	5c9b      	ldrb	r3, [r3, r2]
 8004bac:	001a      	movs	r2, r3
 8004bae:	2303      	movs	r3, #3
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	d105      	bne.n	8004bc0 <CO_SDOserver_process+0x15c>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 8004bb4:	4ba1      	ldr	r3, [pc, #644]	; (8004e3c <CO_SDOserver_process+0x3d8>)
 8004bb6:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	751a      	strb	r2, [r3, #20]
 8004bbe:	e01e      	b.n	8004bfe <CO_SDOserver_process+0x19a>
                    }
                    else if (upload
 8004bc0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00c      	beq.n	8004be0 <CO_SDOserver_process+0x17c>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_R) == 0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2228      	movs	r2, #40	; 0x28
 8004bca:	5c9b      	ldrb	r3, [r3, r2]
 8004bcc:	001a      	movs	r2, r3
 8004bce:	2301      	movs	r3, #1
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d105      	bne.n	8004be0 <CO_SDOserver_process+0x17c>
                    ) {
                        abortCode = CO_SDO_AB_WRITEONLY;
 8004bd4:	4b9a      	ldr	r3, [pc, #616]	; (8004e40 <CO_SDOserver_process+0x3dc>)
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	751a      	strb	r2, [r3, #20]
 8004bde:	e00e      	b.n	8004bfe <CO_SDOserver_process+0x19a>
                    }
                    else if (!upload
 8004be0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <CO_SDOserver_process+0x19a>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_W) == 0
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2228      	movs	r2, #40	; 0x28
 8004bea:	5c9b      	ldrb	r3, [r3, r2]
 8004bec:	001a      	movs	r2, r3
 8004bee:	2302      	movs	r3, #2
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d104      	bne.n	8004bfe <CO_SDOserver_process+0x19a>
                    ) {
                        abortCode = CO_SDO_AB_READONLY;
 8004bf4:	4b93      	ldr	r3, [pc, #588]	; (8004e44 <CO_SDOserver_process+0x3e0>)
 8004bf6:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	751a      	strb	r2, [r3, #20]
                }
            }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            /* load data from object dictionary, if upload and no error */
            if (upload && abortCode == CO_SDO_AB_NONE) {
 8004bfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d046      	beq.n	8004c92 <CO_SDOserver_process+0x22e>
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d143      	bne.n	8004c92 <CO_SDOserver_process+0x22e>
                SDO->bufOffsetRd = SDO->bufOffsetWr = 0;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	22a0      	movs	r2, #160	; 0xa0
 8004c0e:	2100      	movs	r1, #0
 8004c10:	5099      	str	r1, [r3, r2]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	22a0      	movs	r2, #160	; 0xa0
 8004c16:	589a      	ldr	r2, [r3, r2]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	21a4      	movs	r1, #164	; 0xa4
 8004c1c:	505a      	str	r2, [r3, r1]
                SDO->sizeTran = 0;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->finished = false;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	671a      	str	r2, [r3, #112]	; 0x70

                if (readFromOd(SDO, &abortCode, 7, false)) {
 8004c2a:	2328      	movs	r3, #40	; 0x28
 8004c2c:	18f9      	adds	r1, r7, r3
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	2300      	movs	r3, #0
 8004c32:	2207      	movs	r2, #7
 8004c34:	f7ff fe40 	bl	80048b8 <readFromOd>
 8004c38:	1e03      	subs	r3, r0, #0
 8004c3a:	d02a      	beq.n	8004c92 <CO_SDOserver_process+0x22e>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d01a      	beq.n	8004c7a <CO_SDOserver_process+0x216>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a1a      	ldr	r2, [r3, #32]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	665a      	str	r2, [r3, #100]	; 0x64

                        if (SDO->sizeInd == 0) {
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d105      	bne.n	8004c60 <CO_SDOserver_process+0x1fc>
                            SDO->sizeInd = SDO->bufOffsetWr;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	22a0      	movs	r2, #160	; 0xa0
 8004c58:	589a      	ldr	r2, [r3, r2]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	665a      	str	r2, [r3, #100]	; 0x64
 8004c5e:	e018      	b.n	8004c92 <CO_SDOserver_process+0x22e>
                        }
                        else if (SDO->sizeInd != SDO->bufOffsetWr) {
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	21a0      	movs	r1, #160	; 0xa0
 8004c68:	585b      	ldr	r3, [r3, r1]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d011      	beq.n	8004c92 <CO_SDOserver_process+0x22e>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004c6e:	4b76      	ldr	r3, [pc, #472]	; (8004e48 <CO_SDOserver_process+0x3e4>)
 8004c70:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2201      	movs	r2, #1
 8004c76:	751a      	strb	r2, [r3, #20]
 8004c78:	e00b      	b.n	8004c92 <CO_SDOserver_process+0x22e>
                        }
                    }
                    else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2228      	movs	r2, #40	; 0x28
 8004c7e:	5c9b      	ldrb	r3, [r3, r2]
 8004c80:	b25b      	sxtb	r3, r3
                                     ? SDO->OD_IO.stream.dataLength
                                     : 0;
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	db02      	blt.n	8004c8c <CO_SDOserver_process+0x228>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6a1a      	ldr	r2, [r3, #32]
 8004c8a:	e000      	b.n	8004c8e <CO_SDOserver_process+0x22a>
 8004c8c:	2200      	movs	r2, #0
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	665a      	str	r2, [r3, #100]	; 0x64
                }
            }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	7d1b      	ldrb	r3, [r3, #20]
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d100      	bne.n	8004c9e <CO_SDOserver_process+0x23a>
 8004c9c:	e1c5      	b.n	800502a <CO_SDOserver_process+0x5c6>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	7d1b      	ldrb	r3, [r3, #20]
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d100      	bne.n	8004caa <CO_SDOserver_process+0x246>
 8004ca8:	e1bf      	b.n	800502a <CO_SDOserver_process+0x5c6>
        switch (SDO->state) {
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	7d1b      	ldrb	r3, [r3, #20]
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b23      	cmp	r3, #35	; 0x23
 8004cb2:	d100      	bne.n	8004cb6 <CO_SDOserver_process+0x252>
 8004cb4:	e18c      	b.n	8004fd0 <CO_SDOserver_process+0x56c>
 8004cb6:	dd00      	ble.n	8004cba <CO_SDOserver_process+0x256>
 8004cb8:	e1b1      	b.n	800501e <CO_SDOserver_process+0x5ba>
 8004cba:	2b21      	cmp	r3, #33	; 0x21
 8004cbc:	d100      	bne.n	8004cc0 <CO_SDOserver_process+0x25c>
 8004cbe:	e183      	b.n	8004fc8 <CO_SDOserver_process+0x564>
 8004cc0:	dd00      	ble.n	8004cc4 <CO_SDOserver_process+0x260>
 8004cc2:	e1ac      	b.n	800501e <CO_SDOserver_process+0x5ba>
 8004cc4:	2b11      	cmp	r3, #17
 8004cc6:	d003      	beq.n	8004cd0 <CO_SDOserver_process+0x26c>
 8004cc8:	2b13      	cmp	r3, #19
 8004cca:	d100      	bne.n	8004cce <CO_SDOserver_process+0x26a>
 8004ccc:	e101      	b.n	8004ed2 <CO_SDOserver_process+0x46e>
 8004cce:	e1a6      	b.n	800501e <CO_SDOserver_process+0x5ba>
        case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
            if (SDO->CANrxData[0] & 0x02) {
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	223c      	movs	r2, #60	; 0x3c
 8004cd4:	5c9b      	ldrb	r3, [r3, r2]
 8004cd6:	001a      	movs	r2, r3
 8004cd8:	2302      	movs	r3, #2
 8004cda:	4013      	ands	r3, r2
 8004cdc:	d100      	bne.n	8004ce0 <CO_SDOserver_process+0x27c>
 8004cde:	e0b9      	b.n	8004e54 <CO_SDOserver_process+0x3f0>
                /* Expedited transfer, max 4 bytes of data */

                /* Size of OD variable (>0 if indicated) */
                OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	647b      	str	r3, [r7, #68]	; 0x44

                /* Get SDO data size (indicated by SDO client or get from OD) */
                OD_size_t dataSizeToWrite = 4;
 8004ce6:	2304      	movs	r3, #4
 8004ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (SDO->CANrxData[0] & 0x01)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	223c      	movs	r2, #60	; 0x3c
 8004cee:	5c9b      	ldrb	r3, [r3, r2]
 8004cf0:	001a      	movs	r2, r3
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	d00b      	beq.n	8004d10 <CO_SDOserver_process+0x2ac>
                    dataSizeToWrite -= (SDO->CANrxData[0] >> 2) & 0x03;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	223c      	movs	r2, #60	; 0x3c
 8004cfc:	5c9b      	ldrb	r3, [r3, r2]
 8004cfe:	089b      	lsrs	r3, r3, #2
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	001a      	movs	r2, r3
 8004d04:	2303      	movs	r3, #3
 8004d06:	4013      	ands	r3, r2
 8004d08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d0e:	e007      	b.n	8004d20 <CO_SDOserver_process+0x2bc>
                else if (sizeInOd > 0 && sizeInOd < 4)
 8004d10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d004      	beq.n	8004d20 <CO_SDOserver_process+0x2bc>
 8004d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d18:	2b03      	cmp	r3, #3
 8004d1a:	d801      	bhi.n	8004d20 <CO_SDOserver_process+0x2bc>
                    dataSizeToWrite = sizeInOd;
 8004d1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d1e:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* copy data to the temp buffer, swap data if necessary */
                uint8_t buf[6] = {0};
 8004d20:	2020      	movs	r0, #32
 8004d22:	183b      	adds	r3, r7, r0
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	809a      	strh	r2, [r3, #4]
                memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	3340      	adds	r3, #64	; 0x40
 8004d30:	0019      	movs	r1, r3
 8004d32:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d34:	183b      	adds	r3, r7, r0
 8004d36:	0018      	movs	r0, r3
 8004d38:	f00c fe48 	bl	80119cc <memcpy>

                /* If dataType is string, then size of data downloaded may be
                 * shorter as size of OD data buffer. If so, add two zero bytes
                 * to terminate (unicode) string. Shorten also OD data size,
                 * (temporary, send information about EOF into OD_IO.write) */
                if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2228      	movs	r2, #40	; 0x28
 8004d40:	5c9b      	ldrb	r3, [r3, r2]
 8004d42:	b25b      	sxtb	r3, r3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	da17      	bge.n	8004d78 <CO_SDOserver_process+0x314>
                    && (sizeInOd == 0 || dataSizeToWrite < sizeInOd)
 8004d48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <CO_SDOserver_process+0x2f2>
 8004d4e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d210      	bcs.n	8004d78 <CO_SDOserver_process+0x314>
                ) {
                    OD_size_t delta = sizeInOd - dataSizeToWrite;
 8004d56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	643b      	str	r3, [r7, #64]	; 0x40
                    dataSizeToWrite += delta == 1 ? 1 : 2;
 8004d5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d101      	bne.n	8004d68 <CO_SDOserver_process+0x304>
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <CO_SDOserver_process+0x306>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d6c:	18d3      	adds	r3, r2, r3
 8004d6e:	65fb      	str	r3, [r7, #92]	; 0x5c
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d74:	621a      	str	r2, [r3, #32]
                ) {
 8004d76:	e016      	b.n	8004da6 <CO_SDOserver_process+0x342>
                }
                else if (sizeInOd == 0) {
 8004d78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d103      	bne.n	8004d86 <CO_SDOserver_process+0x322>
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d82:	621a      	str	r2, [r3, #32]
 8004d84:	e00f      	b.n	8004da6 <CO_SDOserver_process+0x342>
                }
                /* Verify if size of data downloaded matches data size in OD. */
                else if (dataSizeToWrite != sizeInOd) {
 8004d86:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d00b      	beq.n	8004da6 <CO_SDOserver_process+0x342>
                    abortCode = (dataSizeToWrite > sizeInOd) ?
                                CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8004d8e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d901      	bls.n	8004d9a <CO_SDOserver_process+0x336>
 8004d96:	4b2d      	ldr	r3, [pc, #180]	; (8004e4c <CO_SDOserver_process+0x3e8>)
 8004d98:	e000      	b.n	8004d9c <CO_SDOserver_process+0x338>
 8004d9a:	4b2d      	ldr	r3, [pc, #180]	; (8004e50 <CO_SDOserver_process+0x3ec>)
                    abortCode = (dataSizeToWrite > sizeInOd) ?
 8004d9c:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	751a      	strb	r2, [r3, #20]
                    break;
 8004da4:	e144      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                }

                /* Copy data */
                OD_size_t countWritten = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	61fb      	str	r3, [r7, #28]
                bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	3318      	adds	r3, #24
 8004dae:	0018      	movs	r0, r3
 8004db0:	f7ff f87f 	bl	8003eb2 <OD_mappable>
 8004db4:	0003      	movs	r3, r0
 8004db6:	63fb      	str	r3, [r7, #60]	; 0x3c

                if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8004db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d008      	beq.n	8004dd0 <CO_SDOserver_process+0x36c>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc2:	f3ef 8210 	mrs	r2, PRIMASK
 8004dc6:	633a      	str	r2, [r7, #48]	; 0x30
  return(result);
 8004dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dca:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004dcc:	b672      	cpsid	i
}
 8004dce:	46c0      	nop			; (mov r8, r8)
                ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf,
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3318      	adds	r3, #24
 8004dd8:	0018      	movs	r0, r3
 8004dda:	233b      	movs	r3, #59	; 0x3b
 8004ddc:	18fc      	adds	r4, r7, r3
 8004dde:	231c      	movs	r3, #28
 8004de0:	18fb      	adds	r3, r7, r3
 8004de2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004de4:	2120      	movs	r1, #32
 8004de6:	1879      	adds	r1, r7, r1
 8004de8:	47a8      	blx	r5
 8004dea:	0003      	movs	r3, r0
 8004dec:	7023      	strb	r3, [r4, #0]
                                               dataSizeToWrite, &countWritten);
                if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8004dee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d007      	beq.n	8004e04 <CO_SDOserver_process+0x3a0>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dfe:	f383 8810 	msr	PRIMASK, r3
}
 8004e02:	46c0      	nop			; (mov r8, r8)

                if (odRet != ODR_OK) {
 8004e04:	223b      	movs	r2, #59	; 0x3b
 8004e06:	18bb      	adds	r3, r7, r2
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	b25b      	sxtb	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00b      	beq.n	8004e28 <CO_SDOserver_process+0x3c4>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004e10:	18bb      	adds	r3, r7, r2
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	b25b      	sxtb	r3, r3
 8004e16:	0018      	movs	r0, r3
 8004e18:	f7fd f980 	bl	800211c <OD_getSDOabCode>
 8004e1c:	0003      	movs	r3, r0
 8004e1e:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2201      	movs	r2, #1
 8004e24:	751a      	strb	r2, [r3, #20]
                    break;
 8004e26:	e103      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                }
                else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2212      	movs	r2, #18
 8004e2c:	751a      	strb	r2, [r3, #20]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
                    SDO->finished = true;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	671a      	str	r2, [r3, #112]	; 0x70
#else
                abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                SDO->state = CO_SDO_ST_ABORT;
#endif
            }
            break;
 8004e34:	e0fc      	b.n	8005030 <CO_SDOserver_process+0x5cc>
 8004e36:	46c0      	nop			; (mov r8, r8)
 8004e38:	05040001 	.word	0x05040001
 8004e3c:	06010000 	.word	0x06010000
 8004e40:	06010001 	.word	0x06010001
 8004e44:	06010002 	.word	0x06010002
 8004e48:	06040047 	.word	0x06040047
 8004e4c:	06070012 	.word	0x06070012
 8004e50:	06070013 	.word	0x06070013
                if (SDO->CANrxData[0] & 0x01) {
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	223c      	movs	r2, #60	; 0x3c
 8004e58:	5c9b      	ldrb	r3, [r3, r2]
 8004e5a:	001a      	movs	r2, r3
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d02d      	beq.n	8004ebe <CO_SDOserver_process+0x45a>
                    OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a1b      	ldr	r3, [r3, #32]
 8004e66:	64bb      	str	r3, [r7, #72]	; 0x48
                    memcpy(&size, &SDO->CANrxData[4], sizeof(size));
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	3340      	adds	r3, #64	; 0x40
 8004e6c:	0019      	movs	r1, r3
 8004e6e:	2318      	movs	r3, #24
 8004e70:	18fb      	adds	r3, r7, r3
 8004e72:	2204      	movs	r2, #4
 8004e74:	0018      	movs	r0, r3
 8004e76:	f00c fda9 	bl	80119cc <memcpy>
                    SDO->sizeInd = CO_SWAP_32(size);
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	665a      	str	r2, [r3, #100]	; 0x64
                    if (sizeInOd > 0) {
 8004e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d01e      	beq.n	8004ec4 <CO_SDOserver_process+0x460>
                        if (SDO->sizeInd > sizeInOd) {
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d205      	bcs.n	8004e9c <CO_SDOserver_process+0x438>
                            abortCode = CO_SDO_AB_DATA_LONG;
 8004e90:	4bc7      	ldr	r3, [pc, #796]	; (80051b0 <CO_SDOserver_process+0x74c>)
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2201      	movs	r2, #1
 8004e98:	751a      	strb	r2, [r3, #20]
                            break;
 8004e9a:	e0c9      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                        else if (SDO->sizeInd < sizeInOd
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ea0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d90e      	bls.n	8004ec4 <CO_SDOserver_process+0x460>
                                 && (SDO->OD_IO.stream.attribute & ODA_STR) == 0
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2228      	movs	r2, #40	; 0x28
 8004eaa:	5c9b      	ldrb	r3, [r3, r2]
 8004eac:	b25b      	sxtb	r3, r3
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	db08      	blt.n	8004ec4 <CO_SDOserver_process+0x460>
                            abortCode = CO_SDO_AB_DATA_SHORT;
 8004eb2:	4bc0      	ldr	r3, [pc, #768]	; (80051b4 <CO_SDOserver_process+0x750>)
 8004eb4:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	751a      	strb	r2, [r3, #20]
                            break;
 8004ebc:	e0b8      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                    SDO->sizeInd = 0;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	665a      	str	r2, [r3, #100]	; 0x64
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2212      	movs	r2, #18
 8004ec8:	751a      	strb	r2, [r3, #20]
                SDO->finished = false;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	671a      	str	r2, [r3, #112]	; 0x70
            break;
 8004ed0:	e0ae      	b.n	8005030 <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xE0) == 0x00) {
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	223c      	movs	r2, #60	; 0x3c
 8004ed6:	5c9b      	ldrb	r3, [r3, r2]
 8004ed8:	001a      	movs	r2, r3
 8004eda:	23e0      	movs	r3, #224	; 0xe0
 8004edc:	4013      	ands	r3, r2
 8004ede:	d16d      	bne.n	8004fbc <CO_SDOserver_process+0x558>
                SDO->finished = (SDO->CANrxData[0] & 0x01) != 0;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	223c      	movs	r2, #60	; 0x3c
 8004ee4:	5c9b      	ldrb	r3, [r3, r2]
 8004ee6:	001a      	movs	r2, r3
 8004ee8:	2301      	movs	r3, #1
 8004eea:	4013      	ands	r3, r2
 8004eec:	1e5a      	subs	r2, r3, #1
 8004eee:	4193      	sbcs	r3, r2
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	001a      	movs	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	671a      	str	r2, [r3, #112]	; 0x70

                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	223c      	movs	r2, #60	; 0x3c
 8004efc:	5c9a      	ldrb	r2, [r3, r2]
 8004efe:	2051      	movs	r0, #81	; 0x51
 8004f00:	183b      	adds	r3, r7, r0
 8004f02:	2110      	movs	r1, #16
 8004f04:	400a      	ands	r2, r1
 8004f06:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	226c      	movs	r2, #108	; 0x6c
 8004f0c:	5c9b      	ldrb	r3, [r3, r2]
 8004f0e:	183a      	adds	r2, r7, r0
 8004f10:	7812      	ldrb	r2, [r2, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d005      	beq.n	8004f22 <CO_SDOserver_process+0x4be>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004f16:	4ba8      	ldr	r3, [pc, #672]	; (80051b8 <CO_SDOserver_process+0x754>)
 8004f18:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	751a      	strb	r2, [r3, #20]
                    break;
 8004f20:	e086      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                }

                /* get data size and write data to the buffer */
                OD_size_t count = 7 - ((SDO->CANrxData[0] >> 1) & 0x07);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	223c      	movs	r2, #60	; 0x3c
 8004f26:	5c9b      	ldrb	r3, [r3, r2]
 8004f28:	085b      	lsrs	r3, r3, #1
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	001a      	movs	r2, r3
 8004f30:	2307      	movs	r3, #7
 8004f32:	4013      	ands	r3, r2
 8004f34:	64fb      	str	r3, [r7, #76]	; 0x4c
                memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	337c      	adds	r3, #124	; 0x7c
 8004f3a:	001a      	movs	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	21a0      	movs	r1, #160	; 0xa0
 8004f40:	585b      	ldr	r3, [r3, r1]
 8004f42:	18d0      	adds	r0, r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	333d      	adds	r3, #61	; 0x3d
 8004f48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f4a:	0019      	movs	r1, r3
 8004f4c:	f00c fd3e 	bl	80119cc <memcpy>
                SDO->bufOffsetWr += count;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	22a0      	movs	r2, #160	; 0xa0
 8004f54:	589a      	ldr	r2, [r3, r2]
 8004f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f58:	18d2      	adds	r2, r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	21a0      	movs	r1, #160	; 0xa0
 8004f5e:	505a      	str	r2, [r3, r1]
                SDO->sizeTran += count;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f66:	18d2      	adds	r2, r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	669a      	str	r2, [r3, #104]	; 0x68

                /* if data size exceeds variable size, abort */
                if (SDO->OD_IO.stream.dataLength > 0
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00b      	beq.n	8004f8c <CO_SDOserver_process+0x528>
                    && SDO->sizeTran > SDO->OD_IO.stream.dataLength
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d905      	bls.n	8004f8c <CO_SDOserver_process+0x528>
                ) {
                    abortCode = CO_SDO_AB_DATA_LONG;
 8004f80:	4b8b      	ldr	r3, [pc, #556]	; (80051b0 <CO_SDOserver_process+0x74c>)
 8004f82:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2201      	movs	r2, #1
 8004f88:	751a      	strb	r2, [r3, #20]
                    break;
 8004f8a:	e051      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                }

                /* if necessary, empty the buffer */
                if (SDO->finished
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d106      	bne.n	8004fa2 <CO_SDOserver_process+0x53e>
                    || (CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr)<(7+2)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	22a0      	movs	r2, #160	; 0xa0
 8004f98:	589b      	ldr	r3, [r3, r2]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b08      	cmp	r3, #8
 8004fa0:	d808      	bhi.n	8004fb4 <CO_SDOserver_process+0x550>
                ) {
                    if (!validateAndWriteToOD(SDO, &abortCode, 0, 0))
 8004fa2:	2328      	movs	r3, #40	; 0x28
 8004fa4:	18f9      	adds	r1, r7, r3
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	2300      	movs	r3, #0
 8004faa:	2200      	movs	r2, #0
 8004fac:	f7ff fb64 	bl	8004678 <validateAndWriteToOD>
 8004fb0:	1e03      	subs	r3, r0, #0
 8004fb2:	d03c      	beq.n	800502e <CO_SDOserver_process+0x5ca>
                        break;
                }

                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2214      	movs	r2, #20
 8004fb8:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8004fba:	e039      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 8004fbc:	4b7f      	ldr	r3, [pc, #508]	; (80051bc <CO_SDOserver_process+0x758>)
 8004fbe:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	751a      	strb	r2, [r3, #20]
            break;
 8004fc6:	e033      	b.n	8005030 <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

        case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
            SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2222      	movs	r2, #34	; 0x22
 8004fcc:	751a      	strb	r2, [r3, #20]
            break;
 8004fce:	e02f      	b.n	8005030 <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xEF) == 0x60) {
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	223c      	movs	r2, #60	; 0x3c
 8004fd4:	5c9b      	ldrb	r3, [r3, r2]
 8004fd6:	001a      	movs	r2, r3
 8004fd8:	23ef      	movs	r3, #239	; 0xef
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b60      	cmp	r3, #96	; 0x60
 8004fde:	d118      	bne.n	8005012 <CO_SDOserver_process+0x5ae>
                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	223c      	movs	r2, #60	; 0x3c
 8004fe4:	5c9a      	ldrb	r2, [r3, r2]
 8004fe6:	2052      	movs	r0, #82	; 0x52
 8004fe8:	183b      	adds	r3, r7, r0
 8004fea:	2110      	movs	r1, #16
 8004fec:	400a      	ands	r2, r1
 8004fee:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	226c      	movs	r2, #108	; 0x6c
 8004ff4:	5c9b      	ldrb	r3, [r3, r2]
 8004ff6:	183a      	adds	r2, r7, r0
 8004ff8:	7812      	ldrb	r2, [r2, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d005      	beq.n	800500a <CO_SDOserver_process+0x5a6>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004ffe:	4b6e      	ldr	r3, [pc, #440]	; (80051b8 <CO_SDOserver_process+0x754>)
 8005000:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	751a      	strb	r2, [r3, #20]
                    break;
 8005008:	e012      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                }
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2224      	movs	r2, #36	; 0x24
 800500e:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8005010:	e00e      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 8005012:	4b6a      	ldr	r3, [pc, #424]	; (80051bc <CO_SDOserver_process+0x758>)
 8005014:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	751a      	strb	r2, [r3, #20]
            break;
 800501c:	e008      	b.n	8005030 <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            /* unknown message received */
            abortCode = CO_SDO_AB_CMD;
 800501e:	4b67      	ldr	r3, [pc, #412]	; (80051bc <CO_SDOserver_process+0x758>)
 8005020:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2201      	movs	r2, #1
 8005026:	751a      	strb	r2, [r3, #20]
 8005028:	e002      	b.n	8005030 <CO_SDOserver_process+0x5cc>
        }
        } /* switch (SDO->state) */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        SDO->timeoutTimer = 0;
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	e000      	b.n	8005030 <CO_SDOserver_process+0x5cc>
                        break;
 800502e:	46c0      	nop			; (mov r8, r8)
        SDO->timeoutTimer = 0;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	679a      	str	r2, [r3, #120]	; 0x78
#endif
        timeDifference_us = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	639a      	str	r2, [r3, #56]	; 0x38
    } /* if (isNew) */

    /* Timeout timers and transmit bufferFull flag ****************************/
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
    if (ret == CO_SDO_RT_waitingResponse) {
 8005040:	2367      	movs	r3, #103	; 0x67
 8005042:	18fb      	adds	r3, r7, r3
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	b25b      	sxtb	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	d11f      	bne.n	800508c <CO_SDOserver_process+0x628>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005054:	429a      	cmp	r2, r3
 8005056:	d205      	bcs.n	8005064 <CO_SDOserver_process+0x600>
            SDO->timeoutTimer += timeDifference_us;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	18d2      	adds	r2, r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	679a      	str	r2, [r3, #120]	; 0x78
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800506c:	429a      	cmp	r2, r3
 800506e:	d304      	bcc.n	800507a <CO_SDOserver_process+0x616>
            abortCode = CO_SDO_AB_TIMEOUT;
 8005070:	4b53      	ldr	r3, [pc, #332]	; (80051c0 <CO_SDOserver_process+0x75c>)
 8005072:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <CO_SDOserver_process+0x628>
            ret = CO_SDO_RT_transmittBufferFull;
 8005084:	2367      	movs	r3, #103	; 0x67
 8005086:	18fb      	adds	r3, r7, r3
 8005088:	2204      	movs	r2, #4
 800508a:	701a      	strb	r2, [r3, #0]
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 800508c:	2367      	movs	r3, #103	; 0x67
 800508e:	18fb      	adds	r3, r7, r3
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	b25b      	sxtb	r3, r3
 8005094:	2b01      	cmp	r3, #1
 8005096:	d000      	beq.n	800509a <CO_SDOserver_process+0x636>
 8005098:	e199      	b.n	80053ce <CO_SDOserver_process+0x96a>
        /* clear response buffer */
        memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	3305      	adds	r3, #5
 80050a0:	2208      	movs	r2, #8
 80050a2:	2100      	movs	r1, #0
 80050a4:	0018      	movs	r0, r3
 80050a6:	f00c fcad 	bl	8011a04 <memset>

        switch (SDO->state) {
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	7d1b      	ldrb	r3, [r3, #20]
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b24      	cmp	r3, #36	; 0x24
 80050b2:	d100      	bne.n	80050b6 <CO_SDOserver_process+0x652>
 80050b4:	e0f2      	b.n	800529c <CO_SDOserver_process+0x838>
 80050b6:	dd00      	ble.n	80050ba <CO_SDOserver_process+0x656>
 80050b8:	e18b      	b.n	80053d2 <CO_SDOserver_process+0x96e>
 80050ba:	2b22      	cmp	r3, #34	; 0x22
 80050bc:	d100      	bne.n	80050c0 <CO_SDOserver_process+0x65c>
 80050be:	e081      	b.n	80051c4 <CO_SDOserver_process+0x760>
 80050c0:	dd00      	ble.n	80050c4 <CO_SDOserver_process+0x660>
 80050c2:	e186      	b.n	80053d2 <CO_SDOserver_process+0x96e>
 80050c4:	2b12      	cmp	r3, #18
 80050c6:	d002      	beq.n	80050ce <CO_SDOserver_process+0x66a>
 80050c8:	2b14      	cmp	r3, #20
 80050ca:	d042      	beq.n	8005152 <CO_SDOserver_process+0x6ee>
            break;
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            break;
 80050cc:	e181      	b.n	80053d2 <CO_SDOserver_process+0x96e>
            SDO->CANtxBuff->data[0] = 0x60;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	2260      	movs	r2, #96	; 0x60
 80050d4:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80050e6:	0a1b      	lsrs	r3, r3, #8
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	b2d2      	uxtb	r2, r2
 80050f0:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	2136      	movs	r1, #54	; 0x36
 80050fa:	5c52      	ldrb	r2, [r2, r1]
 80050fc:	721a      	strb	r2, [r3, #8]
            SDO->timeoutTimer = 0;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	0019      	movs	r1, r3
 800510e:	0010      	movs	r0, r2
 8005110:	f003 f90e 	bl	8008330 <CO_CANsend>
            if (SDO->finished) {
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005118:	2b00      	cmp	r3, #0
 800511a:	d007      	beq.n	800512c <CO_SDOserver_process+0x6c8>
                SDO->state = CO_SDO_ST_IDLE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8005122:	2367      	movs	r3, #103	; 0x67
 8005124:	18fb      	adds	r3, r7, r3
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
            break;
 800512a:	e155      	b.n	80053d8 <CO_SDOserver_process+0x974>
                SDO->toggle = 0x00;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	226c      	movs	r2, #108	; 0x6c
 8005130:	2100      	movs	r1, #0
 8005132:	5499      	strb	r1, [r3, r2]
                SDO->sizeTran = 0;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->bufOffsetWr = 0;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	22a0      	movs	r2, #160	; 0xa0
 800513e:	2100      	movs	r1, #0
 8005140:	5099      	str	r1, [r3, r2]
                SDO->bufOffsetRd = 0;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	22a4      	movs	r2, #164	; 0xa4
 8005146:	2100      	movs	r1, #0
 8005148:	5099      	str	r1, [r3, r2]
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2213      	movs	r2, #19
 800514e:	751a      	strb	r2, [r3, #20]
            break;
 8005150:	e142      	b.n	80053d8 <CO_SDOserver_process+0x974>
            SDO->CANtxBuff->data[0] = 0x20 | SDO->toggle;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	226c      	movs	r2, #108	; 0x6c
 8005156:	5c9a      	ldrb	r2, [r3, r2]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2120      	movs	r1, #32
 800515e:	430a      	orrs	r2, r1
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	226c      	movs	r2, #108	; 0x6c
 8005168:	5c9b      	ldrb	r3, [r3, r2]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <CO_SDOserver_process+0x70e>
 800516e:	2110      	movs	r1, #16
 8005170:	e000      	b.n	8005174 <CO_SDOserver_process+0x710>
 8005172:	2100      	movs	r1, #0
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	226c      	movs	r2, #108	; 0x6c
 8005178:	5499      	strb	r1, [r3, r2]
            SDO->timeoutTimer = 0;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	0019      	movs	r1, r3
 800518a:	0010      	movs	r0, r2
 800518c:	f003 f8d0 	bl	8008330 <CO_CANsend>
            if (SDO->finished) {
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <CO_SDOserver_process+0x744>
                SDO->state = CO_SDO_ST_IDLE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 800519e:	2367      	movs	r3, #103	; 0x67
 80051a0:	18fb      	adds	r3, r7, r3
 80051a2:	2200      	movs	r2, #0
 80051a4:	701a      	strb	r2, [r3, #0]
            break;
 80051a6:	e117      	b.n	80053d8 <CO_SDOserver_process+0x974>
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2213      	movs	r2, #19
 80051ac:	751a      	strb	r2, [r3, #20]
            break;
 80051ae:	e113      	b.n	80053d8 <CO_SDOserver_process+0x974>
 80051b0:	06070012 	.word	0x06070012
 80051b4:	06070013 	.word	0x06070013
 80051b8:	05030000 	.word	0x05030000
 80051bc:	05040001 	.word	0x05040001
 80051c0:	05040000 	.word	0x05040000
            if (SDO->sizeInd > 0 && SDO->sizeInd <= 4) {
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d025      	beq.n	8005218 <CO_SDOserver_process+0x7b4>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	d821      	bhi.n	8005218 <CO_SDOserver_process+0x7b4>
                SDO->CANtxBuff->data[0] = (uint8_t)(0x43|((4-SDO->sizeInd)<<2));
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2204      	movs	r2, #4
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	2143      	movs	r1, #67	; 0x43
 80051ea:	430a      	orrs	r2, r1
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	715a      	strb	r2, [r3, #5]
                memcpy(&SDO->CANtxBuff->data[4], &SDO->buf, SDO->sizeInd);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	3309      	adds	r3, #9
 80051f6:	0018      	movs	r0, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	337c      	adds	r3, #124	; 0x7c
 80051fc:	0019      	movs	r1, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005202:	001a      	movs	r2, r3
 8005204:	f00c fbe2 	bl	80119cc <memcpy>
                SDO->state = CO_SDO_ST_IDLE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 800520e:	2367      	movs	r3, #103	; 0x67
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	2200      	movs	r2, #0
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	e024      	b.n	8005262 <CO_SDOserver_process+0x7fe>
                if (SDO->sizeInd > 0) {
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800521c:	2b00      	cmp	r3, #0
 800521e:	d012      	beq.n	8005246 <CO_SDOserver_process+0x7e2>
                    uint32_t sizeInd = SDO->sizeInd;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005224:	637b      	str	r3, [r7, #52]	; 0x34
                    uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 8005226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005228:	617b      	str	r3, [r7, #20]
                    SDO->CANtxBuff->data[0] = 0x41;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2241      	movs	r2, #65	; 0x41
 8005230:	715a      	strb	r2, [r3, #5]
                    memcpy(&SDO->CANtxBuff->data[4],
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	3309      	adds	r3, #9
 8005238:	2214      	movs	r2, #20
 800523a:	18b9      	adds	r1, r7, r2
 800523c:	2204      	movs	r2, #4
 800523e:	0018      	movs	r0, r3
 8005240:	f00c fbc4 	bl	80119cc <memcpy>
 8005244:	e003      	b.n	800524e <CO_SDOserver_process+0x7ea>
                    SDO->CANtxBuff->data[0] = 0x40;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	2240      	movs	r2, #64	; 0x40
 800524c:	715a      	strb	r2, [r3, #5]
                SDO->toggle = 0x00;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	226c      	movs	r2, #108	; 0x6c
 8005252:	2100      	movs	r1, #0
 8005254:	5499      	strb	r1, [r3, r2]
                SDO->timeoutTimer = 0;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2223      	movs	r2, #35	; 0x23
 8005260:	751a      	strb	r2, [r3, #20]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	b2d2      	uxtb	r2, r2
 800526c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8005272:	0a1b      	lsrs	r3, r3, #8
 8005274:	b29a      	uxth	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	b2d2      	uxtb	r2, r2
 800527c:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	2136      	movs	r1, #54	; 0x36
 8005286:	5c52      	ldrb	r2, [r2, r1]
 8005288:	721a      	strb	r2, [r3, #8]
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	0019      	movs	r1, r3
 8005294:	0010      	movs	r0, r2
 8005296:	f003 f84b 	bl	8008330 <CO_CANsend>
            break;
 800529a:	e09d      	b.n	80053d8 <CO_SDOserver_process+0x974>
            if (!readFromOd(SDO, &abortCode, 7, false))
 800529c:	2328      	movs	r3, #40	; 0x28
 800529e:	18f9      	adds	r1, r7, r3
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	2300      	movs	r3, #0
 80052a4:	2207      	movs	r2, #7
 80052a6:	f7ff fb07 	bl	80048b8 <readFromOd>
 80052aa:	1e03      	subs	r3, r0, #0
 80052ac:	d100      	bne.n	80052b0 <CO_SDOserver_process+0x84c>
 80052ae:	e092      	b.n	80053d6 <CO_SDOserver_process+0x972>
            SDO->CANtxBuff->data[0] = SDO->toggle;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	216c      	movs	r1, #108	; 0x6c
 80052b8:	5c52      	ldrb	r2, [r2, r1]
 80052ba:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	226c      	movs	r2, #108	; 0x6c
 80052c0:	5c9b      	ldrb	r3, [r3, r2]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <CO_SDOserver_process+0x866>
 80052c6:	2110      	movs	r1, #16
 80052c8:	e000      	b.n	80052cc <CO_SDOserver_process+0x868>
 80052ca:	2100      	movs	r1, #0
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	226c      	movs	r2, #108	; 0x6c
 80052d0:	5499      	strb	r1, [r3, r2]
            OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	22a0      	movs	r2, #160	; 0xa0
 80052d6:	589a      	ldr	r2, [r3, r2]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	21a4      	movs	r1, #164	; 0xa4
 80052dc:	585b      	ldr	r3, [r3, r1]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	65bb      	str	r3, [r7, #88]	; 0x58
            if (count < 7 || (SDO->finished && count == 7)) {
 80052e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052e4:	2b06      	cmp	r3, #6
 80052e6:	d906      	bls.n	80052f6 <CO_SDOserver_process+0x892>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d01c      	beq.n	800532a <CO_SDOserver_process+0x8c6>
 80052f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052f2:	2b07      	cmp	r3, #7
 80052f4:	d119      	bne.n	800532a <CO_SDOserver_process+0x8c6>
                SDO->CANtxBuff->data[0] |= ((7 - count) << 1) | 0x01;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	795a      	ldrb	r2, [r3, #5]
 80052fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2107      	movs	r1, #7
 8005302:	1acb      	subs	r3, r1, r3
 8005304:	b2db      	uxtb	r3, r3
 8005306:	18db      	adds	r3, r3, r3
 8005308:	b2db      	uxtb	r3, r3
 800530a:	4313      	orrs	r3, r2
 800530c:	b2da      	uxtb	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2101      	movs	r1, #1
 8005314:	430a      	orrs	r2, r1
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8005320:	2367      	movs	r3, #103	; 0x67
 8005322:	18fb      	adds	r3, r7, r3
 8005324:	2200      	movs	r2, #0
 8005326:	701a      	strb	r2, [r3, #0]
 8005328:	e007      	b.n	800533a <CO_SDOserver_process+0x8d6>
                SDO->timeoutTimer = 0;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2223      	movs	r2, #35	; 0x23
 8005334:	751a      	strb	r2, [r3, #20]
                count = 7;
 8005336:	2307      	movs	r3, #7
 8005338:	65bb      	str	r3, [r7, #88]	; 0x58
            memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd,
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	1d98      	adds	r0, r3, #6
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	337c      	adds	r3, #124	; 0x7c
 8005344:	001a      	movs	r2, r3
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	21a4      	movs	r1, #164	; 0xa4
 800534a:	585b      	ldr	r3, [r3, r1]
 800534c:	18d3      	adds	r3, r2, r3
 800534e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005350:	0019      	movs	r1, r3
 8005352:	f00c fb3b 	bl	80119cc <memcpy>
            SDO->bufOffsetRd += count;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	22a4      	movs	r2, #164	; 0xa4
 800535a:	589a      	ldr	r2, [r3, r2]
 800535c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800535e:	18d2      	adds	r2, r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	21a4      	movs	r1, #164	; 0xa4
 8005364:	505a      	str	r2, [r3, r1]
            SDO->sizeTran += count;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800536a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800536c:	18d2      	adds	r2, r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	669a      	str	r2, [r3, #104]	; 0x68
            if (SDO->sizeInd > 0) {
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005376:	2b00      	cmp	r3, #0
 8005378:	d020      	beq.n	80053bc <CO_SDOserver_process+0x958>
                if (SDO->sizeTran > SDO->sizeInd) {
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005382:	429a      	cmp	r2, r3
 8005384:	d905      	bls.n	8005392 <CO_SDOserver_process+0x92e>
                    abortCode = CO_SDO_AB_DATA_LONG;
 8005386:	4b36      	ldr	r3, [pc, #216]	; (8005460 <CO_SDOserver_process+0x9fc>)
 8005388:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2201      	movs	r2, #1
 800538e:	751a      	strb	r2, [r3, #20]
                    break;
 8005390:	e022      	b.n	80053d8 <CO_SDOserver_process+0x974>
                else if (ret == CO_SDO_RT_ok_communicationEnd
 8005392:	2167      	movs	r1, #103	; 0x67
 8005394:	187b      	adds	r3, r7, r1
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	b25b      	sxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10e      	bne.n	80053bc <CO_SDOserver_process+0x958>
                         && SDO->sizeTran < SDO->sizeInd
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d208      	bcs.n	80053bc <CO_SDOserver_process+0x958>
                    abortCode = CO_SDO_AB_DATA_SHORT;
 80053aa:	4b2e      	ldr	r3, [pc, #184]	; (8005464 <CO_SDOserver_process+0xa00>)
 80053ac:	62bb      	str	r3, [r7, #40]	; 0x28
                    ret = CO_SDO_RT_waitingResponse;
 80053ae:	187b      	adds	r3, r7, r1
 80053b0:	2201      	movs	r2, #1
 80053b2:	701a      	strb	r2, [r3, #0]
                    SDO->state = CO_SDO_ST_ABORT;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2201      	movs	r2, #1
 80053b8:	751a      	strb	r2, [r3, #20]
                    break;
 80053ba:	e00d      	b.n	80053d8 <CO_SDOserver_process+0x974>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	0019      	movs	r1, r3
 80053c6:	0010      	movs	r0, r2
 80053c8:	f002 ffb2 	bl	8008330 <CO_CANsend>
            break;
 80053cc:	e004      	b.n	80053d8 <CO_SDOserver_process+0x974>
        }
        } /* switch (SDO->state) */
    }
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	e002      	b.n	80053d8 <CO_SDOserver_process+0x974>
            break;
 80053d2:	46c0      	nop			; (mov r8, r8)
 80053d4:	e000      	b.n	80053d8 <CO_SDOserver_process+0x974>
                break;
 80053d6:	46c0      	nop			; (mov r8, r8)

    if (ret == CO_SDO_RT_waitingResponse) {
 80053d8:	2467      	movs	r4, #103	; 0x67
 80053da:	193b      	adds	r3, r7, r4
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	b25b      	sxtb	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d135      	bne.n	8005450 <CO_SDOserver_process+0x9ec>
        if (SDO->state == CO_SDO_ST_ABORT) {
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	7d1b      	ldrb	r3, [r3, #20]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d130      	bne.n	8005450 <CO_SDOserver_process+0x9ec>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	613b      	str	r3, [r7, #16]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2280      	movs	r2, #128	; 0x80
 80053f8:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	b2d2      	uxtb	r2, r2
 8005404:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800540a:	0a1b      	lsrs	r3, r3, #8
 800540c:	b29a      	uxth	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	2136      	movs	r1, #54	; 0x36
 800541e:	5c52      	ldrb	r2, [r2, r1]
 8005420:	721a      	strb	r2, [r3, #8]

            memcpy(&SDO->CANtxBuff->data[4], &code, sizeof(code));
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	3309      	adds	r3, #9
 8005428:	2210      	movs	r2, #16
 800542a:	18b9      	adds	r1, r7, r2
 800542c:	2204      	movs	r2, #4
 800542e:	0018      	movs	r0, r3
 8005430:	f00c facc 	bl	80119cc <memcpy>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	0019      	movs	r1, r3
 800543e:	0010      	movs	r0, r2
 8005440:	f002 ff76 	bl	8008330 <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 800544a:	193b      	adds	r3, r7, r4
 800544c:	22f6      	movs	r2, #246	; 0xf6
 800544e:	701a      	strb	r2, [r3, #0]
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 8005450:	2367      	movs	r3, #103	; 0x67
 8005452:	18fb      	adds	r3, r7, r3
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	b25b      	sxtb	r3, r3
}
 8005458:	0018      	movs	r0, r3
 800545a:	46bd      	mov	sp, r7
 800545c:	b01a      	add	sp, #104	; 0x68
 800545e:	bdb0      	pop	{r4, r5, r7, pc}
 8005460:	06070012 	.word	0x06070012
 8005464:	06070013 	.word	0x06070013

08005468 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8005474:	210f      	movs	r1, #15
 8005476:	187b      	adds	r3, r7, r1
 8005478:	701a      	strb	r2, [r3, #0]
 800547a:	187b      	adds	r3, r7, r1
 800547c:	781b      	ldrb	r3, [r3, #0]
}
 800547e:	0018      	movs	r0, r3
 8005480:	46bd      	mov	sp, r7
 8005482:	b004      	add	sp, #16
 8005484:	bd80      	pop	{r7, pc}

08005486 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8005486:	b580      	push	{r7, lr}
 8005488:	b084      	sub	sp, #16
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	230c      	movs	r3, #12
 8005492:	18fb      	adds	r3, r7, r3
 8005494:	2204      	movs	r2, #4
 8005496:	0018      	movs	r0, r3
 8005498:	f00c faa1 	bl	80119de <memmove>
 800549c:	68fb      	ldr	r3, [r7, #12]
}
 800549e:	0018      	movs	r0, r3
 80054a0:	46bd      	mov	sp, r7
 80054a2:	b004      	add	sp, #16
 80054a4:	bd80      	pop	{r7, pc}

080054a6 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b082      	sub	sp, #8
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d002      	beq.n	80054ba <OD_getIndex+0x14>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	e000      	b.n	80054bc <OD_getIndex+0x16>
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	0018      	movs	r0, r3
 80054be:	46bd      	mov	sp, r7
 80054c0:	b002      	add	sp, #8
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <OD_extension_init>:
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <OD_extension_init+0x14>
 80054d4:	2305      	movs	r3, #5
 80054d6:	e003      	b.n	80054e0 <OD_extension_init+0x1c>
    entry->extension = extension;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	0018      	movs	r0, r3
 80054e2:	46bd      	mov	sp, r7
 80054e4:	b002      	add	sp, #8
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <OD_get_u8>:
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af02      	add	r7, sp, #8
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	603b      	str	r3, [r7, #0]
 80054f4:	200b      	movs	r0, #11
 80054f6:	183b      	adds	r3, r7, r0
 80054f8:	1c0a      	adds	r2, r1, #0
 80054fa:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	183b      	adds	r3, r7, r0
 8005500:	7819      	ldrb	r1, [r3, #0]
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	9300      	str	r3, [sp, #0]
 8005508:	2301      	movs	r3, #1
 800550a:	f7fc fe25 	bl	8002158 <OD_get_value>
 800550e:	0003      	movs	r3, r0
}
 8005510:	0018      	movs	r0, r3
 8005512:	46bd      	mov	sp, r7
 8005514:	b004      	add	sp, #16
 8005516:	bd80      	pop	{r7, pc}

08005518 <OD_get_u32>:
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af02      	add	r7, sp, #8
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	607a      	str	r2, [r7, #4]
 8005522:	603b      	str	r3, [r7, #0]
 8005524:	200b      	movs	r0, #11
 8005526:	183b      	adds	r3, r7, r0
 8005528:	1c0a      	adds	r2, r1, #0
 800552a:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	183b      	adds	r3, r7, r0
 8005530:	7819      	ldrb	r1, [r3, #0]
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	2304      	movs	r3, #4
 800553a:	f7fc fe0d 	bl	8002158 <OD_get_value>
 800553e:	0003      	movs	r3, r0
}
 8005540:	0018      	movs	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	b004      	add	sp, #16
 8005546:	bd80      	pop	{r7, pc}

08005548 <CO_SYNCsend>:
 *
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t CO_SYNCsend(CO_SYNC_t *SYNC) {
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	7c9b      	ldrb	r3, [r3, #18]
 8005554:	3301      	adds	r3, #1
 8005556:	b2da      	uxtb	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	749a      	strb	r2, [r3, #18]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	7c9a      	ldrb	r2, [r3, #18]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	7c5b      	ldrb	r3, [r3, #17]
 8005564:	429a      	cmp	r2, r3
 8005566:	d902      	bls.n	800556e <CO_SYNCsend+0x26>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	749a      	strb	r2, [r3, #18]
    SYNC->timer = 0;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	425a      	negs	r2, r3
 800557a:	4153      	adcs	r3, r2
 800557c:	b2db      	uxtb	r3, r3
 800557e:	001a      	movs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	7c92      	ldrb	r2, [r2, #18]
 800558c:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005596:	0019      	movs	r1, r3
 8005598:	0010      	movs	r0, r2
 800559a:	f002 fec9 	bl	8008330 <CO_CANsend>
 800559e:	0003      	movs	r3, r0
}
 80055a0:	0018      	movs	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	b002      	add	sp, #8
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, void *msg) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC = object;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 80055b6:	210f      	movs	r1, #15
 80055b8:	187b      	adds	r3, r7, r1
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	7912      	ldrb	r2, [r2, #4]
 80055be:	701a      	strb	r2, [r3, #0]
    bool_t syncReceived = false;
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0) {
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	7c5b      	ldrb	r3, [r3, #17]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d10f      	bne.n	80055ec <CO_SYNC_receive+0x44>
        if (DLC == 0) {
 80055cc:	187b      	adds	r3, r7, r1
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d102      	bne.n	80055da <CO_SYNC_receive+0x32>
            syncReceived = true;
 80055d4:	2301      	movs	r3, #1
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	e020      	b.n	800561c <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x40;
 80055da:	230f      	movs	r3, #15
 80055dc:	18fb      	adds	r3, r7, r3
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	2240      	movs	r2, #64	; 0x40
 80055e2:	4313      	orrs	r3, r2
 80055e4:	b2da      	uxtb	r2, r3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	721a      	strb	r2, [r3, #8]
 80055ea:	e017      	b.n	800561c <CO_SYNC_receive+0x74>
        }
    }
    else {
        if (DLC == 1) {
 80055ec:	230f      	movs	r3, #15
 80055ee:	18fb      	adds	r3, r7, r3
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d109      	bne.n	800560a <CO_SYNC_receive+0x62>
            uint8_t *data = CO_CANrxMsg_readData(msg);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	3305      	adds	r3, #5
 80055fa:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	781a      	ldrb	r2, [r3, #0]
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 8005604:	2301      	movs	r3, #1
 8005606:	617b      	str	r3, [r7, #20]
 8005608:	e008      	b.n	800561c <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x80;
 800560a:	230f      	movs	r3, #15
 800560c:	18fb      	adds	r3, r7, r3
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	2280      	movs	r2, #128	; 0x80
 8005612:	4252      	negs	r2, r2
 8005614:	4313      	orrs	r3, r2
 8005616:	b2da      	uxtb	r2, r3
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00a      	beq.n	8005638 <CO_SYNC_receive+0x90>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	425a      	negs	r2, r3
 8005628:	4153      	adcs	r3, r2
 800562a:	b2db      	uxtb	r3, r3
 800562c:	001a      	movs	r2, r3
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	2201      	movs	r2, #1
 8005636:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 8005638:	46c0      	nop			; (mov r8, r8)
 800563a:	46bd      	mov	sp, r7
 800563c:	b006      	add	sp, #24
 800563e:	bd80      	pop	{r7, pc}

08005640 <OD_write_1005>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1005(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005642:	b08f      	sub	sp, #60	; 0x3c
 8005644:	af04      	add	r7, sp, #16
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	607a      	str	r2, [r7, #4]
 800564c:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00c      	beq.n	800566e <OD_write_1005+0x2e>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	7c5b      	ldrb	r3, [r3, #17]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d108      	bne.n	800566e <OD_write_1005+0x2e>
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <OD_write_1005+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b04      	cmp	r3, #4
 8005666:	d102      	bne.n	800566e <OD_write_1005+0x2e>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <OD_write_1005+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 800566e:	2309      	movs	r3, #9
 8005670:	e0c6      	b.n	8005800 <OD_write_1005+0x1c0>
    }

    CO_SYNC_t *SYNC = stream->object;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	0018      	movs	r0, r3
 800567c:	f7ff ff03 	bl	8005486 <CO_getUint32>
 8005680:	0003      	movs	r3, r0
 8005682:	623b      	str	r3, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FF);
 8005684:	6a3b      	ldr	r3, [r7, #32]
 8005686:	b29a      	uxth	r2, r3
 8005688:	211e      	movs	r1, #30
 800568a:	187b      	adds	r3, r7, r1
 800568c:	0552      	lsls	r2, r2, #21
 800568e:	0d52      	lsrs	r2, r2, #21
 8005690:	801a      	strh	r2, [r3, #0]

    /* verify written value */
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    bool_t isProducer = (cobIdSync & 0x40000000) != 0;
 8005692:	6a3a      	ldr	r2, [r7, #32]
 8005694:	2380      	movs	r3, #128	; 0x80
 8005696:	05db      	lsls	r3, r3, #23
 8005698:	4013      	ands	r3, r2
 800569a:	1e5a      	subs	r2, r3, #1
 800569c:	4193      	sbcs	r3, r2
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	61bb      	str	r3, [r7, #24]
    if ((cobIdSync & 0xBFFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 80056a2:	6a3b      	ldr	r3, [r7, #32]
 80056a4:	4a58      	ldr	r2, [pc, #352]	; (8005808 <OD_write_1005+0x1c8>)
 80056a6:	4013      	ands	r3, r2
 80056a8:	d14b      	bne.n	8005742 <OD_write_1005+0x102>
 80056aa:	187b      	adds	r3, r7, r1
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	2b7f      	cmp	r3, #127	; 0x7f
 80056b0:	d947      	bls.n	8005742 <OD_write_1005+0x102>
 80056b2:	187b      	adds	r3, r7, r1
 80056b4:	881a      	ldrh	r2, [r3, #0]
 80056b6:	2380      	movs	r3, #128	; 0x80
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d905      	bls.n	80056ca <OD_write_1005+0x8a>
 80056be:	187b      	adds	r3, r7, r1
 80056c0:	881a      	ldrh	r2, [r3, #0]
 80056c2:	23c0      	movs	r3, #192	; 0xc0
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d93b      	bls.n	8005742 <OD_write_1005+0x102>
 80056ca:	211e      	movs	r1, #30
 80056cc:	187b      	adds	r3, r7, r1
 80056ce:	881a      	ldrh	r2, [r3, #0]
 80056d0:	23b0      	movs	r3, #176	; 0xb0
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d905      	bls.n	80056e4 <OD_write_1005+0xa4>
 80056d8:	187b      	adds	r3, r7, r1
 80056da:	881a      	ldrh	r2, [r3, #0]
 80056dc:	23c0      	movs	r3, #192	; 0xc0
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d32e      	bcc.n	8005742 <OD_write_1005+0x102>
 80056e4:	211e      	movs	r1, #30
 80056e6:	187b      	adds	r3, r7, r1
 80056e8:	881a      	ldrh	r2, [r3, #0]
 80056ea:	23c0      	movs	r3, #192	; 0xc0
 80056ec:	00db      	lsls	r3, r3, #3
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d905      	bls.n	80056fe <OD_write_1005+0xbe>
 80056f2:	187b      	adds	r3, r7, r1
 80056f4:	881a      	ldrh	r2, [r3, #0]
 80056f6:	23d0      	movs	r3, #208	; 0xd0
 80056f8:	00db      	lsls	r3, r3, #3
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d321      	bcc.n	8005742 <OD_write_1005+0x102>
 80056fe:	211e      	movs	r1, #30
 8005700:	187b      	adds	r3, r7, r1
 8005702:	881a      	ldrh	r2, [r3, #0]
 8005704:	23dc      	movs	r3, #220	; 0xdc
 8005706:	00db      	lsls	r3, r3, #3
 8005708:	429a      	cmp	r2, r3
 800570a:	d305      	bcc.n	8005718 <OD_write_1005+0xd8>
 800570c:	187b      	adds	r3, r7, r1
 800570e:	881a      	ldrh	r2, [r3, #0]
 8005710:	23e0      	movs	r3, #224	; 0xe0
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	429a      	cmp	r2, r3
 8005716:	d314      	bcc.n	8005742 <OD_write_1005+0x102>
 8005718:	211e      	movs	r1, #30
 800571a:	187b      	adds	r3, r7, r1
 800571c:	881a      	ldrh	r2, [r3, #0]
 800571e:	23e0      	movs	r3, #224	; 0xe0
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	429a      	cmp	r2, r3
 8005724:	d80d      	bhi.n	8005742 <OD_write_1005+0x102>
        || (SYNC->isProducer && isProducer && CAN_ID != SYNC->CAN_ID)
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00b      	beq.n	8005746 <OD_write_1005+0x106>
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d008      	beq.n	8005746 <OD_write_1005+0x106>
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	2244      	movs	r2, #68	; 0x44
 8005738:	5a9b      	ldrh	r3, [r3, r2]
 800573a:	187a      	adds	r2, r7, r1
 800573c:	8812      	ldrh	r2, [r2, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d001      	beq.n	8005746 <OD_write_1005+0x106>
    ) {
        return ODR_INVALID_VALUE;
 8005742:	230f      	movs	r3, #15
 8005744:	e05c      	b.n	8005800 <OD_write_1005+0x1c0>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	2244      	movs	r2, #68	; 0x44
 800574a:	5a9b      	ldrh	r3, [r3, r2]
 800574c:	261e      	movs	r6, #30
 800574e:	19ba      	adds	r2, r7, r6
 8005750:	8812      	ldrh	r2, [r2, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d041      	beq.n	80057da <OD_write_1005+0x19a>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(
 8005756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005758:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575c:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 800575e:	2317      	movs	r3, #23
 8005760:	18fc      	adds	r4, r7, r3
 8005762:	4d2a      	ldr	r5, [pc, #168]	; (800580c <OD_write_1005+0x1cc>)
 8005764:	19bb      	adds	r3, r7, r6
 8005766:	881a      	ldrh	r2, [r3, #0]
 8005768:	4b29      	ldr	r3, [pc, #164]	; (8005810 <OD_write_1005+0x1d0>)
 800576a:	9302      	str	r3, [sp, #8]
 800576c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576e:	9301      	str	r3, [sp, #4]
 8005770:	2300      	movs	r3, #0
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	002b      	movs	r3, r5
 8005776:	f002 fcab 	bl	80080d0 <CO_CANrxBufferInit>
 800577a:	0003      	movs	r3, r0
 800577c:	7023      	strb	r3, [r4, #0]
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/

        if (CANret != CO_ERROR_NO) {
 800577e:	2317      	movs	r3, #23
 8005780:	18fb      	adds	r3, r7, r3
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	b25b      	sxtb	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <OD_write_1005+0x14e>
            return ODR_DEV_INCOMPAT;
 800578a:	2309      	movs	r3, #9
 800578c:	e038      	b.n	8005800 <OD_write_1005+0x1c0>
        }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	224c      	movs	r2, #76	; 0x4c
 8005796:	5a99      	ldrh	r1, [r3, r2]
            SYNC->CANdevTx,     /* CAN device */
            SYNC->CANdevTxIdx,  /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            SYNC->counterOverflowValue != 0 ? 1 : 0, /* number of data bytes */
 8005798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579a:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 800579c:	1e5a      	subs	r2, r3, #1
 800579e:	4193      	sbcs	r3, r2
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	001c      	movs	r4, r3
 80057a4:	231e      	movs	r3, #30
 80057a6:	18fb      	adds	r3, r7, r3
 80057a8:	881a      	ldrh	r2, [r3, #0]
 80057aa:	2300      	movs	r3, #0
 80057ac:	9301      	str	r3, [sp, #4]
 80057ae:	9400      	str	r4, [sp, #0]
 80057b0:	2300      	movs	r3, #0
 80057b2:	f002 fcf5 	bl	80081a0 <CO_CANtxBufferInit>
 80057b6:	0002      	movs	r2, r0
 80057b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ba:	629a      	str	r2, [r3, #40]	; 0x28
            0);                 /* synchronous message flag bit */

        if (SYNC->CANtxBuff == NULL) {
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d104      	bne.n	80057ce <OD_write_1005+0x18e>
            SYNC->isProducer = false;
 80057c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c6:	2200      	movs	r2, #0
 80057c8:	625a      	str	r2, [r3, #36]	; 0x24
            return ODR_DEV_INCOMPAT;
 80057ca:	2309      	movs	r3, #9
 80057cc:	e018      	b.n	8005800 <OD_write_1005+0x1c0>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	221e      	movs	r2, #30
 80057d2:	18ba      	adds	r2, r7, r2
 80057d4:	2144      	movs	r1, #68	; 0x44
 80057d6:	8812      	ldrh	r2, [r2, #0]
 80057d8:	525a      	strh	r2, [r3, r1]
    }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = isProducer;
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	625a      	str	r2, [r3, #36]	; 0x24
    if (isProducer) {
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d005      	beq.n	80057f2 <OD_write_1005+0x1b2>
        SYNC->counter = 0;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e8:	2200      	movs	r2, #0
 80057ea:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 80057ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ee:	2200      	movs	r2, #0
 80057f0:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f7fc fa95 	bl	8001d28 <OD_writeOriginal>
 80057fe:	0003      	movs	r3, r0
}
 8005800:	0018      	movs	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	b00b      	add	sp, #44	; 0x2c
 8005806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005808:	bffff800 	.word	0xbffff800
 800580c:	000007ff 	.word	0x000007ff
 8005810:	080055a9 	.word	0x080055a9

08005814 <OD_write_1019>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1019(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005814:	b5b0      	push	{r4, r5, r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af02      	add	r7, sp, #8
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00c      	beq.n	8005842 <OD_write_1019+0x2e>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	7c5b      	ldrb	r3, [r3, #17]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d108      	bne.n	8005842 <OD_write_1019+0x2e>
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d005      	beq.n	8005842 <OD_write_1019+0x2e>
        || count != sizeof(uint8_t) || countWritten == NULL
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d102      	bne.n	8005842 <OD_write_1019+0x2e>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <OD_write_1019+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8005842:	2309      	movs	r3, #9
 8005844:	e048      	b.n	80058d8 <OD_write_1019+0xc4>
    }

    CO_SYNC_t *SYNC = stream->object;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 800584c:	2513      	movs	r5, #19
 800584e:	197c      	adds	r4, r7, r5
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	0018      	movs	r0, r3
 8005854:	f7ff fe08 	bl	8005468 <CO_getUint8>
 8005858:	0003      	movs	r3, r0
 800585a:	7023      	strb	r3, [r4, #0]

    /* verify written value */
    if (syncCounterOvf == 1 || syncCounterOvf > 240) {
 800585c:	197b      	adds	r3, r7, r5
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d003      	beq.n	800586c <OD_write_1019+0x58>
 8005864:	197b      	adds	r3, r7, r5
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	2bf0      	cmp	r3, #240	; 0xf0
 800586a:	d901      	bls.n	8005870 <OD_write_1019+0x5c>
        return ODR_INVALID_VALUE;
 800586c:	230f      	movs	r3, #15
 800586e:	e033      	b.n	80058d8 <OD_write_1019+0xc4>
    }
    if (*SYNC->OD_1006_period != 0) {
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <OD_write_1019+0x6a>
        return ODR_DATA_DEV_STATE;
 800587a:	2317      	movs	r3, #23
 800587c:	e02c      	b.n	80058d8 <OD_write_1019+0xc4>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	224c      	movs	r2, #76	; 0x4c
 8005886:	5a99      	ldrh	r1, [r3, r2]
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	2244      	movs	r2, #68	; 0x44
 800588c:	5a9a      	ldrh	r2, [r3, r2]
 800588e:	2313      	movs	r3, #19
 8005890:	18fb      	adds	r3, r7, r3
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	1e5c      	subs	r4, r3, #1
 8005896:	41a3      	sbcs	r3, r4
 8005898:	b2db      	uxtb	r3, r3
 800589a:	001c      	movs	r4, r3
 800589c:	2300      	movs	r3, #0
 800589e:	9301      	str	r3, [sp, #4]
 80058a0:	9400      	str	r4, [sp, #0]
 80058a2:	2300      	movs	r3, #0
 80058a4:	f002 fc7c 	bl	80081a0 <CO_CANtxBufferInit>
 80058a8:	0002      	movs	r2, r0
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	629a      	str	r2, [r3, #40]	; 0x28
        SYNC->CAN_ID,       /* CAN identifier */
        0,                  /* rtr */
        syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
        0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL) {
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d104      	bne.n	80058c0 <OD_write_1019+0xac>
        SYNC->isProducer = false;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2200      	movs	r2, #0
 80058ba:	625a      	str	r2, [r3, #36]	; 0x24
        return ODR_DEV_INCOMPAT;
 80058bc:	2309      	movs	r3, #9
 80058be:	e00b      	b.n	80058d8 <OD_write_1019+0xc4>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	2213      	movs	r2, #19
 80058c4:	18ba      	adds	r2, r7, r2
 80058c6:	7812      	ldrb	r2, [r2, #0]
 80058c8:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	68b9      	ldr	r1, [r7, #8]
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7fc fa29 	bl	8001d28 <OD_writeOriginal>
 80058d6:	0003      	movs	r3, r0
}
 80058d8:	0018      	movs	r0, r3
 80058da:	46bd      	mov	sp, r7
 80058dc:	b006      	add	sp, #24
 80058de:	bdb0      	pop	{r4, r5, r7, pc}

080058e0 <CO_SYNC_init>:
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 80058e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058e2:	b08d      	sub	sp, #52	; 0x34
 80058e4:	af04      	add	r7, sp, #16
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
 80058ec:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if (SYNC == NULL || em == NULL || OD_1005_cobIdSync == NULL
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00e      	beq.n	8005912 <CO_SYNC_init+0x32>
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00b      	beq.n	8005912 <CO_SYNC_init+0x32>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d008      	beq.n	8005912 <CO_SYNC_init+0x32>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        || OD_1006_commCyclePeriod == NULL || CANdevTx == NULL
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d005      	beq.n	8005912 <CO_SYNC_init+0x32>
 8005906:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <CO_SYNC_init+0x32>
#endif
        || CANdevRx == NULL
 800590c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800590e:	2b00      	cmp	r3, #0
 8005910:	d102      	bne.n	8005918 <CO_SYNC_init+0x38>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005912:	2301      	movs	r3, #1
 8005914:	425b      	negs	r3, r3
 8005916:	e12a      	b.n	8005b6e <CO_SYNC_init+0x28e>
    }

    /* clear object */
    memset(SYNC, 0, sizeof(CO_SYNC_t));
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2260      	movs	r2, #96	; 0x60
 800591c:	2100      	movs	r1, #0
 800591e:	0018      	movs	r0, r3
 8005920:	f00c f870 	bl	8011a04 <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 8005924:	2380      	movs	r3, #128	; 0x80
 8005926:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 8005928:	251f      	movs	r5, #31
 800592a:	197c      	adds	r4, r7, r5
 800592c:	2318      	movs	r3, #24
 800592e:	18fa      	adds	r2, r7, r3
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	2301      	movs	r3, #1
 8005934:	2100      	movs	r1, #0
 8005936:	f7ff fdef 	bl	8005518 <OD_get_u32>
 800593a:	0003      	movs	r3, r0
 800593c:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800593e:	197b      	adds	r3, r7, r5
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	b25b      	sxtb	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00d      	beq.n	8005964 <CO_SYNC_init+0x84>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1005_cobIdSync);
 8005948:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800594a:	2b00      	cmp	r3, #0
 800594c:	d007      	beq.n	800595e <CO_SYNC_init+0x7e>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	0018      	movs	r0, r3
 8005952:	f7ff fda8 	bl	80054a6 <OD_getIndex>
 8005956:	0003      	movs	r3, r0
 8005958:	001a      	movs	r2, r3
 800595a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800595c:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800595e:	230c      	movs	r3, #12
 8005960:	425b      	negs	r3, r3
 8005962:	e104      	b.n	8005b6e <CO_SYNC_init+0x28e>
    }
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->OD_1005_extension.object = SYNC;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	635a      	str	r2, [r3, #52]	; 0x34
    SYNC->OD_1005_extension.read = OD_readOriginal;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4a82      	ldr	r2, [pc, #520]	; (8005b78 <CO_SYNC_init+0x298>)
 800596e:	639a      	str	r2, [r3, #56]	; 0x38
    SYNC->OD_1005_extension.write = OD_write_1005;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4a82      	ldr	r2, [pc, #520]	; (8005b7c <CO_SYNC_init+0x29c>)
 8005974:	63da      	str	r2, [r3, #60]	; 0x3c
    OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	3334      	adds	r3, #52	; 0x34
 800597a:	001a      	movs	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	0011      	movs	r1, r2
 8005980:	0018      	movs	r0, r3
 8005982:	f7ff fd9f 	bl	80054c4 <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0,
 8005986:	6838      	ldr	r0, [r7, #0]
 8005988:	2300      	movs	r3, #0
 800598a:	2204      	movs	r2, #4
 800598c:	2100      	movs	r1, #0
 800598e:	f7fc fc5b 	bl	8002248 <OD_getPtr>
 8005992:	0002      	movs	r2, r0
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	61da      	str	r2, [r3, #28]
                                     sizeof(uint32_t), NULL);
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    if (SYNC->OD_1006_period == NULL) {
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10d      	bne.n	80059bc <CO_SYNC_init+0xdc>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 80059a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d007      	beq.n	80059b6 <CO_SYNC_init+0xd6>
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	0018      	movs	r0, r3
 80059aa:	f7ff fd7c 	bl	80054a6 <OD_getIndex>
 80059ae:	0003      	movs	r3, r0
 80059b0:	001a      	movs	r2, r3
 80059b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059b4:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80059b6:	230c      	movs	r3, #12
 80059b8:	425b      	negs	r3, r3
 80059ba:	e0d8      	b.n	8005b6e <CO_SYNC_init+0x28e>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0,
 80059bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80059be:	2300      	movs	r3, #0
 80059c0:	2204      	movs	r2, #4
 80059c2:	2100      	movs	r1, #0
 80059c4:	f7fc fc40 	bl	8002248 <OD_getPtr>
 80059c8:	0002      	movs	r2, r0
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	621a      	str	r2, [r3, #32]
                                     sizeof(uint32_t), NULL);
    if (OD_1007_syncWindowLen != NULL && SYNC->OD_1007_window == NULL) {
 80059ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d011      	beq.n	80059f8 <CO_SYNC_init+0x118>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10d      	bne.n	80059f8 <CO_SYNC_init+0x118>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 80059dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d007      	beq.n	80059f2 <CO_SYNC_init+0x112>
 80059e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e4:	0018      	movs	r0, r3
 80059e6:	f7ff fd5e 	bl	80054a6 <OD_getIndex>
 80059ea:	0003      	movs	r3, r0
 80059ec:	001a      	movs	r2, r3
 80059ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059f0:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80059f2:	230c      	movs	r3, #12
 80059f4:	425b      	negs	r3, r3
 80059f6:	e0ba      	b.n	8005b6e <CO_SYNC_init+0x28e>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and
     * configure extension */
    uint8_t syncCounterOvf = 0;
 80059f8:	2117      	movs	r1, #23
 80059fa:	187b      	adds	r3, r7, r1
 80059fc:	2200      	movs	r2, #0
 80059fe:	701a      	strb	r2, [r3, #0]

    if (OD_1019_syncCounterOvf != NULL) {
 8005a00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d03e      	beq.n	8005a84 <CO_SYNC_init+0x1a4>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 8005a06:	251f      	movs	r5, #31
 8005a08:	197c      	adds	r4, r7, r5
 8005a0a:	187a      	adds	r2, r7, r1
 8005a0c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005a0e:	2301      	movs	r3, #1
 8005a10:	2100      	movs	r1, #0
 8005a12:	f7ff fd69 	bl	80054e8 <OD_get_u8>
 8005a16:	0003      	movs	r3, r0
 8005a18:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 8005a1a:	197b      	adds	r3, r7, r5
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	b25b      	sxtb	r3, r3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00d      	beq.n	8005a40 <CO_SYNC_init+0x160>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 8005a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d007      	beq.n	8005a3a <CO_SYNC_init+0x15a>
 8005a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a2c:	0018      	movs	r0, r3
 8005a2e:	f7ff fd3a 	bl	80054a6 <OD_getIndex>
 8005a32:	0003      	movs	r3, r0
 8005a34:	001a      	movs	r2, r3
 8005a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a38:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8005a3a:	230c      	movs	r3, #12
 8005a3c:	425b      	negs	r3, r3
 8005a3e:	e096      	b.n	8005b6e <CO_SYNC_init+0x28e>
        }
        if (syncCounterOvf == 1) syncCounterOvf = 2;
 8005a40:	2217      	movs	r2, #23
 8005a42:	18bb      	adds	r3, r7, r2
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d103      	bne.n	8005a52 <CO_SYNC_init+0x172>
 8005a4a:	18bb      	adds	r3, r7, r2
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	e007      	b.n	8005a62 <CO_SYNC_init+0x182>
        else if (syncCounterOvf > 240) syncCounterOvf = 240;
 8005a52:	2217      	movs	r2, #23
 8005a54:	18bb      	adds	r3, r7, r2
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	2bf0      	cmp	r3, #240	; 0xf0
 8005a5a:	d902      	bls.n	8005a62 <CO_SYNC_init+0x182>
 8005a5c:	18bb      	adds	r3, r7, r2
 8005a5e:	22f0      	movs	r2, #240	; 0xf0
 8005a60:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->OD_1019_extension.object = SYNC;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	651a      	str	r2, [r3, #80]	; 0x50
        SYNC->OD_1019_extension.read = OD_readOriginal;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a43      	ldr	r2, [pc, #268]	; (8005b78 <CO_SYNC_init+0x298>)
 8005a6c:	655a      	str	r2, [r3, #84]	; 0x54
        SYNC->OD_1019_extension.write = OD_write_1019;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4a43      	ldr	r2, [pc, #268]	; (8005b80 <CO_SYNC_init+0x2a0>)
 8005a72:	659a      	str	r2, [r3, #88]	; 0x58
        OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	3350      	adds	r3, #80	; 0x50
 8005a78:	001a      	movs	r2, r3
 8005a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a7c:	0011      	movs	r1, r2
 8005a7e:	0018      	movs	r0, r3
 8005a80:	f7ff fd20 	bl	80054c4 <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 8005a84:	2317      	movs	r3, #23
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	781a      	ldrb	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = (cobIdSync & 0x40000000) != 0;
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	2380      	movs	r3, #128	; 0x80
 8005a98:	05db      	lsls	r3, r3, #23
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	1e5a      	subs	r2, r3, #1
 8005a9e:	4193      	sbcs	r3, r2
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	001a      	movs	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	625a      	str	r2, [r3, #36]	; 0x24
#endif
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->CAN_ID = cobIdSync & 0x7FF;
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	055b      	lsls	r3, r3, #21
 8005aae:	0d5b      	lsrs	r3, r3, #21
 8005ab0:	b299      	uxth	r1, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2244      	movs	r2, #68	; 0x44
 8005ab6:	5299      	strh	r1, [r3, r2]
    SYNC->CANdevRx = CANdevRx;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005abc:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	203c      	movs	r0, #60	; 0x3c
 8005ac2:	2208      	movs	r2, #8
 8005ac4:	18b9      	adds	r1, r7, r2
 8005ac6:	180a      	adds	r2, r1, r0
 8005ac8:	8812      	ldrh	r2, [r2, #0]
 8005aca:	861a      	strh	r2, [r3, #48]	; 0x30
 #if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANdevTx = CANdevTx;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ad0:	649a      	str	r2, [r3, #72]	; 0x48
    SYNC->CANdevTxIdx = CANdevTxIdx;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2244      	movs	r2, #68	; 0x44
 8005ad6:	2108      	movs	r1, #8
 8005ad8:	468c      	mov	ip, r1
 8005ada:	44bc      	add	ip, r7
 8005adc:	4462      	add	r2, ip
 8005ade:	214c      	movs	r1, #76	; 0x4c
 8005ae0:	8812      	ldrh	r2, [r2, #0]
 8005ae2:	525a      	strh	r2, [r3, r1]
 #endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	055b      	lsls	r3, r3, #21
 8005aea:	0d5b      	lsrs	r3, r3, #21
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	261e      	movs	r6, #30
 8005af0:	19bc      	adds	r4, r7, r6
 8005af2:	4d24      	ldr	r5, [pc, #144]	; (8005b84 <CO_SYNC_init+0x2a4>)
 8005af4:	2308      	movs	r3, #8
 8005af6:	18fb      	adds	r3, r7, r3
 8005af8:	181b      	adds	r3, r3, r0
 8005afa:	8819      	ldrh	r1, [r3, #0]
 8005afc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8005afe:	4b22      	ldr	r3, [pc, #136]	; (8005b88 <CO_SYNC_init+0x2a8>)
 8005b00:	9302      	str	r3, [sp, #8]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	9301      	str	r3, [sp, #4]
 8005b06:	2300      	movs	r3, #0
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	002b      	movs	r3, r5
 8005b0c:	f002 fae0 	bl	80080d0 <CO_CANrxBufferInit>
 8005b10:	0003      	movs	r3, r0
 8005b12:	7023      	strb	r3, [r4, #0]
            cobIdSync & 0x7FF,  /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/
    if (ret != CO_ERROR_NO)
 8005b14:	19bb      	adds	r3, r7, r6
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	b25b      	sxtb	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <CO_SYNC_init+0x246>
        return ret;
 8005b1e:	19bb      	adds	r3, r7, r6
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	b25b      	sxtb	r3, r3
 8005b24:	e023      	b.n	8005b6e <CO_SYNC_init+0x28e>

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	055b      	lsls	r3, r3, #21
 8005b2c:	0d5b      	lsrs	r3, r3, #21
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	2317      	movs	r3, #23
 8005b32:	18fb      	adds	r3, r7, r3
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	1e59      	subs	r1, r3, #1
 8005b38:	418b      	sbcs	r3, r1
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	001c      	movs	r4, r3
 8005b3e:	2344      	movs	r3, #68	; 0x44
 8005b40:	2108      	movs	r1, #8
 8005b42:	468c      	mov	ip, r1
 8005b44:	44bc      	add	ip, r7
 8005b46:	4463      	add	r3, ip
 8005b48:	8819      	ldrh	r1, [r3, #0]
 8005b4a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	9301      	str	r3, [sp, #4]
 8005b50:	9400      	str	r4, [sp, #0]
 8005b52:	2300      	movs	r3, #0
 8005b54:	f002 fb24 	bl	80081a0 <CO_CANtxBufferInit>
 8005b58:	0002      	movs	r2, r0
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	629a      	str	r2, [r3, #40]	; 0x28
            cobIdSync & 0x7FF,  /* CAN identifier */
            0,                  /* rtr */
            syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d102      	bne.n	8005b6c <CO_SYNC_init+0x28c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005b66:	2301      	movs	r3, #1
 8005b68:	425b      	negs	r3, r3
 8005b6a:	e000      	b.n	8005b6e <CO_SYNC_init+0x28e>
#endif

    return CO_ERROR_NO;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	0018      	movs	r0, r3
 8005b70:	46bd      	mov	sp, r7
 8005b72:	b009      	add	sp, #36	; 0x24
 8005b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	08001c6b 	.word	0x08001c6b
 8005b7c:	08005641 	.word	0x08005641
 8005b80:	08005815 	.word	0x08005815
 8005b84:	000007ff 	.word	0x000007ff
 8005b88:	080055a9 	.word	0x080055a9

08005b8c <CO_SYNC_process>:
/******************************************************************************/
CO_SYNC_status_t CO_SYNC_process(CO_SYNC_t *SYNC,
                                 bool_t NMTisPreOrOperational,
                                 uint32_t timeDifference_us,
                                 uint32_t *timerNext_us)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08a      	sub	sp, #40	; 0x28
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
 8005b98:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 8005b9a:	231f      	movs	r3, #31
 8005b9c:	18fb      	adds	r3, r7, r3
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	701a      	strb	r2, [r3, #0]

    if (NMTisPreOrOperational) {
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d100      	bne.n	8005baa <CO_SYNC_process+0x1e>
 8005ba8:	e08f      	b.n	8005cca <CO_SYNC_process+0x13e>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	18d3      	adds	r3, r2, r3
 8005bb2:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) SYNC->timer = timerNew;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	d902      	bls.n	8005bc4 <CO_SYNC_process+0x38>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	697a      	ldr	r2, [r7, #20]
 8005bc2:	619a      	str	r2, [r3, #24]

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d009      	beq.n	8005be0 <CO_SYNC_process+0x54>
            SYNC->timer = 0;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 8005bd2:	231f      	movs	r3, #31
 8005bd4:	18fb      	adds	r3, r7, r3
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	701a      	strb	r2, [r3, #0]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	69db      	ldr	r3, [r3, #28]
                                ? *SYNC->OD_1006_period : 0;
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <CO_SYNC_process+0x64>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	e000      	b.n	8005bf2 <CO_SYNC_process+0x66>
 8005bf0:	2300      	movs	r3, #0
        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 8005bf2:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0) {
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d035      	beq.n	8005c66 <CO_SYNC_process+0xda>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
            if (SYNC->isProducer) {
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00d      	beq.n	8005c1e <CO_SYNC_process+0x92>
                if (SYNC->timer >= OD_1006_period) {
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d82c      	bhi.n	8005c66 <CO_SYNC_process+0xda>
                    syncStatus = CO_SYNC_RX_TX;
 8005c0c:	231f      	movs	r3, #31
 8005c0e:	18fb      	adds	r3, r7, r3
 8005c10:	2201      	movs	r2, #1
 8005c12:	701a      	strb	r2, [r3, #0]
                    CO_SYNCsend(SYNC);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	0018      	movs	r0, r3
 8005c18:	f7ff fc96 	bl	8005548 <CO_SYNCsend>
 8005c1c:	e023      	b.n	8005c66 <CO_SYNC_process+0xda>
            }
            else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

            /* Verify timeout of SYNC */
            if (SYNC->timeoutError == 1) {
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	7c1b      	ldrb	r3, [r3, #16]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d11f      	bne.n	8005c66 <CO_SYNC_process+0xda>
                /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	085b      	lsrs	r3, r3, #1
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	18d3      	adds	r3, r2, r3
 8005c2e:	61bb      	str	r3, [r7, #24]
                if (periodTimeout < OD_1006_period) periodTimeout = 0xFFFFFFFF;
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d202      	bcs.n	8005c3e <CO_SYNC_process+0xb2>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	425b      	negs	r3, r3
 8005c3c:	61bb      	str	r3, [r7, #24]

                if (SYNC->timer > periodTimeout) {
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d20e      	bcs.n	8005c66 <CO_SYNC_process+0xda>
                    CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT,
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	2281      	movs	r2, #129	; 0x81
 8005c52:	0212      	lsls	r2, r2, #8
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	0013      	movs	r3, r2
 8005c58:	2218      	movs	r2, #24
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	f7fb f8ba 	bl	8000dd4 <CO_error>
                                   CO_EMC_COMMUNICATION, SYNC->timer);
                    SYNC->timeoutError = 2;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2202      	movs	r2, #2
 8005c64:	741a      	strb	r2, [r3, #16]
#endif
            }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if (SYNC->OD_1007_window != NULL && *SYNC->OD_1007_window > 0
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d017      	beq.n	8005c9e <CO_SYNC_process+0x112>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d012      	beq.n	8005c9e <CO_SYNC_process+0x112>
            && SYNC->timer > *SYNC->OD_1007_window
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	699a      	ldr	r2, [r3, #24]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d90b      	bls.n	8005c9e <CO_SYNC_process+0x112>
        ) {
            if (!SYNC->syncIsOutsideWindow) {
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d103      	bne.n	8005c96 <CO_SYNC_process+0x10a>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 8005c8e:	231f      	movs	r3, #31
 8005c90:	18fb      	adds	r3, r7, r3
 8005c92:	2202      	movs	r2, #2
 8005c94:	701a      	strb	r2, [r3, #0]
            }
            SYNC->syncIsOutsideWindow = true;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	615a      	str	r2, [r3, #20]
 8005c9c:	e002      	b.n	8005ca4 <CO_SYNC_process+0x118>
        }
        else {
            SYNC->syncIsOutsideWindow = false;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0) {
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	7a1b      	ldrb	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01a      	beq.n	8005ce2 <CO_SYNC_process+0x156>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH,
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6818      	ldr	r0, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	7a1b      	ldrb	r3, [r3, #8]
 8005cb4:	001a      	movs	r2, r3
 8005cb6:	4b19      	ldr	r3, [pc, #100]	; (8005d1c <CO_SYNC_process+0x190>)
 8005cb8:	9200      	str	r2, [sp, #0]
 8005cba:	2219      	movs	r2, #25
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	f7fb f889 	bl	8000dd4 <CO_error>
                           CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
            SYNC->receiveError = 0;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	721a      	strb	r2, [r3, #8]
 8005cc8:	e00b      	b.n	8005ce2 <CO_SYNC_process+0x156>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 8005ce2:	231f      	movs	r3, #31
 8005ce4:	18fb      	adds	r3, r7, r3
 8005ce6:	781b      	ldrb	r3, [r3, #0]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d10f      	bne.n	8005d0c <CO_SYNC_process+0x180>
        if (SYNC->timeoutError == 2) {
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	7c1b      	ldrb	r3, [r3, #16]
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d108      	bne.n	8005d06 <CO_SYNC_process+0x17a>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6818      	ldr	r0, [r3, #0]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	2218      	movs	r2, #24
 8005d00:	2100      	movs	r1, #0
 8005d02:	f7fb f867 	bl	8000dd4 <CO_error>
        }
        SYNC->timeoutError = 1;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 8005d0c:	231f      	movs	r3, #31
 8005d0e:	18fb      	adds	r3, r7, r3
 8005d10:	781b      	ldrb	r3, [r3, #0]
}
 8005d12:	0018      	movs	r0, r3
 8005d14:	46bd      	mov	sp, r7
 8005d16:	b008      	add	sp, #32
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	46c0      	nop			; (mov r8, r8)
 8005d1c:	00008240 	.word	0x00008240

08005d20 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8005d20:	b590      	push	{r4, r7, lr}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	240e      	movs	r4, #14
 8005d2c:	193b      	adds	r3, r7, r4
 8005d2e:	2202      	movs	r2, #2
 8005d30:	0018      	movs	r0, r3
 8005d32:	f00b fe54 	bl	80119de <memmove>
 8005d36:	193b      	adds	r3, r7, r4
 8005d38:	881b      	ldrh	r3, [r3, #0]
}
 8005d3a:	0018      	movs	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	b005      	add	sp, #20
 8005d40:	bd90      	pop	{r4, r7, pc}

08005d42 <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8005d42:	b580      	push	{r7, lr}
 8005d44:	b084      	sub	sp, #16
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	230c      	movs	r3, #12
 8005d4e:	18fb      	adds	r3, r7, r3
 8005d50:	2204      	movs	r2, #4
 8005d52:	0018      	movs	r0, r3
 8005d54:	f00b fe43 	bl	80119de <memmove>
 8005d58:	68fb      	ldr	r3, [r7, #12]
}
 8005d5a:	0018      	movs	r0, r3
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	b004      	add	sp, #16
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b082      	sub	sp, #8
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <OD_getIndex+0x14>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	e000      	b.n	8005d78 <OD_getIndex+0x16>
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	0018      	movs	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b002      	add	sp, #8
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <OD_extension_init>:
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d101      	bne.n	8005d94 <OD_extension_init+0x14>
 8005d90:	2305      	movs	r3, #5
 8005d92:	e003      	b.n	8005d9c <OD_extension_init+0x1c>
    entry->extension = extension;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	b002      	add	sp, #8
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <OD_get_u32>:
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af02      	add	r7, sp, #8
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	607a      	str	r2, [r7, #4]
 8005dae:	603b      	str	r3, [r7, #0]
 8005db0:	200b      	movs	r0, #11
 8005db2:	183b      	adds	r3, r7, r0
 8005db4:	1c0a      	adds	r2, r1, #0
 8005db6:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8005db8:	687a      	ldr	r2, [r7, #4]
 8005dba:	183b      	adds	r3, r7, r0
 8005dbc:	7819      	ldrb	r1, [r3, #0]
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2304      	movs	r3, #4
 8005dc6:	f7fc f9c7 	bl	8002158 <OD_get_value>
 8005dca:	0003      	movs	r3, r0
}
 8005dcc:	0018      	movs	r0, r3
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	b004      	add	sp, #16
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_TIME_receive(void *object, void *msg) {
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
    CO_TIME_t *TIME = object;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005de2:	2113      	movs	r1, #19
 8005de4:	187b      	adds	r3, r7, r1
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	7912      	ldrb	r2, [r2, #4]
 8005dea:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	3305      	adds	r3, #5
 8005df0:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 8005df2:	187b      	adds	r3, r7, r1
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b06      	cmp	r3, #6
 8005df8:	d108      	bne.n	8005e0c <CO_TIME_receive+0x38>
        memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	68f9      	ldr	r1, [r7, #12]
 8005dfe:	2206      	movs	r2, #6
 8005e00:	0018      	movs	r0, r3
 8005e02:	f00b fde3 	bl	80119cc <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	2201      	movs	r2, #1
 8005e0a:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 8005e0c:	46c0      	nop			; (mov r8, r8)
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	b006      	add	sp, #24
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <OD_write_1012>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1012(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b088      	sub	sp, #32
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
 8005e20:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00c      	beq.n	8005e42 <OD_write_1012+0x2e>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	7c5b      	ldrb	r3, [r3, #17]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d108      	bne.n	8005e42 <OD_write_1012+0x2e>
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <OD_write_1012+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2b04      	cmp	r3, #4
 8005e3a:	d102      	bne.n	8005e42 <OD_write_1012+0x2e>
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <OD_write_1012+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8005e42:	2309      	movs	r3, #9
 8005e44:	e06a      	b.n	8005f1c <OD_write_1012+0x108>
    }

    CO_TIME_t *TIME = stream->object;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	0018      	movs	r0, r3
 8005e50:	f7ff ff77 	bl	8005d42 <CO_getUint32>
 8005e54:	0003      	movs	r3, r0
 8005e56:	61bb      	str	r3, [r7, #24]
    uint16_t CAN_ID = cobIdTimeStamp & 0x7FF;
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	b29a      	uxth	r2, r3
 8005e5c:	2116      	movs	r1, #22
 8005e5e:	187b      	adds	r3, r7, r1
 8005e60:	0552      	lsls	r2, r2, #21
 8005e62:	0d52      	lsrs	r2, r2, #21
 8005e64:	801a      	strh	r2, [r3, #0]
    if ((cobIdTimeStamp & 0x3FFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	4a2e      	ldr	r2, [pc, #184]	; (8005f24 <OD_write_1012+0x110>)
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d13d      	bne.n	8005eea <OD_write_1012+0xd6>
 8005e6e:	187b      	adds	r3, r7, r1
 8005e70:	881b      	ldrh	r3, [r3, #0]
 8005e72:	2b7f      	cmp	r3, #127	; 0x7f
 8005e74:	d939      	bls.n	8005eea <OD_write_1012+0xd6>
 8005e76:	187b      	adds	r3, r7, r1
 8005e78:	881a      	ldrh	r2, [r3, #0]
 8005e7a:	2380      	movs	r3, #128	; 0x80
 8005e7c:	005b      	lsls	r3, r3, #1
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d905      	bls.n	8005e8e <OD_write_1012+0x7a>
 8005e82:	187b      	adds	r3, r7, r1
 8005e84:	881a      	ldrh	r2, [r3, #0]
 8005e86:	23c0      	movs	r3, #192	; 0xc0
 8005e88:	005b      	lsls	r3, r3, #1
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d92d      	bls.n	8005eea <OD_write_1012+0xd6>
 8005e8e:	2116      	movs	r1, #22
 8005e90:	187b      	adds	r3, r7, r1
 8005e92:	881a      	ldrh	r2, [r3, #0]
 8005e94:	23b0      	movs	r3, #176	; 0xb0
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d905      	bls.n	8005ea8 <OD_write_1012+0x94>
 8005e9c:	187b      	adds	r3, r7, r1
 8005e9e:	881a      	ldrh	r2, [r3, #0]
 8005ea0:	23c0      	movs	r3, #192	; 0xc0
 8005ea2:	00db      	lsls	r3, r3, #3
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d320      	bcc.n	8005eea <OD_write_1012+0xd6>
 8005ea8:	2116      	movs	r1, #22
 8005eaa:	187b      	adds	r3, r7, r1
 8005eac:	881a      	ldrh	r2, [r3, #0]
 8005eae:	23c0      	movs	r3, #192	; 0xc0
 8005eb0:	00db      	lsls	r3, r3, #3
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d905      	bls.n	8005ec2 <OD_write_1012+0xae>
 8005eb6:	187b      	adds	r3, r7, r1
 8005eb8:	881a      	ldrh	r2, [r3, #0]
 8005eba:	23d0      	movs	r3, #208	; 0xd0
 8005ebc:	00db      	lsls	r3, r3, #3
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d313      	bcc.n	8005eea <OD_write_1012+0xd6>
 8005ec2:	2116      	movs	r1, #22
 8005ec4:	187b      	adds	r3, r7, r1
 8005ec6:	881a      	ldrh	r2, [r3, #0]
 8005ec8:	23dc      	movs	r3, #220	; 0xdc
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d305      	bcc.n	8005edc <OD_write_1012+0xc8>
 8005ed0:	187b      	adds	r3, r7, r1
 8005ed2:	881a      	ldrh	r2, [r3, #0]
 8005ed4:	23e0      	movs	r3, #224	; 0xe0
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d306      	bcc.n	8005eea <OD_write_1012+0xd6>
 8005edc:	2316      	movs	r3, #22
 8005ede:	18fb      	adds	r3, r7, r3
 8005ee0:	881a      	ldrh	r2, [r3, #0]
 8005ee2:	23e0      	movs	r3, #224	; 0xe0
 8005ee4:	00db      	lsls	r3, r3, #3
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d901      	bls.n	8005eee <OD_write_1012+0xda>
        return ODR_INVALID_VALUE;
 8005eea:	230f      	movs	r3, #15
 8005eec:	e016      	b.n	8005f1c <OD_write_1012+0x108>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	0fdb      	lsrs	r3, r3, #31
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	001a      	movs	r2, r3
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	2380      	movs	r3, #128	; 0x80
 8005efe:	05db      	lsls	r3, r3, #23
 8005f00:	4013      	ands	r3, r2
 8005f02:	1e5a      	subs	r2, r3, #1
 8005f04:	4193      	sbcs	r3, r2
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	001a      	movs	r2, r3
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	68b9      	ldr	r1, [r7, #8]
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f7fb ff07 	bl	8001d28 <OD_writeOriginal>
 8005f1a:	0003      	movs	r3, r0
}
 8005f1c:	0018      	movs	r0, r3
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	b008      	add	sp, #32
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	3ffff800 	.word	0x3ffff800

08005f28 <CO_TIME_init>:
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8005f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f2a:	b08d      	sub	sp, #52	; 0x34
 8005f2c:	af04      	add	r7, sp, #16
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	607a      	str	r2, [r7, #4]
 8005f34:	001a      	movs	r2, r3
 8005f36:	1cbb      	adds	r3, r7, #2
 8005f38:	801a      	strh	r2, [r3, #0]
    /* verify arguments */
    if (TIME == NULL || OD_1012_cobIdTimeStamp == NULL || CANdevRx == NULL
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d005      	beq.n	8005f4c <CO_TIME_init+0x24>
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d002      	beq.n	8005f4c <CO_TIME_init+0x24>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d102      	bne.n	8005f52 <CO_TIME_init+0x2a>
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
        || CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	425b      	negs	r3, r3
 8005f50:	e06f      	b.n	8006032 <CO_TIME_init+0x10a>
    }

    memset(TIME, 0, sizeof(CO_TIME_t));
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	222c      	movs	r2, #44	; 0x2c
 8005f56:	2100      	movs	r1, #0
 8005f58:	0018      	movs	r0, r3
 8005f5a:	f00b fd53 	bl	8011a04 <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 8005f5e:	251f      	movs	r5, #31
 8005f60:	197c      	adds	r4, r7, r5
 8005f62:	2314      	movs	r3, #20
 8005f64:	18fa      	adds	r2, r7, r3
 8005f66:	68b8      	ldr	r0, [r7, #8]
 8005f68:	2301      	movs	r3, #1
 8005f6a:	2100      	movs	r1, #0
 8005f6c:	f7ff ff1a 	bl	8005da4 <OD_get_u32>
 8005f70:	0003      	movs	r3, r0
 8005f72:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8005f74:	197b      	adds	r3, r7, r5
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	b25b      	sxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00d      	beq.n	8005f9a <CO_TIME_init+0x72>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 8005f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d007      	beq.n	8005f94 <CO_TIME_init+0x6c>
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	0018      	movs	r0, r3
 8005f88:	f7ff feeb 	bl	8005d62 <OD_getIndex>
 8005f8c:	0003      	movs	r3, r0
 8005f8e:	001a      	movs	r2, r3
 8005f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f92:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8005f94:	230c      	movs	r3, #12
 8005f96:	425b      	negs	r3, r3
 8005f98:	e04b      	b.n	8006032 <CO_TIME_init+0x10a>
    }
#if (CO_CONFIG_TIME) & CO_CONFIG_FLAG_OD_DYNAMIC
    TIME->OD_1012_extension.object = TIME;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	61da      	str	r2, [r3, #28]
    TIME->OD_1012_extension.read = OD_readOriginal;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	4a26      	ldr	r2, [pc, #152]	; (800603c <CO_TIME_init+0x114>)
 8005fa4:	621a      	str	r2, [r3, #32]
    TIME->OD_1012_extension.write = OD_write_1012;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	4a25      	ldr	r2, [pc, #148]	; (8006040 <CO_TIME_init+0x118>)
 8005faa:	625a      	str	r2, [r3, #36]	; 0x24
    OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	331c      	adds	r3, #28
 8005fb0:	001a      	movs	r2, r3
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	0011      	movs	r1, r2
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	f7ff fee2 	bl	8005d80 <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = cobIdTimeStamp & 0x7FF;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	211c      	movs	r1, #28
 8005fc2:	187b      	adds	r3, r7, r1
 8005fc4:	0552      	lsls	r2, r2, #21
 8005fc6:	0d52      	lsrs	r2, r2, #21
 8005fc8:	801a      	strh	r2, [r3, #0]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	0fdb      	lsrs	r3, r3, #31
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	001a      	movs	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 8005fd6:	697a      	ldr	r2, [r7, #20]
 8005fd8:	2380      	movs	r3, #128	; 0x80
 8005fda:	05db      	lsls	r3, r3, #23
 8005fdc:	4013      	ands	r3, r2
 8005fde:	1e5a      	subs	r2, r3, #1
 8005fe0:	4193      	sbcs	r3, r2
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	001a      	movs	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
	if (TIME->isConsumer) {
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d01b      	beq.n	8006030 <CO_TIME_init+0x108>
        CO_ReturnError_t ret = CO_CANrxBufferInit(
 8005ff8:	261b      	movs	r6, #27
 8005ffa:	19bc      	adds	r4, r7, r6
 8005ffc:	4d11      	ldr	r5, [pc, #68]	; (8006044 <CO_TIME_init+0x11c>)
 8005ffe:	187b      	adds	r3, r7, r1
 8006000:	881a      	ldrh	r2, [r3, #0]
 8006002:	1cbb      	adds	r3, r7, #2
 8006004:	8819      	ldrh	r1, [r3, #0]
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	4b0f      	ldr	r3, [pc, #60]	; (8006048 <CO_TIME_init+0x120>)
 800600a:	9302      	str	r3, [sp, #8]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	9301      	str	r3, [sp, #4]
 8006010:	2300      	movs	r3, #0
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	002b      	movs	r3, r5
 8006016:	f002 f85b 	bl	80080d0 <CO_CANrxBufferInit>
 800601a:	0003      	movs	r3, r0
 800601c:	7023      	strb	r3, [r4, #0]
                cobId,          /* CAN identifier */
                0x7FF,          /* mask */
                0,              /* rtr */
                (void*)TIME,    /* object passed to receive function */
                CO_TIME_receive);/*this function will process received message*/
        if (ret != CO_ERROR_NO)
 800601e:	19bb      	adds	r3, r7, r6
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	b25b      	sxtb	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <CO_TIME_init+0x108>
            return ret;
 8006028:	19bb      	adds	r3, r7, r6
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	b25b      	sxtb	r3, r3
 800602e:	e000      	b.n	8006032 <CO_TIME_init+0x10a>
    if (TIME->CANtxBuff == NULL) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8006030:	2300      	movs	r3, #0
}
 8006032:	0018      	movs	r0, r3
 8006034:	46bd      	mov	sp, r7
 8006036:	b009      	add	sp, #36	; 0x24
 8006038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	08001c6b 	.word	0x08001c6b
 8006040:	08005e15 	.word	0x08005e15
 8006044:	000007ff 	.word	0x000007ff
 8006048:	08005dd5 	.word	0x08005dd5

0800604c <CO_TIME_process>:


bool_t CO_TIME_process(CO_TIME_t *TIME,
                       bool_t NMTisPreOrOperational,
                       uint32_t timeDifference_us)
{
 800604c:	b5b0      	push	{r4, r5, r7, lr}
 800604e:	b08a      	sub	sp, #40	; 0x28
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 8006058:	2300      	movs	r3, #0
 800605a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d028      	beq.n	80060b4 <CO_TIME_process+0x68>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d024      	beq.n	80060b4 <CO_TIME_process+0x68>
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d023      	beq.n	80060ba <CO_TIME_process+0x6e>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	0018      	movs	r0, r3
 8006076:	f7ff fe64 	bl	8005d42 <CO_getUint32>
 800607a:	0003      	movs	r3, r0
 800607c:	623b      	str	r3, [r7, #32]
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3304      	adds	r3, #4
 8006082:	251e      	movs	r5, #30
 8006084:	197c      	adds	r4, r7, r5
 8006086:	0018      	movs	r0, r3
 8006088:	f7ff fe4a 	bl	8005d20 <CO_getUint16>
 800608c:	0003      	movs	r3, r0
 800608e:	8023      	strh	r3, [r4, #0]
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFF;
 8006090:	6a3b      	ldr	r3, [r7, #32]
 8006092:	011b      	lsls	r3, r3, #4
 8006094:	091a      	lsrs	r2, r3, #4
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	197a      	adds	r2, r7, r5
 800609e:	8812      	ldrh	r2, [r2, #0]
 80060a0:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 80060a8:	2301      	movs	r3, #1
 80060aa:	627b      	str	r3, [r7, #36]	; 0x24

            CO_FLAG_CLEAR(TIME->CANrxNew);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	619a      	str	r2, [r3, #24]
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 80060b2:	e002      	b.n	80060ba <CO_TIME_process+0x6e>
        }
    }
    else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 80060ba:	2300      	movs	r3, #0
 80060bc:	61bb      	str	r3, [r7, #24]
    if (!timestampReceived && timeDifference_us > 0) {
 80060be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d131      	bne.n	8006128 <CO_TIME_process+0xdc>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d02e      	beq.n	8006128 <CO_TIME_process+0xdc>
        uint32_t us = timeDifference_us + TIME->residual_us;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	89db      	ldrh	r3, [r3, #14]
 80060ce:	001a      	movs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	189b      	adds	r3, r3, r2
 80060d4:	617b      	str	r3, [r7, #20]
        ms = us / 1000;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	22fa      	movs	r2, #250	; 0xfa
 80060da:	0091      	lsls	r1, r2, #2
 80060dc:	0018      	movs	r0, r3
 80060de:	f7fa f825 	bl	800012c <__udivsi3>
 80060e2:	0003      	movs	r3, r0
 80060e4:	61bb      	str	r3, [r7, #24]
        TIME->residual_us = us % 1000;
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	22fa      	movs	r2, #250	; 0xfa
 80060ea:	0091      	lsls	r1, r2, #2
 80060ec:	0018      	movs	r0, r3
 80060ee:	f7fa f8a3 	bl	8000238 <__aeabi_uidivmod>
 80060f2:	000b      	movs	r3, r1
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	18d2      	adds	r2, r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000*60*60*24)) {
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	4a0a      	ldr	r2, [pc, #40]	; (8006134 <CO_TIME_process+0xe8>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d90b      	bls.n	8006128 <CO_TIME_process+0xdc>
            TIME->ms -= ((uint32_t)1000*60*60*24);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	4a08      	ldr	r2, [pc, #32]	; (8006138 <CO_TIME_process+0xec>)
 8006116:	189a      	adds	r2, r3, r2
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	609a      	str	r2, [r3, #8]
            TIME->days += 1;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	899b      	ldrh	r3, [r3, #12]
 8006120:	3301      	adds	r3, #1
 8006122:	b29a      	uxth	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	819a      	strh	r2, [r3, #12]
    else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
    }
#endif

    return timestampReceived;
 8006128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800612a:	0018      	movs	r0, r3
 800612c:	46bd      	mov	sp, r7
 800612e:	b00a      	add	sp, #40	; 0x28
 8006130:	bdb0      	pop	{r4, r5, r7, pc}
 8006132:	46c0      	nop			; (mov r8, r8)
 8006134:	05265bff 	.word	0x05265bff
 8006138:	fad9a400 	.word	0xfad9a400

0800613c <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE

/******************************************************************************/
CO_ReturnError_t CO_LEDs_init(CO_LEDs_t *LEDs) {
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8006144:	230f      	movs	r3, #15
 8006146:	18fb      	adds	r3, r7, r3
 8006148:	2200      	movs	r2, #0
 800614a:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LEDs == NULL) {
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d102      	bne.n	8006158 <CO_LEDs_init+0x1c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006152:	2301      	movs	r3, #1
 8006154:	425b      	negs	r3, r3
 8006156:	e009      	b.n	800616c <CO_LEDs_init+0x30>
    }

    /* clear the object */
    memset(LEDs, 0, sizeof(CO_LEDs_t));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	220c      	movs	r2, #12
 800615c:	2100      	movs	r1, #0
 800615e:	0018      	movs	r0, r3
 8006160:	f00b fc50 	bl	8011a04 <memset>

    return ret;
 8006164:	230f      	movs	r3, #15
 8006166:	18fb      	adds	r3, r7, r3
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	b25b      	sxtb	r3, r3
}
 800616c:	0018      	movs	r0, r3
 800616e:	46bd      	mov	sp, r7
 8006170:	b004      	add	sp, #16
 8006172:	bd80      	pop	{r7, pc}

08006174 <CO_LEDs_process>:
                     bool_t ErrSync,
                     bool_t ErrHbCons,
                     bool_t ErrOther,
                     bool_t firmwareDownload,
                     uint32_t *timerNext_us)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b088      	sub	sp, #32
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	603b      	str	r3, [r7, #0]
 8006180:	1dfb      	adds	r3, r7, #7
 8006182:	701a      	strb	r2, [r3, #0]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 8006184:	231f      	movs	r3, #31
 8006186:	18fb      	adds	r3, r7, r3
 8006188:	2200      	movs	r2, #0
 800618a:	701a      	strb	r2, [r3, #0]
    uint8_t gr = 0;
 800618c:	231e      	movs	r3, #30
 800618e:	18fb      	adds	r3, r7, r3
 8006190:	2200      	movs	r2, #0
 8006192:	701a      	strb	r2, [r3, #0]
    bool_t tick = false;
 8006194:	2300      	movs	r3, #0
 8006196:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	18d2      	adds	r2, r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 80061a4:	e0ed      	b.n	8006382 <CO_LEDs_process+0x20e>
        bool_t rdFlickerNext = (LEDs->LEDred & CO_LED_flicker) == 0;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	7a5b      	ldrb	r3, [r3, #9]
 80061aa:	001a      	movs	r2, r3
 80061ac:	2301      	movs	r3, #1
 80061ae:	4013      	ands	r3, r2
 80061b0:	425a      	negs	r2, r3
 80061b2:	4153      	adcs	r3, r2
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	613b      	str	r3, [r7, #16]

        tick = true;
 80061b8:	2301      	movs	r3, #1
 80061ba:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4abf      	ldr	r2, [pc, #764]	; (80064c0 <CO_LEDs_process+0x34c>)
 80061c2:	189a      	adds	r2, r3, r2
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	601a      	str	r2, [r3, #0]

        if (++LEDs->LEDtmr200ms > 3) {
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	791b      	ldrb	r3, [r3, #4]
 80061cc:	3301      	adds	r3, #1
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	711a      	strb	r2, [r3, #4]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	791b      	ldrb	r3, [r3, #4]
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d800      	bhi.n	80061de <CO_LEDs_process+0x6a>
 80061dc:	e0af      	b.n	800633e <CO_LEDs_process+0x1ca>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	711a      	strb	r2, [r3, #4]
            rd = gr = 0;
 80061e4:	201e      	movs	r0, #30
 80061e6:	183b      	adds	r3, r7, r0
 80061e8:	2200      	movs	r2, #0
 80061ea:	701a      	strb	r2, [r3, #0]
 80061ec:	211f      	movs	r1, #31
 80061ee:	187b      	adds	r3, r7, r1
 80061f0:	183a      	adds	r2, r7, r0
 80061f2:	7812      	ldrb	r2, [r2, #0]
 80061f4:	701a      	strb	r2, [r3, #0]

            if ((LEDs->LEDred & CO_LED_blink) == 0) rd |= CO_LED_blink;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	7a5b      	ldrb	r3, [r3, #9]
 80061fa:	001a      	movs	r2, r3
 80061fc:	2302      	movs	r3, #2
 80061fe:	4013      	ands	r3, r2
 8006200:	d106      	bne.n	8006210 <CO_LEDs_process+0x9c>
 8006202:	187b      	adds	r3, r7, r1
 8006204:	187a      	adds	r2, r7, r1
 8006206:	7812      	ldrb	r2, [r2, #0]
 8006208:	2102      	movs	r1, #2
 800620a:	430a      	orrs	r2, r1
 800620c:	701a      	strb	r2, [r3, #0]
 800620e:	e006      	b.n	800621e <CO_LEDs_process+0xaa>
            else                                    gr |= CO_LED_blink;
 8006210:	221e      	movs	r2, #30
 8006212:	18bb      	adds	r3, r7, r2
 8006214:	18ba      	adds	r2, r7, r2
 8006216:	7812      	ldrb	r2, [r2, #0]
 8006218:	2102      	movs	r1, #2
 800621a:	430a      	orrs	r2, r1
 800621c:	701a      	strb	r2, [r3, #0]

            switch (++LEDs->LEDtmrflash_1) {
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	795b      	ldrb	r3, [r3, #5]
 8006222:	3301      	adds	r3, #1
 8006224:	b2da      	uxtb	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	715a      	strb	r2, [r3, #5]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	795b      	ldrb	r3, [r3, #5]
 800622e:	2b06      	cmp	r3, #6
 8006230:	d015      	beq.n	800625e <CO_LEDs_process+0xea>
 8006232:	dc18      	bgt.n	8006266 <CO_LEDs_process+0xf2>
 8006234:	2b01      	cmp	r3, #1
 8006236:	d002      	beq.n	800623e <CO_LEDs_process+0xca>
 8006238:	2b02      	cmp	r3, #2
 800623a:	d008      	beq.n	800624e <CO_LEDs_process+0xda>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: break;
 800623c:	e013      	b.n	8006266 <CO_LEDs_process+0xf2>
                case 1: rd |= CO_LED_flash_1; break;
 800623e:	221f      	movs	r2, #31
 8006240:	18bb      	adds	r3, r7, r2
 8006242:	18ba      	adds	r2, r7, r2
 8006244:	7812      	ldrb	r2, [r2, #0]
 8006246:	2104      	movs	r1, #4
 8006248:	430a      	orrs	r2, r1
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	e00c      	b.n	8006268 <CO_LEDs_process+0xf4>
                case 2: gr |= CO_LED_flash_1; break;
 800624e:	221e      	movs	r2, #30
 8006250:	18bb      	adds	r3, r7, r2
 8006252:	18ba      	adds	r2, r7, r2
 8006254:	7812      	ldrb	r2, [r2, #0]
 8006256:	2104      	movs	r1, #4
 8006258:	430a      	orrs	r2, r1
 800625a:	701a      	strb	r2, [r3, #0]
 800625c:	e004      	b.n	8006268 <CO_LEDs_process+0xf4>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	715a      	strb	r2, [r3, #5]
 8006264:	e000      	b.n	8006268 <CO_LEDs_process+0xf4>
                default: break;
 8006266:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_2) {
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	799b      	ldrb	r3, [r3, #6]
 800626c:	3301      	adds	r3, #1
 800626e:	b2da      	uxtb	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	719a      	strb	r2, [r3, #6]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	799b      	ldrb	r3, [r3, #6]
 8006278:	2b08      	cmp	r3, #8
 800627a:	d818      	bhi.n	80062ae <CO_LEDs_process+0x13a>
 800627c:	009a      	lsls	r2, r3, #2
 800627e:	4b91      	ldr	r3, [pc, #580]	; (80064c4 <CO_LEDs_process+0x350>)
 8006280:	18d3      	adds	r3, r2, r3
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	469f      	mov	pc, r3
                case 1: case 3: rd |= CO_LED_flash_2; break;
 8006286:	221f      	movs	r2, #31
 8006288:	18bb      	adds	r3, r7, r2
 800628a:	18ba      	adds	r2, r7, r2
 800628c:	7812      	ldrb	r2, [r2, #0]
 800628e:	2108      	movs	r1, #8
 8006290:	430a      	orrs	r2, r1
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	e00c      	b.n	80062b0 <CO_LEDs_process+0x13c>
                case 2: case 4: gr |= CO_LED_flash_2; break;
 8006296:	221e      	movs	r2, #30
 8006298:	18bb      	adds	r3, r7, r2
 800629a:	18ba      	adds	r2, r7, r2
 800629c:	7812      	ldrb	r2, [r2, #0]
 800629e:	2108      	movs	r1, #8
 80062a0:	430a      	orrs	r2, r1
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	e004      	b.n	80062b0 <CO_LEDs_process+0x13c>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	719a      	strb	r2, [r3, #6]
 80062ac:	e000      	b.n	80062b0 <CO_LEDs_process+0x13c>
                default: break;
 80062ae:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_3) {
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	79db      	ldrb	r3, [r3, #7]
 80062b4:	3301      	adds	r3, #1
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	71da      	strb	r2, [r3, #7]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	79db      	ldrb	r3, [r3, #7]
 80062c0:	2b0a      	cmp	r3, #10
 80062c2:	d818      	bhi.n	80062f6 <CO_LEDs_process+0x182>
 80062c4:	009a      	lsls	r2, r3, #2
 80062c6:	4b80      	ldr	r3, [pc, #512]	; (80064c8 <CO_LEDs_process+0x354>)
 80062c8:	18d3      	adds	r3, r2, r3
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	469f      	mov	pc, r3
                case 1: case 3: case 5: rd |= CO_LED_flash_3; break;
 80062ce:	221f      	movs	r2, #31
 80062d0:	18bb      	adds	r3, r7, r2
 80062d2:	18ba      	adds	r2, r7, r2
 80062d4:	7812      	ldrb	r2, [r2, #0]
 80062d6:	2110      	movs	r1, #16
 80062d8:	430a      	orrs	r2, r1
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	e00c      	b.n	80062f8 <CO_LEDs_process+0x184>
                case 2: case 4: case 6: gr |= CO_LED_flash_3; break;
 80062de:	221e      	movs	r2, #30
 80062e0:	18bb      	adds	r3, r7, r2
 80062e2:	18ba      	adds	r2, r7, r2
 80062e4:	7812      	ldrb	r2, [r2, #0]
 80062e6:	2110      	movs	r1, #16
 80062e8:	430a      	orrs	r2, r1
 80062ea:	701a      	strb	r2, [r3, #0]
 80062ec:	e004      	b.n	80062f8 <CO_LEDs_process+0x184>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	71da      	strb	r2, [r3, #7]
 80062f4:	e000      	b.n	80062f8 <CO_LEDs_process+0x184>
                default: break;
 80062f6:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_4) {
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	7a1b      	ldrb	r3, [r3, #8]
 80062fc:	3301      	adds	r3, #1
 80062fe:	b2da      	uxtb	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	721a      	strb	r2, [r3, #8]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	7a1b      	ldrb	r3, [r3, #8]
 8006308:	2b0c      	cmp	r3, #12
 800630a:	d827      	bhi.n	800635c <CO_LEDs_process+0x1e8>
 800630c:	009a      	lsls	r2, r3, #2
 800630e:	4b6f      	ldr	r3, [pc, #444]	; (80064cc <CO_LEDs_process+0x358>)
 8006310:	18d3      	adds	r3, r2, r3
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	469f      	mov	pc, r3
                case 1: case 3: case 5: case 7: rd |= CO_LED_flash_4; break;
 8006316:	221f      	movs	r2, #31
 8006318:	18bb      	adds	r3, r7, r2
 800631a:	18ba      	adds	r2, r7, r2
 800631c:	7812      	ldrb	r2, [r2, #0]
 800631e:	2120      	movs	r1, #32
 8006320:	430a      	orrs	r2, r1
 8006322:	701a      	strb	r2, [r3, #0]
 8006324:	e01b      	b.n	800635e <CO_LEDs_process+0x1ea>
                case 2: case 4: case 6: case 8: gr |= CO_LED_flash_4; break;
 8006326:	221e      	movs	r2, #30
 8006328:	18bb      	adds	r3, r7, r2
 800632a:	18ba      	adds	r2, r7, r2
 800632c:	7812      	ldrb	r2, [r2, #0]
 800632e:	2120      	movs	r1, #32
 8006330:	430a      	orrs	r2, r1
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	e013      	b.n	800635e <CO_LEDs_process+0x1ea>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	721a      	strb	r2, [r3, #8]
 800633c:	e00f      	b.n	800635e <CO_LEDs_process+0x1ea>
                default: break;
            }
        }
        else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	7a5a      	ldrb	r2, [r3, #9]
 8006342:	231f      	movs	r3, #31
 8006344:	18fb      	adds	r3, r7, r3
 8006346:	217e      	movs	r1, #126	; 0x7e
 8006348:	400a      	ands	r2, r1
 800634a:	701a      	strb	r2, [r3, #0]
            gr = LEDs->LEDgreen & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	7a9a      	ldrb	r2, [r3, #10]
 8006350:	231e      	movs	r3, #30
 8006352:	18fb      	adds	r3, r7, r3
 8006354:	217e      	movs	r1, #126	; 0x7e
 8006356:	400a      	ands	r2, r1
 8006358:	701a      	strb	r2, [r3, #0]
 800635a:	e000      	b.n	800635e <CO_LEDs_process+0x1ea>
                default: break;
 800635c:	46c0      	nop			; (mov r8, r8)
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) rd |= CO_LED_flicker;
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d007      	beq.n	8006374 <CO_LEDs_process+0x200>
 8006364:	221f      	movs	r2, #31
 8006366:	18bb      	adds	r3, r7, r2
 8006368:	18ba      	adds	r2, r7, r2
 800636a:	7812      	ldrb	r2, [r2, #0]
 800636c:	2101      	movs	r1, #1
 800636e:	430a      	orrs	r2, r1
 8006370:	701a      	strb	r2, [r3, #0]
 8006372:	e006      	b.n	8006382 <CO_LEDs_process+0x20e>
        else               gr |= CO_LED_flicker;
 8006374:	221e      	movs	r2, #30
 8006376:	18bb      	adds	r3, r7, r2
 8006378:	18ba      	adds	r2, r7, r2
 800637a:	7812      	ldrb	r2, [r2, #0]
 800637c:	2101      	movs	r1, #1
 800637e:	430a      	orrs	r2, r1
 8006380:	701a      	strb	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a52      	ldr	r2, [pc, #328]	; (80064d0 <CO_LEDs_process+0x35c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d900      	bls.n	800638e <CO_LEDs_process+0x21a>
 800638c:	e70b      	b.n	80061a6 <CO_LEDs_process+0x32>

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d100      	bne.n	8006396 <CO_LEDs_process+0x222>
 8006394:	e0c6      	b.n	8006524 <CO_LEDs_process+0x3b0>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if      (ErrCANbusOff)                      rd_co = 1;
 8006396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006398:	2b00      	cmp	r3, #0
 800639a:	d004      	beq.n	80063a6 <CO_LEDs_process+0x232>
 800639c:	2317      	movs	r3, #23
 800639e:	18fb      	adds	r3, r7, r3
 80063a0:	2201      	movs	r2, #1
 80063a2:	701a      	strb	r2, [r3, #0]
 80063a4:	e04d      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (NMTstate == CO_NMT_INITIALIZING)   rd_co = rd & CO_LED_flicker;
 80063a6:	1dfb      	adds	r3, r7, #7
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	b25b      	sxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d108      	bne.n	80063c2 <CO_LEDs_process+0x24e>
 80063b0:	2317      	movs	r3, #23
 80063b2:	18fb      	adds	r3, r7, r3
 80063b4:	221f      	movs	r2, #31
 80063b6:	18ba      	adds	r2, r7, r2
 80063b8:	7812      	ldrb	r2, [r2, #0]
 80063ba:	2101      	movs	r1, #1
 80063bc:	400a      	ands	r2, r1
 80063be:	701a      	strb	r2, [r3, #0]
 80063c0:	e03f      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (ErrRpdo)                           rd_co = rd & CO_LED_flash_4;
 80063c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <CO_LEDs_process+0x266>
 80063c8:	2317      	movs	r3, #23
 80063ca:	18fb      	adds	r3, r7, r3
 80063cc:	221f      	movs	r2, #31
 80063ce:	18ba      	adds	r2, r7, r2
 80063d0:	7812      	ldrb	r2, [r2, #0]
 80063d2:	2120      	movs	r1, #32
 80063d4:	400a      	ands	r2, r1
 80063d6:	701a      	strb	r2, [r3, #0]
 80063d8:	e033      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (ErrSync)                           rd_co = rd & CO_LED_flash_3;
 80063da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d008      	beq.n	80063f2 <CO_LEDs_process+0x27e>
 80063e0:	2317      	movs	r3, #23
 80063e2:	18fb      	adds	r3, r7, r3
 80063e4:	221f      	movs	r2, #31
 80063e6:	18ba      	adds	r2, r7, r2
 80063e8:	7812      	ldrb	r2, [r2, #0]
 80063ea:	2110      	movs	r1, #16
 80063ec:	400a      	ands	r2, r1
 80063ee:	701a      	strb	r2, [r3, #0]
 80063f0:	e027      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (ErrHbCons)                         rd_co = rd & CO_LED_flash_2;
 80063f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d008      	beq.n	800640a <CO_LEDs_process+0x296>
 80063f8:	2317      	movs	r3, #23
 80063fa:	18fb      	adds	r3, r7, r3
 80063fc:	221f      	movs	r2, #31
 80063fe:	18ba      	adds	r2, r7, r2
 8006400:	7812      	ldrb	r2, [r2, #0]
 8006402:	2108      	movs	r1, #8
 8006404:	400a      	ands	r2, r1
 8006406:	701a      	strb	r2, [r3, #0]
 8006408:	e01b      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (ErrCANbusWarn)                     rd_co = rd & CO_LED_flash_1;
 800640a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640c:	2b00      	cmp	r3, #0
 800640e:	d008      	beq.n	8006422 <CO_LEDs_process+0x2ae>
 8006410:	2317      	movs	r3, #23
 8006412:	18fb      	adds	r3, r7, r3
 8006414:	221f      	movs	r2, #31
 8006416:	18ba      	adds	r2, r7, r2
 8006418:	7812      	ldrb	r2, [r2, #0]
 800641a:	2104      	movs	r1, #4
 800641c:	400a      	ands	r2, r1
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	e00f      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else if (ErrOther)                          rd_co = rd & CO_LED_blink;
 8006422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006424:	2b00      	cmp	r3, #0
 8006426:	d008      	beq.n	800643a <CO_LEDs_process+0x2c6>
 8006428:	2317      	movs	r3, #23
 800642a:	18fb      	adds	r3, r7, r3
 800642c:	221f      	movs	r2, #31
 800642e:	18ba      	adds	r2, r7, r2
 8006430:	7812      	ldrb	r2, [r2, #0]
 8006432:	2102      	movs	r1, #2
 8006434:	400a      	ands	r2, r1
 8006436:	701a      	strb	r2, [r3, #0]
 8006438:	e003      	b.n	8006442 <CO_LEDs_process+0x2ce>
        else                                        rd_co = 0;
 800643a:	2317      	movs	r3, #23
 800643c:	18fb      	adds	r3, r7, r3
 800643e:	2200      	movs	r2, #0
 8006440:	701a      	strb	r2, [r3, #0]

        /* CANopen green RUN LED */
        if      (LSSconfig)                         gr_co = gr & CO_LED_flicker;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d008      	beq.n	800645a <CO_LEDs_process+0x2e6>
 8006448:	2316      	movs	r3, #22
 800644a:	18fb      	adds	r3, r7, r3
 800644c:	221e      	movs	r2, #30
 800644e:	18ba      	adds	r2, r7, r2
 8006450:	7812      	ldrb	r2, [r2, #0]
 8006452:	2101      	movs	r1, #1
 8006454:	400a      	ands	r2, r1
 8006456:	701a      	strb	r2, [r3, #0]
 8006458:	e040      	b.n	80064dc <CO_LEDs_process+0x368>
        else if (firmwareDownload)                  gr_co = gr & CO_LED_flash_3;
 800645a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800645c:	2b00      	cmp	r3, #0
 800645e:	d008      	beq.n	8006472 <CO_LEDs_process+0x2fe>
 8006460:	2316      	movs	r3, #22
 8006462:	18fb      	adds	r3, r7, r3
 8006464:	221e      	movs	r2, #30
 8006466:	18ba      	adds	r2, r7, r2
 8006468:	7812      	ldrb	r2, [r2, #0]
 800646a:	2110      	movs	r1, #16
 800646c:	400a      	ands	r2, r1
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	e034      	b.n	80064dc <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_STOPPED)        gr_co = gr & CO_LED_flash_1;
 8006472:	1dfb      	adds	r3, r7, #7
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	b25b      	sxtb	r3, r3
 8006478:	2b04      	cmp	r3, #4
 800647a:	d108      	bne.n	800648e <CO_LEDs_process+0x31a>
 800647c:	2316      	movs	r3, #22
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	221e      	movs	r2, #30
 8006482:	18ba      	adds	r2, r7, r2
 8006484:	7812      	ldrb	r2, [r2, #0]
 8006486:	2104      	movs	r1, #4
 8006488:	400a      	ands	r2, r1
 800648a:	701a      	strb	r2, [r3, #0]
 800648c:	e026      	b.n	80064dc <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_PRE_OPERATIONAL)gr_co = gr & CO_LED_blink;
 800648e:	1dfb      	adds	r3, r7, #7
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	b25b      	sxtb	r3, r3
 8006494:	2b7f      	cmp	r3, #127	; 0x7f
 8006496:	d108      	bne.n	80064aa <CO_LEDs_process+0x336>
 8006498:	2316      	movs	r3, #22
 800649a:	18fb      	adds	r3, r7, r3
 800649c:	221e      	movs	r2, #30
 800649e:	18ba      	adds	r2, r7, r2
 80064a0:	7812      	ldrb	r2, [r2, #0]
 80064a2:	2102      	movs	r1, #2
 80064a4:	400a      	ands	r2, r1
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	e018      	b.n	80064dc <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_OPERATIONAL)    gr_co = 1;
 80064aa:	1dfb      	adds	r3, r7, #7
 80064ac:	781b      	ldrb	r3, [r3, #0]
 80064ae:	b25b      	sxtb	r3, r3
 80064b0:	2b05      	cmp	r3, #5
 80064b2:	d10f      	bne.n	80064d4 <CO_LEDs_process+0x360>
 80064b4:	2316      	movs	r3, #22
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	2201      	movs	r2, #1
 80064ba:	701a      	strb	r2, [r3, #0]
 80064bc:	e00e      	b.n	80064dc <CO_LEDs_process+0x368>
 80064be:	46c0      	nop			; (mov r8, r8)
 80064c0:	ffff3cb0 	.word	0xffff3cb0
 80064c4:	080129b8 	.word	0x080129b8
 80064c8:	080129dc 	.word	0x080129dc
 80064cc:	08012a08 	.word	0x08012a08
 80064d0:	0000c34f 	.word	0x0000c34f
        else                                        gr_co = 0;
 80064d4:	2316      	movs	r3, #22
 80064d6:	18fb      	adds	r3, r7, r3
 80064d8:	2200      	movs	r2, #0
 80064da:	701a      	strb	r2, [r3, #0]

        if (rd_co != 0) rd |= CO_LED_CANopen;
 80064dc:	2317      	movs	r3, #23
 80064de:	18fb      	adds	r3, r7, r3
 80064e0:	781b      	ldrb	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <CO_LEDs_process+0x382>
 80064e6:	221f      	movs	r2, #31
 80064e8:	18bb      	adds	r3, r7, r2
 80064ea:	18ba      	adds	r2, r7, r2
 80064ec:	7812      	ldrb	r2, [r2, #0]
 80064ee:	2180      	movs	r1, #128	; 0x80
 80064f0:	4249      	negs	r1, r1
 80064f2:	430a      	orrs	r2, r1
 80064f4:	701a      	strb	r2, [r3, #0]
        if (gr_co != 0) gr |= CO_LED_CANopen;
 80064f6:	2316      	movs	r3, #22
 80064f8:	18fb      	adds	r3, r7, r3
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d007      	beq.n	8006510 <CO_LEDs_process+0x39c>
 8006500:	221e      	movs	r2, #30
 8006502:	18bb      	adds	r3, r7, r2
 8006504:	18ba      	adds	r2, r7, r2
 8006506:	7812      	ldrb	r2, [r2, #0]
 8006508:	2180      	movs	r1, #128	; 0x80
 800650a:	4249      	negs	r1, r1
 800650c:	430a      	orrs	r2, r1
 800650e:	701a      	strb	r2, [r3, #0]
        LEDs->LEDred = rd;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	221f      	movs	r2, #31
 8006514:	18ba      	adds	r2, r7, r2
 8006516:	7812      	ldrb	r2, [r2, #0]
 8006518:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	221e      	movs	r2, #30
 800651e:	18ba      	adds	r2, r7, r2
 8006520:	7812      	ldrb	r2, [r2, #0]
 8006522:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 8006524:	46c0      	nop			; (mov r8, r8)
 8006526:	46bd      	mov	sp, r7
 8006528:	b008      	add	sp, #32
 800652a:	bd80      	pop	{r7, pc}

0800652c <CO_LSSslave_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_LSSslave_receive(void *object, void *msg)
{
 800652c:	b5b0      	push	{r4, r5, r7, lr}
 800652e:	b090      	sub	sp, #64	; 0x40
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t *LSSslave = (CO_LSSslave_t*)object;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800653a:	2133      	movs	r1, #51	; 0x33
 800653c:	187b      	adds	r3, r7, r1
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	7912      	ldrb	r2, [r2, #4]
 8006542:	701a      	strb	r2, [r3, #0]

    if(DLC == 8U && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8006544:	187b      	adds	r3, r7, r1
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	2b08      	cmp	r3, #8
 800654a:	d000      	beq.n	800654e <CO_LSSslave_receive+0x22>
 800654c:	e150      	b.n	80067f0 <CO_LSSslave_receive+0x2c4>
 800654e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006552:	2b00      	cmp	r3, #0
 8006554:	d000      	beq.n	8006558 <CO_LSSslave_receive+0x2c>
 8006556:	e14b      	b.n	80067f0 <CO_LSSslave_receive+0x2c4>
        bool_t request_LSSslave_process = false;
 8006558:	2300      	movs	r3, #0
 800655a:	63fb      	str	r3, [r7, #60]	; 0x3c
        uint8_t *data = CO_CANrxMsg_readData(msg);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	3305      	adds	r3, #5
 8006560:	62fb      	str	r3, [r7, #44]	; 0x2c
        CO_LSS_cs_t cs = (CO_LSS_cs_t) data[0];
 8006562:	212b      	movs	r1, #43	; 0x2b
 8006564:	187b      	adds	r3, r7, r1
 8006566:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006568:	7812      	ldrb	r2, [r2, #0]
 800656a:	701a      	strb	r2, [r3, #0]

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 800656c:	187b      	adds	r3, r7, r1
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	2b04      	cmp	r3, #4
 8006572:	d130      	bne.n	80065d6 <CO_LSSslave_receive+0xaa>
            uint8_t mode = data[1];
 8006574:	211f      	movs	r1, #31
 8006576:	187b      	adds	r3, r7, r1
 8006578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800657a:	7852      	ldrb	r2, [r2, #1]
 800657c:	701a      	strb	r2, [r3, #0]

            switch (mode) {
 800657e:	187b      	adds	r3, r7, r1
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <CO_LSSslave_receive+0x60>
 8006586:	2b01      	cmp	r3, #1
 8006588:	d021      	beq.n	80065ce <CO_LSSslave_receive+0xa2>
                    break;
                case CO_LSS_STATE_CONFIGURATION:
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
                    break;
                default:
                    break;
 800658a:	e12b      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 800658c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800658e:	7c1b      	ldrb	r3, [r3, #16]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d111      	bne.n	80065b8 <CO_LSSslave_receive+0x8c>
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8006594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006596:	2240      	movs	r2, #64	; 0x40
 8006598:	5c9b      	ldrb	r3, [r3, r2]
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 800659a:	2bff      	cmp	r3, #255	; 0xff
 800659c:	d10c      	bne.n	80065b8 <CO_LSSslave_receive+0x8c>
                        *LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)
 800659e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a2:	781b      	ldrb	r3, [r3, #0]
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80065a4:	2bff      	cmp	r3, #255	; 0xff
 80065a6:	d007      	beq.n	80065b8 <CO_LSSslave_receive+0x8c>
                        LSSslave->service = cs;
 80065a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065aa:	222b      	movs	r2, #43	; 0x2b
 80065ac:	18ba      	adds	r2, r7, r2
 80065ae:	2148      	movs	r1, #72	; 0x48
 80065b0:	7812      	ldrb	r2, [r2, #0]
 80065b2:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 80065b4:	2301      	movs	r3, #1
 80065b6:	63fb      	str	r3, [r7, #60]	; 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 80065b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065ba:	2200      	movs	r2, #0
 80065bc:	741a      	strb	r2, [r3, #16]
                    memset(&LSSslave->lssSelect, 0,
 80065be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c0:	3314      	adds	r3, #20
 80065c2:	2210      	movs	r2, #16
 80065c4:	2100      	movs	r1, #0
 80065c6:	0018      	movs	r0, r3
 80065c8:	f00b fa1c 	bl	8011a04 <memset>
                    break;
 80065cc:	e10a      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 80065ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d0:	2201      	movs	r2, #1
 80065d2:	741a      	strb	r2, [r3, #16]
                    break;
 80065d4:	e106      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
            }
        }
        else if(LSSslave->lssState == CO_LSS_STATE_WAITING) {
 80065d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d8:	7c1b      	ldrb	r3, [r3, #16]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d000      	beq.n	80065e0 <CO_LSSslave_receive+0xb4>
 80065de:	e0ec      	b.n	80067ba <CO_LSSslave_receive+0x28e>
            switch (cs) {
 80065e0:	232b      	movs	r3, #43	; 0x2b
 80065e2:	18fb      	adds	r3, r7, r3
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	3b40      	subs	r3, #64	; 0x40
 80065e8:	2b11      	cmp	r3, #17
 80065ea:	d900      	bls.n	80065ee <CO_LSSslave_receive+0xc2>
 80065ec:	e0f5      	b.n	80067da <CO_LSSslave_receive+0x2ae>
 80065ee:	009a      	lsls	r2, r3, #2
 80065f0:	4b81      	ldr	r3, [pc, #516]	; (80067f8 <CO_LSSslave_receive+0x2cc>)
 80065f2:	18d3      	adds	r3, r2, r3
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	469f      	mov	pc, r3
            case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 80065f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fa:	1c59      	adds	r1, r3, #1
 80065fc:	2318      	movs	r3, #24
 80065fe:	18fb      	adds	r3, r7, r3
 8006600:	2204      	movs	r2, #4
 8006602:	0018      	movs	r0, r3
 8006604:	f00b f9e2 	bl	80119cc <memcpy>
                LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800660c:	615a      	str	r2, [r3, #20]
                break;
 800660e:	e0e9      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006612:	1c59      	adds	r1, r3, #1
 8006614:	2314      	movs	r3, #20
 8006616:	18fb      	adds	r3, r7, r3
 8006618:	2204      	movs	r2, #4
 800661a:	0018      	movs	r0, r3
 800661c:	f00b f9d6 	bl	80119cc <memcpy>
                LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006624:	619a      	str	r2, [r3, #24]
                break;
 8006626:	e0dd      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_REV: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800662a:	1c59      	adds	r1, r3, #1
 800662c:	2310      	movs	r3, #16
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	2204      	movs	r2, #4
 8006632:	0018      	movs	r0, r3
 8006634:	f00b f9ca 	bl	80119cc <memcpy>
                LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800663c:	61da      	str	r2, [r3, #28]
                break;
 800663e:	e0d1      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8006640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006642:	1c59      	adds	r1, r3, #1
 8006644:	230c      	movs	r3, #12
 8006646:	18fb      	adds	r3, r7, r3
 8006648:	2204      	movs	r2, #4
 800664a:	0018      	movs	r0, r3
 800664c:	f00b f9be 	bl	80119cc <memcpy>
                LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006654:	621a      	str	r2, [r3, #32]

                if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress,
 8006656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006658:	685a      	ldr	r2, [r3, #4]
 800665a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	429a      	cmp	r2, r3
 8006660:	d000      	beq.n	8006664 <CO_LSSslave_receive+0x138>
 8006662:	e0bc      	b.n	80067de <CO_LSSslave_receive+0x2b2>
 8006664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006666:	689a      	ldr	r2, [r3, #8]
 8006668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800666a:	69db      	ldr	r3, [r3, #28]
 800666c:	429a      	cmp	r2, r3
 800666e:	d000      	beq.n	8006672 <CO_LSSslave_receive+0x146>
 8006670:	e0b5      	b.n	80067de <CO_LSSslave_receive+0x2b2>
 8006672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006674:	68da      	ldr	r2, [r3, #12]
 8006676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006678:	6a1b      	ldr	r3, [r3, #32]
 800667a:	429a      	cmp	r2, r3
 800667c:	d000      	beq.n	8006680 <CO_LSSslave_receive+0x154>
 800667e:	e0ae      	b.n	80067de <CO_LSSslave_receive+0x2b2>
 8006680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006686:	695b      	ldr	r3, [r3, #20]
 8006688:	429a      	cmp	r2, r3
 800668a:	d000      	beq.n	800668e <CO_LSSslave_receive+0x162>
 800668c:	e0a7      	b.n	80067de <CO_LSSslave_receive+0x2b2>
                                         LSSslave->lssSelect)
                ) {
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 800668e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006690:	2201      	movs	r2, #1
 8006692:	741a      	strb	r2, [r3, #16]
                    LSSslave->service = cs;
 8006694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006696:	222b      	movs	r2, #43	; 0x2b
 8006698:	18ba      	adds	r2, r7, r2
 800669a:	2148      	movs	r1, #72	; 0x48
 800669c:	7812      	ldrb	r2, [r2, #0]
 800669e:	545a      	strb	r2, [r3, r1]
                    request_LSSslave_process = true;
 80066a0:	2301      	movs	r3, #1
 80066a2:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                break;
 80066a4:	e09b      	b.n	80067de <CO_LSSslave_receive+0x2b2>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                /* fastscan is only active on unconfigured nodes */
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80066a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066aa:	781b      	ldrb	r3, [r3, #0]
 80066ac:	2bff      	cmp	r3, #255	; 0xff
 80066ae:	d000      	beq.n	80066b2 <CO_LSSslave_receive+0x186>
 80066b0:	e097      	b.n	80067e2 <CO_LSSslave_receive+0x2b6>
                    LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 80066b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b4:	2240      	movs	r2, #64	; 0x40
 80066b6:	5c9b      	ldrb	r3, [r3, r2]
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 80066b8:	2bff      	cmp	r3, #255	; 0xff
 80066ba:	d000      	beq.n	80066be <CO_LSSslave_receive+0x192>
 80066bc:	e091      	b.n	80067e2 <CO_LSSslave_receive+0x2b6>
                {
                    uint8_t bitCheck = data[5];
 80066be:	212a      	movs	r1, #42	; 0x2a
 80066c0:	187b      	adds	r3, r7, r1
 80066c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c4:	7952      	ldrb	r2, [r2, #5]
 80066c6:	701a      	strb	r2, [r3, #0]
                    uint8_t lssSub = data[6];
 80066c8:	2329      	movs	r3, #41	; 0x29
 80066ca:	18fb      	adds	r3, r7, r3
 80066cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066ce:	7992      	ldrb	r2, [r2, #6]
 80066d0:	701a      	strb	r2, [r3, #0]
                    uint8_t lssNext = data[7];
 80066d2:	2328      	movs	r3, #40	; 0x28
 80066d4:	18fb      	adds	r3, r7, r3
 80066d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066d8:	79d2      	ldrb	r2, [r2, #7]
 80066da:	701a      	strb	r2, [r3, #0]
                    uint32_t valSw;
                    uint32_t idNumber;
                    bool_t ack;

                    if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) ||
 80066dc:	187b      	adds	r3, r7, r1
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	2b1f      	cmp	r3, #31
 80066e2:	d904      	bls.n	80066ee <CO_LSSslave_receive+0x1c2>
 80066e4:	187b      	adds	r3, r7, r1
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	2b80      	cmp	r3, #128	; 0x80
 80066ea:	d000      	beq.n	80066ee <CO_LSSslave_receive+0x1c2>
 80066ec:	e07a      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
 80066ee:	2329      	movs	r3, #41	; 0x29
 80066f0:	18fb      	adds	r3, r7, r3
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	2b03      	cmp	r3, #3
 80066f6:	d900      	bls.n	80066fa <CO_LSSslave_receive+0x1ce>
 80066f8:	e074      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub) ||
 80066fa:	2328      	movs	r3, #40	; 0x28
 80066fc:	18fb      	adds	r3, r7, r3
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	2b03      	cmp	r3, #3
 8006702:	d900      	bls.n	8006706 <CO_LSSslave_receive+0x1da>
 8006704:	e06e      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
                        /* Invalid request */
                        break;
                    }

                    memcpy(&valSw, &data[1], sizeof(valSw));
 8006706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006708:	1c59      	adds	r1, r3, #1
 800670a:	2308      	movs	r3, #8
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	2204      	movs	r2, #4
 8006710:	0018      	movs	r0, r3
 8006712:	f00b f95b 	bl	80119cc <memcpy>
                    idNumber = CO_SWAP_32(valSw);
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	627b      	str	r3, [r7, #36]	; 0x24
                    ack = false;
 800671a:	2300      	movs	r3, #0
 800671c:	63bb      	str	r3, [r7, #56]	; 0x38

                    if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 800671e:	232a      	movs	r3, #42	; 0x2a
 8006720:	18fb      	adds	r3, r7, r3
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	2b80      	cmp	r3, #128	; 0x80
 8006726:	d10d      	bne.n	8006744 <CO_LSSslave_receive+0x218>
                        /* Confirm, Reset */
                        ack = true;
 8006728:	2301      	movs	r3, #1
 800672a:	63bb      	str	r3, [r7, #56]	; 0x38
                        LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 800672c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800672e:	2234      	movs	r2, #52	; 0x34
 8006730:	2100      	movs	r1, #0
 8006732:	5499      	strb	r1, [r3, r2]
                        memset(&LSSslave->lssFastscan, 0,
 8006734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006736:	3324      	adds	r3, #36	; 0x24
 8006738:	2210      	movs	r2, #16
 800673a:	2100      	movs	r1, #0
 800673c:	0018      	movs	r0, r3
 800673e:	f00b f961 	bl	8011a04 <memset>
 8006742:	e02e      	b.n	80067a2 <CO_LSSslave_receive+0x276>
                                sizeof(LSSslave->lssFastscan));
                    }
                    else if (LSSslave->fastscanPos == lssSub) {
 8006744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006746:	2234      	movs	r2, #52	; 0x34
 8006748:	5c9b      	ldrb	r3, [r3, r2]
 800674a:	2029      	movs	r0, #41	; 0x29
 800674c:	183a      	adds	r2, r7, r0
 800674e:	7812      	ldrb	r2, [r2, #0]
 8006750:	429a      	cmp	r2, r3
 8006752:	d126      	bne.n	80067a2 <CO_LSSslave_receive+0x276>
                        uint32_t mask = 0xFFFFFFFF << bitCheck;
 8006754:	242a      	movs	r4, #42	; 0x2a
 8006756:	193b      	adds	r3, r7, r4
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	2201      	movs	r2, #1
 800675c:	4252      	negs	r2, r2
 800675e:	409a      	lsls	r2, r3
 8006760:	0013      	movs	r3, r2
 8006762:	623b      	str	r3, [r7, #32]

                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8006764:	183b      	adds	r3, r7, r0
 8006766:	781a      	ldrb	r2, [r3, #0]
 8006768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800676a:	0092      	lsls	r2, r2, #2
 800676c:	58d2      	ldr	r2, [r2, r3]
                            == (idNumber & mask))
 800676e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006770:	4053      	eors	r3, r2
 8006772:	6a3a      	ldr	r2, [r7, #32]
 8006774:	4013      	ands	r3, r2
                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8006776:	d114      	bne.n	80067a2 <CO_LSSslave_receive+0x276>
                        {
                            /* all requested bits match */
                            ack = true;
 8006778:	2301      	movs	r3, #1
 800677a:	63bb      	str	r3, [r7, #56]	; 0x38
                            LSSslave->fastscanPos = lssNext;
 800677c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800677e:	2528      	movs	r5, #40	; 0x28
 8006780:	197a      	adds	r2, r7, r5
 8006782:	2134      	movs	r1, #52	; 0x34
 8006784:	7812      	ldrb	r2, [r2, #0]
 8006786:	545a      	strb	r2, [r3, r1]

                            if (bitCheck == 0 && lssNext < lssSub) {
 8006788:	193b      	adds	r3, r7, r4
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d108      	bne.n	80067a2 <CO_LSSslave_receive+0x276>
 8006790:	197a      	adds	r2, r7, r5
 8006792:	183b      	adds	r3, r7, r0
 8006794:	7812      	ldrb	r2, [r2, #0]
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	429a      	cmp	r2, r3
 800679a:	d202      	bcs.n	80067a2 <CO_LSSslave_receive+0x276>
                                /* complete match, enter configuration state */
                                LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 800679c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679e:	2201      	movs	r2, #1
 80067a0:	741a      	strb	r2, [r3, #16]
                            }
                        }
                    }
                    if (ack) {
 80067a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d01c      	beq.n	80067e2 <CO_LSSslave_receive+0x2b6>
                        LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                        memset(&LSSslave->TXbuff->data[1], 0,
                               sizeof(LSSslave->TXbuff->data) - 1);
                        CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                        LSSslave->service = cs;
 80067a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067aa:	222b      	movs	r2, #43	; 0x2b
 80067ac:	18ba      	adds	r2, r7, r2
 80067ae:	2148      	movs	r1, #72	; 0x48
 80067b0:	7812      	ldrb	r2, [r2, #0]
 80067b2:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 80067b4:	2301      	movs	r3, #1
 80067b6:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif
                    }
                }
                break;
 80067b8:	e013      	b.n	80067e2 <CO_LSSslave_receive+0x2b6>
                break;
            }
            }
        }
        else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            memcpy(&LSSslave->CANdata, &data[0], sizeof(LSSslave->CANdata));
 80067ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067bc:	3349      	adds	r3, #73	; 0x49
 80067be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067c0:	2208      	movs	r2, #8
 80067c2:	0018      	movs	r0, r3
 80067c4:	f00b f902 	bl	80119cc <memcpy>
            LSSslave->service = cs;
 80067c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ca:	222b      	movs	r2, #43	; 0x2b
 80067cc:	18ba      	adds	r2, r7, r2
 80067ce:	2148      	movs	r1, #72	; 0x48
 80067d0:	7812      	ldrb	r2, [r2, #0]
 80067d2:	545a      	strb	r2, [r3, r1]
            request_LSSslave_process = true;
 80067d4:	2301      	movs	r3, #1
 80067d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067d8:	e004      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                break;
 80067da:	46c0      	nop			; (mov r8, r8)
 80067dc:	e002      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                break;
 80067de:	46c0      	nop			; (mov r8, r8)
 80067e0:	e000      	b.n	80067e4 <CO_LSSslave_receive+0x2b8>
                break;
 80067e2:	46c0      	nop			; (mov r8, r8)
        }

        if (request_LSSslave_process) {
 80067e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d002      	beq.n	80067f0 <CO_LSSslave_receive+0x2c4>
            CO_FLAG_SET(LSSslave->sendResponse);
 80067ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ec:	2201      	movs	r2, #1
 80067ee:	645a      	str	r2, [r3, #68]	; 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 80067f0:	46c0      	nop			; (mov r8, r8)
 80067f2:	46bd      	mov	sp, r7
 80067f4:	b010      	add	sp, #64	; 0x40
 80067f6:	bdb0      	pop	{r4, r5, r7, pc}
 80067f8:	08012a50 	.word	0x08012a50

080067fc <CO_LSSslave_init>:
        uint16_t                CANdevRxIdx,
        uint16_t                CANidLssMaster,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidLssSlave)
{
 80067fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067fe:	b08b      	sub	sp, #44	; 0x2c
 8006800:	af04      	add	r7, sp, #16
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	60b9      	str	r1, [r7, #8]
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 800680a:	2317      	movs	r3, #23
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	2200      	movs	r2, #0
 8006810:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LSSslave==NULL || pendingBitRate == NULL || pendingNodeID == NULL ||
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d018      	beq.n	800684a <CO_LSSslave_init+0x4e>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d015      	beq.n	800684a <CO_LSSslave_init+0x4e>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d012      	beq.n	800684a <CO_LSSslave_init+0x4e>
 8006824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00f      	beq.n	800684a <CO_LSSslave_init+0x4e>
        CANdevRx==NULL || CANdevTx==NULL ||
 800682a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00c      	beq.n	800684a <CO_LSSslave_init+0x4e>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	781b      	ldrb	r3, [r3, #0]
        CANdevRx==NULL || CANdevTx==NULL ||
 8006834:	2b00      	cmp	r3, #0
 8006836:	d004      	beq.n	8006842 <CO_LSSslave_init+0x46>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	b25b      	sxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	da06      	bge.n	8006850 <CO_LSSslave_init+0x54>
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	2bff      	cmp	r3, #255	; 0xff
 8006848:	d002      	beq.n	8006850 <CO_LSSslave_init+0x54>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800684a:	2301      	movs	r3, #1
 800684c:	425b      	negs	r3, r3
 800684e:	e060      	b.n	8006912 <CO_LSSslave_init+0x116>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2274      	movs	r2, #116	; 0x74
 8006854:	2100      	movs	r1, #0
 8006856:	0018      	movs	r0, r3
 8006858:	f00b f8d4 	bl	8011a04 <memset>

    /* Configure object variables */
    memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	2210      	movs	r2, #16
 8006862:	0018      	movs	r0, r3
 8006864:	f00b f8b2 	bl	80119cc <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2234      	movs	r2, #52	; 0x34
 8006872:	2100      	movs	r1, #0
 8006874:	5499      	strb	r1, [r3, r2]

    LSSslave->pendingBitRate = pendingBitRate;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	639a      	str	r2, [r3, #56]	; 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	63da      	str	r2, [r3, #60]	; 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	7819      	ldrb	r1, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2240      	movs	r2, #64	; 0x40
 800688a:	5499      	strb	r1, [r3, r2]
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	645a      	str	r2, [r3, #68]	; 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(
 8006892:	2617      	movs	r6, #23
 8006894:	19bc      	adds	r4, r7, r6
 8006896:	4d21      	ldr	r5, [pc, #132]	; (800691c <CO_LSSslave_init+0x120>)
 8006898:	2330      	movs	r3, #48	; 0x30
 800689a:	2208      	movs	r2, #8
 800689c:	4694      	mov	ip, r2
 800689e:	44bc      	add	ip, r7
 80068a0:	4463      	add	r3, ip
 80068a2:	881a      	ldrh	r2, [r3, #0]
 80068a4:	232c      	movs	r3, #44	; 0x2c
 80068a6:	2108      	movs	r1, #8
 80068a8:	468c      	mov	ip, r1
 80068aa:	44bc      	add	ip, r7
 80068ac:	4463      	add	r3, ip
 80068ae:	8819      	ldrh	r1, [r3, #0]
 80068b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80068b2:	4b1b      	ldr	r3, [pc, #108]	; (8006920 <CO_LSSslave_init+0x124>)
 80068b4:	9302      	str	r3, [sp, #8]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	2300      	movs	r3, #0
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	002b      	movs	r3, r5
 80068c0:	f001 fc06 	bl	80080d0 <CO_CANrxBufferInit>
 80068c4:	0003      	movs	r3, r0
 80068c6:	7023      	strb	r3, [r4, #0]
            0,                    /* rtr */
            (void*)LSSslave,      /* object passed to receive function */
            CO_LSSslave_receive); /* this function will process received message */

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068cc:	66da      	str	r2, [r3, #108]	; 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(
 80068ce:	233c      	movs	r3, #60	; 0x3c
 80068d0:	2208      	movs	r2, #8
 80068d2:	4694      	mov	ip, r2
 80068d4:	44bc      	add	ip, r7
 80068d6:	4463      	add	r3, ip
 80068d8:	881a      	ldrh	r2, [r3, #0]
 80068da:	2338      	movs	r3, #56	; 0x38
 80068dc:	2108      	movs	r1, #8
 80068de:	468c      	mov	ip, r1
 80068e0:	44bc      	add	ip, r7
 80068e2:	4463      	add	r3, ip
 80068e4:	8819      	ldrh	r1, [r3, #0]
 80068e6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80068e8:	2300      	movs	r3, #0
 80068ea:	9301      	str	r3, [sp, #4]
 80068ec:	2308      	movs	r3, #8
 80068ee:	9300      	str	r3, [sp, #0]
 80068f0:	2300      	movs	r3, #0
 80068f2:	f001 fc55 	bl	80081a0 <CO_CANtxBufferInit>
 80068f6:	0002      	movs	r2, r0
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	671a      	str	r2, [r3, #112]	; 0x70
            CANidLssSlave,        /* CAN identifier */
            0,                    /* rtr */
            8,                    /* number of data bytes */
            0);                   /* synchronous message flag bit */

    if (LSSslave->TXbuff == NULL) {
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006900:	2b00      	cmp	r3, #0
 8006902:	d102      	bne.n	800690a <CO_LSSslave_init+0x10e>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8006904:	19bb      	adds	r3, r7, r6
 8006906:	22ff      	movs	r2, #255	; 0xff
 8006908:	701a      	strb	r2, [r3, #0]
    }

    return ret;
 800690a:	2317      	movs	r3, #23
 800690c:	18fb      	adds	r3, r7, r3
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	b25b      	sxtb	r3, r3
}
 8006912:	0018      	movs	r0, r3
 8006914:	46bd      	mov	sp, r7
 8006916:	b007      	add	sp, #28
 8006918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800691a:	46c0      	nop			; (mov r8, r8)
 800691c:	000007ff 	.word	0x000007ff
 8006920:	0800652d 	.word	0x0800652d

08006924 <CO_LSSslave_process>:
    }
}


/******************************************************************************/
bool_t CO_LSSslave_process(CO_LSSslave_t *LSSslave) {
 8006924:	b590      	push	{r4, r7, lr}
 8006926:	b08d      	sub	sp, #52	; 0x34
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 800692c:	2300      	movs	r3, #0
 800692e:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006934:	2b00      	cmp	r3, #0
 8006936:	d100      	bne.n	800693a <CO_LSSslave_process+0x16>
 8006938:	e186      	b.n	8006c48 <CO_LSSslave_process+0x324>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 800693a:	2300      	movs	r3, #0
 800693c:	627b      	str	r3, [r7, #36]	; 0x24
        uint32_t valSw;

        memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006942:	3305      	adds	r3, #5
 8006944:	2208      	movs	r2, #8
 8006946:	2100      	movs	r1, #0
 8006948:	0018      	movs	r0, r3
 800694a:	f00b f85b 	bl	8011a04 <memset>

        switch (LSSslave->service) {
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2248      	movs	r2, #72	; 0x48
 8006952:	5c9b      	ldrb	r3, [r3, r2]
 8006954:	3b04      	subs	r3, #4
 8006956:	2b5a      	cmp	r3, #90	; 0x5a
 8006958:	d900      	bls.n	800695c <CO_LSSslave_process+0x38>
 800695a:	e160      	b.n	8006c1e <CO_LSSslave_process+0x2fa>
 800695c:	009a      	lsls	r2, r3, #2
 800695e:	4bbd      	ldr	r3, [pc, #756]	; (8006c54 <CO_LSSslave_process+0x330>)
 8006960:	18d3      	adds	r3, r2, r3
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	469f      	mov	pc, r3
        case CO_LSS_SWITCH_STATE_GLOBAL: {
            /* Node-Id was unconfigured before, now it is configured,
             * enter the NMT Reset communication autonomously. */
            resetCommunication = true;
 8006966:	2301      	movs	r3, #1
 8006968:	62fb      	str	r3, [r7, #44]	; 0x2c
            break;
 800696a:	e15f      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
            LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006970:	2244      	movs	r2, #68	; 0x44
 8006972:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 8006974:	2301      	movs	r3, #1
 8006976:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006978:	e158      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_NODE_ID: {
            nid = LSSslave->CANdata[1];
 800697a:	2013      	movs	r0, #19
 800697c:	183b      	adds	r3, r7, r0
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	214a      	movs	r1, #74	; 0x4a
 8006982:	5c52      	ldrb	r2, [r2, r1]
 8006984:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_NODE_ID_OK;
 8006986:	232b      	movs	r3, #43	; 0x2b
 8006988:	18fb      	adds	r3, r7, r3
 800698a:	2200      	movs	r2, #0
 800698c:	701a      	strb	r2, [r3, #0]

            if (CO_LSS_NODE_ID_VALID(nid)) {
 800698e:	183b      	adds	r3, r7, r0
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d004      	beq.n	80069a0 <CO_LSSslave_process+0x7c>
 8006996:	183b      	adds	r3, r7, r0
 8006998:	781b      	ldrb	r3, [r3, #0]
 800699a:	b25b      	sxtb	r3, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	da04      	bge.n	80069aa <CO_LSSslave_process+0x86>
 80069a0:	2313      	movs	r3, #19
 80069a2:	18fb      	adds	r3, r7, r3
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	2bff      	cmp	r3, #255	; 0xff
 80069a8:	d106      	bne.n	80069b8 <CO_LSSslave_process+0x94>
                *LSSslave->pendingNodeID = nid;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ae:	2213      	movs	r2, #19
 80069b0:	18ba      	adds	r2, r7, r2
 80069b2:	7812      	ldrb	r2, [r2, #0]
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	e003      	b.n	80069c0 <CO_LSSslave_process+0x9c>
            }
            else {
                errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 80069b8:	232b      	movs	r3, #43	; 0x2b
 80069ba:	18fb      	adds	r3, r7, r3
 80069bc:	2201      	movs	r2, #1
 80069be:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	2148      	movs	r1, #72	; 0x48
 80069c8:	5c52      	ldrb	r2, [r2, r1]
 80069ca:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069d0:	222b      	movs	r2, #43	; 0x2b
 80069d2:	18ba      	adds	r2, r7, r2
 80069d4:	7812      	ldrb	r2, [r2, #0]
 80069d6:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 80069d8:	2301      	movs	r3, #1
 80069da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069dc:	e126      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d100      	bne.n	80069e8 <CO_LSSslave_process+0xc4>
 80069e6:	e11c      	b.n	8006c22 <CO_LSSslave_process+0x2fe>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            tableSelector = LSSslave->CANdata[1];
 80069e8:	241d      	movs	r4, #29
 80069ea:	193b      	adds	r3, r7, r4
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	214a      	movs	r1, #74	; 0x4a
 80069f0:	5c52      	ldrb	r2, [r2, r1]
 80069f2:	701a      	strb	r2, [r3, #0]
            tableIndex = LSSslave->CANdata[2];
 80069f4:	201c      	movs	r0, #28
 80069f6:	183b      	adds	r3, r7, r0
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	214b      	movs	r1, #75	; 0x4b
 80069fc:	5c52      	ldrb	r2, [r2, r1]
 80069fe:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8006a00:	232b      	movs	r3, #43	; 0x2b
 8006a02:	18fb      	adds	r3, r7, r3
 8006a04:	2200      	movs	r2, #0
 8006a06:	701a      	strb	r2, [r3, #0]
            errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 8006a08:	232a      	movs	r3, #42	; 0x2a
 8006a0a:	18fb      	adds	r3, r7, r3
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	701a      	strb	r2, [r3, #0]

            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006a10:	193b      	adds	r3, r7, r4
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d12b      	bne.n	8006a70 <CO_LSSslave_process+0x14c>
 8006a18:	183b      	adds	r3, r7, r0
 8006a1a:	781b      	ldrb	r3, [r3, #0]
 8006a1c:	2b05      	cmp	r3, #5
 8006a1e:	d027      	beq.n	8006a70 <CO_LSSslave_process+0x14c>
 8006a20:	183b      	adds	r3, r7, r0
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	2b09      	cmp	r3, #9
 8006a26:	d823      	bhi.n	8006a70 <CO_LSSslave_process+0x14c>
                uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 8006a28:	183b      	adds	r3, r7, r0
 8006a2a:	7819      	ldrb	r1, [r3, #0]
 8006a2c:	241a      	movs	r4, #26
 8006a2e:	193b      	adds	r3, r7, r4
 8006a30:	4a89      	ldr	r2, [pc, #548]	; (8006c58 <CO_LSSslave_process+0x334>)
 8006a32:	0049      	lsls	r1, r1, #1
 8006a34:	5a8a      	ldrh	r2, [r1, r2]
 8006a36:	801a      	strh	r2, [r3, #0]
                bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8006a40:	193b      	adds	r3, r7, r4
 8006a42:	881b      	ldrh	r3, [r3, #0]
 8006a44:	0019      	movs	r1, r3
 8006a46:	4790      	blx	r2
 8006a48:	0003      	movs	r3, r0
 8006a4a:	617b      	str	r3, [r7, #20]
                    LSSslave->functLSScheckBitRateObject, bit);

                if (bit_rate_supported) {
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d005      	beq.n	8006a5e <CO_LSSslave_process+0x13a>
                    *LSSslave->pendingBitRate = bit;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a56:	193a      	adds	r2, r7, r4
 8006a58:	8812      	ldrh	r2, [r2, #0]
 8006a5a:	801a      	strh	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006a5c:	e00c      	b.n	8006a78 <CO_LSSslave_process+0x154>
                }
                else {
                    errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 8006a5e:	232b      	movs	r3, #43	; 0x2b
 8006a60:	18fb      	adds	r3, r7, r3
 8006a62:	22ff      	movs	r2, #255	; 0xff
 8006a64:	701a      	strb	r2, [r3, #0]
                    errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8006a66:	232a      	movs	r3, #42	; 0x2a
 8006a68:	18fb      	adds	r3, r7, r3
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	701a      	strb	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8006a6e:	e003      	b.n	8006a78 <CO_LSSslave_process+0x154>
                }
            }
            else {
                /* we currently only support CiA301 bit timing table */
                errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8006a70:	232b      	movs	r3, #43	; 0x2b
 8006a72:	18fb      	adds	r3, r7, r3
 8006a74:	2201      	movs	r2, #1
 8006a76:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	2148      	movs	r1, #72	; 0x48
 8006a80:	5c52      	ldrb	r2, [r2, r1]
 8006a82:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a88:	222b      	movs	r2, #43	; 0x2b
 8006a8a:	18ba      	adds	r2, r7, r2
 8006a8c:	7812      	ldrb	r2, [r2, #0]
 8006a8e:	719a      	strb	r2, [r3, #6]
            LSSslave->TXbuff->data[2] = errorCodeManuf;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a94:	222a      	movs	r2, #42	; 0x2a
 8006a96:	18ba      	adds	r2, r7, r2
 8006a98:	7812      	ldrb	r2, [r2, #0]
 8006a9a:	71da      	strb	r2, [r3, #7]
            CANsend = true;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006aa0:	e0c4      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d100      	bne.n	8006aac <CO_LSSslave_process+0x188>
 8006aaa:	e0bc      	b.n	8006c26 <CO_LSSslave_process+0x302>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            /* notify application */
            if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d100      	bne.n	8006ab6 <CO_LSSslave_process+0x192>
 8006ab4:	e0b9      	b.n	8006c2a <CO_LSSslave_process+0x306>
                uint16_t delay = ((uint16_t) LSSslave->CANdata[2]) << 8;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	224b      	movs	r2, #75	; 0x4b
 8006aba:	5c9b      	ldrb	r3, [r3, r2]
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	241e      	movs	r4, #30
 8006ac0:	193b      	adds	r3, r7, r4
 8006ac2:	0212      	lsls	r2, r2, #8
 8006ac4:	801a      	strh	r2, [r3, #0]
                delay |= LSSslave->CANdata[1];
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	224a      	movs	r2, #74	; 0x4a
 8006aca:	5c9b      	ldrb	r3, [r3, r2]
 8006acc:	b299      	uxth	r1, r3
 8006ace:	193b      	adds	r3, r7, r4
 8006ad0:	193a      	adds	r2, r7, r4
 8006ad2:	8812      	ldrh	r2, [r2, #0]
 8006ad4:	430a      	orrs	r2, r1
 8006ad6:	801a      	strh	r2, [r3, #0]
                LSSslave->pFunctLSSactivateBitRate(
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8006ae0:	193b      	adds	r3, r7, r4
 8006ae2:	881b      	ldrh	r3, [r3, #0]
 8006ae4:	0019      	movs	r1, r3
 8006ae6:	4790      	blx	r2
                    LSSslave->functLSSactivateBitRateObject, delay);
            }
            break;
 8006ae8:	e09f      	b.n	8006c2a <CO_LSSslave_process+0x306>
        }
        case CO_LSS_CFG_STORE: {
            errorCode = CO_LSS_CFG_STORE_OK;
 8006aea:	212b      	movs	r1, #43	; 0x2b
 8006aec:	187b      	adds	r3, r7, r1
 8006aee:	2200      	movs	r2, #0
 8006af0:	701a      	strb	r2, [r3, #0]

            if (LSSslave->pFunctLSScfgStore == NULL) {
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d103      	bne.n	8006b02 <CO_LSSslave_process+0x1de>
                /* storing is not supported. Reply error */
                errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 8006afa:	187b      	adds	r3, r7, r1
 8006afc:	2201      	movs	r2, #1
 8006afe:	701a      	strb	r2, [r3, #0]
 8006b00:	e014      	b.n	8006b2c <CO_LSSslave_process+0x208>
            }
            else {
                bool_t result;
                /* Store "pending" to "persistent" */
                result =
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6e98      	ldr	r0, [r3, #104]	; 0x68
                                               *LSSslave->pendingNodeID,
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006b0e:	7819      	ldrb	r1, [r3, #0]
                                               *LSSslave->pendingBitRate);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8006b14:	881b      	ldrh	r3, [r3, #0]
 8006b16:	001a      	movs	r2, r3
 8006b18:	47a0      	blx	r4
 8006b1a:	0003      	movs	r3, r0
 8006b1c:	623b      	str	r3, [r7, #32]
                if (!result) {
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d103      	bne.n	8006b2c <CO_LSSslave_process+0x208>
                    errorCode = CO_LSS_CFG_STORE_FAILED;
 8006b24:	232b      	movs	r3, #43	; 0x2b
 8006b26:	18fb      	adds	r3, r7, r3
 8006b28:	2202      	movs	r2, #2
 8006b2a:	701a      	strb	r2, [r3, #0]
                }
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	2148      	movs	r1, #72	; 0x48
 8006b34:	5c52      	ldrb	r2, [r2, r1]
 8006b36:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b3c:	222b      	movs	r2, #43	; 0x2b
 8006b3e:	18ba      	adds	r2, r7, r2
 8006b40:	7812      	ldrb	r2, [r2, #0]
 8006b42:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8006b44:	2301      	movs	r3, #1
 8006b46:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b48:	e070      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_VENDOR: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	2148      	movs	r1, #72	; 0x48
 8006b52:	5c52      	ldrb	r2, [r2, r1]
 8006b54:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b60:	3306      	adds	r3, #6
 8006b62:	220c      	movs	r2, #12
 8006b64:	18b9      	adds	r1, r7, r2
 8006b66:	2204      	movs	r2, #4
 8006b68:	0018      	movs	r0, r3
 8006b6a:	f00a ff2f 	bl	80119cc <memcpy>
            CANsend = true;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b72:	e05b      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_PRODUCT: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	2148      	movs	r1, #72	; 0x48
 8006b7c:	5c52      	ldrb	r2, [r2, r1]
 8006b7e:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8a:	3306      	adds	r3, #6
 8006b8c:	220c      	movs	r2, #12
 8006b8e:	18b9      	adds	r1, r7, r2
 8006b90:	2204      	movs	r2, #4
 8006b92:	0018      	movs	r0, r3
 8006b94:	f00a ff1a 	bl	80119cc <memcpy>
            CANsend = true;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006b9c:	e046      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_REV: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	2148      	movs	r1, #72	; 0x48
 8006ba6:	5c52      	ldrb	r2, [r2, r1]
 8006ba8:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb4:	3306      	adds	r3, #6
 8006bb6:	220c      	movs	r2, #12
 8006bb8:	18b9      	adds	r1, r7, r2
 8006bba:	2204      	movs	r2, #4
 8006bbc:	0018      	movs	r0, r3
 8006bbe:	f00a ff05 	bl	80119cc <memcpy>
            CANsend = true;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bc6:	e031      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_SERIAL: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	2148      	movs	r1, #72	; 0x48
 8006bd0:	5c52      	ldrb	r2, [r2, r1]
 8006bd2:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bde:	3306      	adds	r3, #6
 8006be0:	220c      	movs	r2, #12
 8006be2:	18b9      	adds	r1, r7, r2
 8006be4:	2204      	movs	r2, #4
 8006be6:	0018      	movs	r0, r3
 8006be8:	f00a fef0 	bl	80119cc <memcpy>
            CANsend = true;
 8006bec:	2301      	movs	r3, #1
 8006bee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006bf0:	e01c      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_NODE_ID: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	2148      	movs	r1, #72	; 0x48
 8006bfa:	5c52      	ldrb	r2, [r2, r1]
 8006bfc:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	2140      	movs	r1, #64	; 0x40
 8006c06:	5c52      	ldrb	r2, [r2, r1]
 8006c08:	719a      	strb	r2, [r3, #6]
            CANsend = true;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006c0e:	e00d      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        case CO_LSS_IDENT_FASTSCAN: {
            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c14:	224f      	movs	r2, #79	; 0x4f
 8006c16:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006c1c:	e006      	b.n	8006c2c <CO_LSSslave_process+0x308>
        }
        default: {
            break;
 8006c1e:	46c0      	nop			; (mov r8, r8)
 8006c20:	e004      	b.n	8006c2c <CO_LSSslave_process+0x308>
                break;
 8006c22:	46c0      	nop			; (mov r8, r8)
 8006c24:	e002      	b.n	8006c2c <CO_LSSslave_process+0x308>
                break;
 8006c26:	46c0      	nop			; (mov r8, r8)
 8006c28:	e000      	b.n	8006c2c <CO_LSSslave_process+0x308>
            break;
 8006c2a:	46c0      	nop			; (mov r8, r8)
        }
        }

        if(CANsend) {
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d007      	beq.n	8006c42 <CO_LSSslave_process+0x31e>
            CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3a:	0019      	movs	r1, r3
 8006c3c:	0010      	movs	r0, r2
 8006c3e:	f001 fb77 	bl	8008330 <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	645a      	str	r2, [r3, #68]	; 0x44
    }

    return resetCommunication;
 8006c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	b00d      	add	sp, #52	; 0x34
 8006c50:	bd90      	pop	{r4, r7, pc}
 8006c52:	46c0      	nop			; (mov r8, r8)
 8006c54:	08012a98 	.word	0x08012a98
 8006c58:	08012a3c 	.word	0x08012a3c

08006c5c <CO_isError>:
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	000a      	movs	r2, r1
 8006c66:	1cfb      	adds	r3, r7, #3
 8006c68:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 8006c6a:	210f      	movs	r1, #15
 8006c6c:	187b      	adds	r3, r7, r1
 8006c6e:	1cfa      	adds	r2, r7, #3
 8006c70:	7812      	ldrb	r2, [r2, #0]
 8006c72:	08d2      	lsrs	r2, r2, #3
 8006c74:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8006c76:	1cfb      	adds	r3, r7, #3
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	2207      	movs	r2, #7
 8006c7c:	4013      	ands	r3, r2
 8006c7e:	2201      	movs	r2, #1
 8006c80:	409a      	lsls	r2, r3
 8006c82:	200e      	movs	r0, #14
 8006c84:	183b      	adds	r3, r7, r0
 8006c86:	701a      	strb	r2, [r3, #0]
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00d      	beq.n	8006caa <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 8006c8e:	187b      	adds	r3, r7, r1
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	2b09      	cmp	r3, #9
 8006c94:	d809      	bhi.n	8006caa <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006c96:	187b      	adds	r3, r7, r1
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	5cd3      	ldrb	r3, [r2, r3]
 8006c9e:	183a      	adds	r2, r7, r0
 8006ca0:	7812      	ldrb	r2, [r2, #0]
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <CO_isError+0x52>
 8006caa:	2301      	movs	r3, #1
 8006cac:	e000      	b.n	8006cb0 <CO_isError+0x54>
 8006cae:	2300      	movs	r3, #0
}
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	b004      	add	sp, #16
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <CO_getErrorRegister>:
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d007      	beq.n	8006cd6 <CO_getErrorRegister+0x1e>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d003      	beq.n	8006cd6 <CO_getErrorRegister+0x1e>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	e000      	b.n	8006cd8 <CO_getErrorRegister+0x20>
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	0018      	movs	r0, r3
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	b002      	add	sp, #8
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <CO_NMT_getInternalState>:
 *
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t CO_NMT_getInternalState(CO_NMT_t *NMT) {
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <CO_NMT_getInternalState+0x16>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	b25b      	sxtb	r3, r3
 8006cf4:	e000      	b.n	8006cf8 <CO_NMT_getInternalState+0x18>
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	b002      	add	sp, #8
 8006cfe:	bd80      	pop	{r7, pc}

08006d00 <CO_LSSslave_getState>:
 * Get current LSS state
 *
 * @param LSSslave This object.
 * @return #CO_LSS_state_t
 */
static inline CO_LSS_state_t CO_LSSslave_getState(CO_LSSslave_t *LSSslave) {
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d002      	beq.n	8006d14 <CO_LSSslave_getState+0x14>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	7c1b      	ldrb	r3, [r3, #16]
 8006d12:	e000      	b.n	8006d16 <CO_LSSslave_getState+0x16>
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	0018      	movs	r0, r3
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	b002      	add	sp, #8
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <CO_new>:
#define ON_MULTI_OD(sentence) sentence
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t *CO_new(CO_config_t *config, uint32_t *heapMemoryUsed) {
 8006d1e:	b590      	push	{r4, r7, lr}
 8006d20:	b087      	sub	sp, #28
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
 8006d26:	6039      	str	r1, [r7, #0]
    CO_t *co = NULL;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t *coFinal = NULL;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 8006d30:	2300      	movs	r3, #0
 8006d32:	613b      	str	r3, [r7, #16]
#else
        (void) config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 8006d34:	2140      	movs	r1, #64	; 0x40
 8006d36:	2001      	movs	r0, #1
 8006d38:	f00a fc0a 	bl	8011550 <calloc>
 8006d3c:	0003      	movs	r3, r0
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d100      	bne.n	8006d48 <CO_new+0x2a>
 8006d46:	e10e      	b.n	8006f66 <CO_new+0x248>
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	3340      	adds	r3, #64	; 0x40
 8006d4c:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006d4e:	2130      	movs	r1, #48	; 0x30
 8006d50:	2001      	movs	r0, #1
 8006d52:	f00a fbfd 	bl	8011550 <calloc>
 8006d56:	0003      	movs	r3, r0
 8006d58:	001a      	movs	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	611a      	str	r2, [r3, #16]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d100      	bne.n	8006d68 <CO_new+0x4a>
 8006d66:	e100      	b.n	8006f6a <CO_new+0x24c>
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	3330      	adds	r3, #48	; 0x30
 8006d6c:	613b      	str	r3, [r7, #16]
        }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 8006d6e:	240b      	movs	r4, #11
 8006d70:	193b      	adds	r3, r7, r4
 8006d72:	2201      	movs	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006d76:	2130      	movs	r1, #48	; 0x30
 8006d78:	2001      	movs	r0, #1
 8006d7a:	f00a fbe9 	bl	8011550 <calloc>
 8006d7e:	0003      	movs	r3, r0
 8006d80:	001a      	movs	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	615a      	str	r2, [r3, #20]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d100      	bne.n	8006d90 <CO_new+0x72>
 8006d8e:	e0ee      	b.n	8006f6e <CO_new+0x250>
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	3330      	adds	r3, #48	; 0x30
 8006d94:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 8006d96:	193b      	adds	r3, r7, r4
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	2110      	movs	r1, #16
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	f00a fbd7 	bl	8011550 <calloc>
 8006da2:	0003      	movs	r3, r0
 8006da4:	001a      	movs	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	619a      	str	r2, [r3, #24]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d100      	bne.n	8006db4 <CO_new+0x96>
 8006db2:	e0de      	b.n	8006f72 <CO_new+0x254>
 8006db4:	193b      	adds	r3, r7, r4
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	18d3      	adds	r3, r2, r3
 8006dbe:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 8006dc0:	2150      	movs	r1, #80	; 0x50
 8006dc2:	2001      	movs	r0, #1
 8006dc4:	f00a fbc4 	bl	8011550 <calloc>
 8006dc8:	0003      	movs	r3, r0
 8006dca:	001a      	movs	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	61da      	str	r2, [r3, #28]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	69db      	ldr	r3, [r3, #28]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d100      	bne.n	8006dda <CO_new+0xbc>
 8006dd8:	e0cd      	b.n	8006f76 <CO_new+0x258>
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	3350      	adds	r3, #80	; 0x50
 8006dde:	613b      	str	r3, [r7, #16]
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
 #endif
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1;
 8006de0:	240a      	movs	r4, #10
 8006de2:	193b      	adds	r3, r7, r4
 8006de4:	2211      	movs	r2, #17
 8006de6:	701a      	strb	r2, [r3, #0]
            if (fifoSize >= 2) {
 8006de8:	193b      	adds	r3, r7, r4
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d914      	bls.n	8006e1a <CO_new+0xfc>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006df0:	193b      	adds	r3, r7, r4
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	2108      	movs	r1, #8
 8006df6:	0018      	movs	r0, r3
 8006df8:	f00a fbaa 	bl	8011550 <calloc>
 8006dfc:	0003      	movs	r3, r0
 8006dfe:	001a      	movs	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	621a      	str	r2, [r3, #32]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6a1b      	ldr	r3, [r3, #32]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d100      	bne.n	8006e0e <CO_new+0xf0>
 8006e0c:	e0b5      	b.n	8006f7a <CO_new+0x25c>
 8006e0e:	193b      	adds	r3, r7, r4
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	00db      	lsls	r3, r3, #3
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	18d3      	adds	r3, r2, r3
 8006e18:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 8006e1a:	21a8      	movs	r1, #168	; 0xa8
 8006e1c:	2001      	movs	r0, #1
 8006e1e:	f00a fb97 	bl	8011550 <calloc>
 8006e22:	0003      	movs	r3, r0
 8006e24:	001a      	movs	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	625a      	str	r2, [r3, #36]	; 0x24
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d100      	bne.n	8006e34 <CO_new+0x116>
 8006e32:	e0a4      	b.n	8006f7e <CO_new+0x260>
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	33a8      	adds	r3, #168	; 0xa8
 8006e38:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006e3a:	212c      	movs	r1, #44	; 0x2c
 8006e3c:	2001      	movs	r0, #1
 8006e3e:	f00a fb87 	bl	8011550 <calloc>
 8006e42:	0003      	movs	r3, r0
 8006e44:	001a      	movs	r2, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	629a      	str	r2, [r3, #40]	; 0x28
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d100      	bne.n	8006e54 <CO_new+0x136>
 8006e52:	e096      	b.n	8006f82 <CO_new+0x264>
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	332c      	adds	r3, #44	; 0x2c
 8006e58:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006e5a:	2160      	movs	r1, #96	; 0x60
 8006e5c:	2001      	movs	r0, #1
 8006e5e:	f00a fb77 	bl	8011550 <calloc>
 8006e62:	0003      	movs	r3, r0
 8006e64:	001a      	movs	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	62da      	str	r2, [r3, #44]	; 0x2c
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d100      	bne.n	8006e74 <CO_new+0x156>
 8006e72:	e088      	b.n	8006f86 <CO_new+0x268>
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	3360      	adds	r3, #96	; 0x60
 8006e78:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        ON_MULTI_OD(uint16_t RX_CNT_RPDO = 0);
        if (CO_GET_CNT(RPDO) > 0) {
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 8006e7a:	23ba      	movs	r3, #186	; 0xba
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	0019      	movs	r1, r3
 8006e80:	2001      	movs	r0, #1
 8006e82:	f00a fb65 	bl	8011550 <calloc>
 8006e86:	0003      	movs	r3, r0
 8006e88:	001a      	movs	r2, r3
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	631a      	str	r2, [r3, #48]	; 0x30
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d100      	bne.n	8006e98 <CO_new+0x17a>
 8006e96:	e078      	b.n	8006f8a <CO_new+0x26c>
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	3375      	adds	r3, #117	; 0x75
 8006e9c:	33ff      	adds	r3, #255	; 0xff
 8006e9e:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 8006ea0:	23b6      	movs	r3, #182	; 0xb6
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	0019      	movs	r1, r3
 8006ea6:	2001      	movs	r0, #1
 8006ea8:	f00a fb52 	bl	8011550 <calloc>
 8006eac:	0003      	movs	r3, r0
 8006eae:	001a      	movs	r2, r3
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	635a      	str	r2, [r3, #52]	; 0x34
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d068      	beq.n	8006f8e <CO_new+0x270>
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	336d      	adds	r3, #109	; 0x6d
 8006ec0:	33ff      	adds	r3, #255	; 0xff
 8006ec2:	613b      	str	r3, [r7, #16]
        }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
        if (CO_GET_CNT(LEDS) == 1) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 8006ec4:	210c      	movs	r1, #12
 8006ec6:	2001      	movs	r0, #1
 8006ec8:	f00a fb42 	bl	8011550 <calloc>
 8006ecc:	0003      	movs	r3, r0
 8006ece:	001a      	movs	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	639a      	str	r2, [r3, #56]	; 0x38
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d05a      	beq.n	8006f92 <CO_new+0x274>
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	330c      	adds	r3, #12
 8006ee0:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006ee2:	2174      	movs	r1, #116	; 0x74
 8006ee4:	2001      	movs	r0, #1
 8006ee6:	f00a fb33 	bl	8011550 <calloc>
 8006eea:	0003      	movs	r3, r0
 8006eec:	001a      	movs	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	63da      	str	r2, [r3, #60]	; 0x3c
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d04d      	beq.n	8006f96 <CO_new+0x278>
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	3374      	adds	r3, #116	; 0x74
 8006efe:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 8006f00:	2138      	movs	r1, #56	; 0x38
 8006f02:	2001      	movs	r0, #1
 8006f04:	f00a fb24 	bl	8011550 <calloc>
 8006f08:	0003      	movs	r3, r0
 8006f0a:	001a      	movs	r2, r3
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	605a      	str	r2, [r3, #4]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d040      	beq.n	8006f9a <CO_new+0x27c>
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	3338      	adds	r3, #56	; 0x38
 8006f1c:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 8006f1e:	210c      	movs	r1, #12
 8006f20:	2007      	movs	r0, #7
 8006f22:	f00a fb15 	bl	8011550 <calloc>
 8006f26:	0003      	movs	r3, r0
 8006f28:	001a      	movs	r2, r3
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	609a      	str	r2, [r3, #8]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d033      	beq.n	8006f9e <CO_new+0x280>
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	3354      	adds	r3, #84	; 0x54
 8006f3a:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006f3c:	2118      	movs	r1, #24
 8006f3e:	2006      	movs	r0, #6
 8006f40:	f00a fb06 	bl	8011550 <calloc>
 8006f44:	0003      	movs	r3, r0
 8006f46:	001a      	movs	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	60da      	str	r2, [r3, #12]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d026      	beq.n	8006fa2 <CO_new+0x284>
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	3390      	adds	r3, #144	; 0x90
 8006f58:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]
        coFinal = co;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	617b      	str	r3, [r7, #20]
 8006f64:	e01e      	b.n	8006fa4 <CO_new+0x286>
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 8006f66:	46c0      	nop			; (mov r8, r8)
 8006f68:	e01c      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006f6a:	46c0      	nop			; (mov r8, r8)
 8006f6c:	e01a      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006f6e:	46c0      	nop			; (mov r8, r8)
 8006f70:	e018      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 8006f72:	46c0      	nop			; (mov r8, r8)
 8006f74:	e016      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 8006f76:	46c0      	nop			; (mov r8, r8)
 8006f78:	e014      	b.n	8006fa4 <CO_new+0x286>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006f7a:	46c0      	nop			; (mov r8, r8)
 8006f7c:	e012      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 8006f7e:	46c0      	nop			; (mov r8, r8)
 8006f80:	e010      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006f82:	46c0      	nop			; (mov r8, r8)
 8006f84:	e00e      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006f86:	46c0      	nop			; (mov r8, r8)
 8006f88:	e00c      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 8006f8a:	46c0      	nop			; (mov r8, r8)
 8006f8c:	e00a      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 8006f8e:	46c0      	nop			; (mov r8, r8)
 8006f90:	e008      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 8006f92:	46c0      	nop			; (mov r8, r8)
 8006f94:	e006      	b.n	8006fa4 <CO_new+0x286>
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006f96:	46c0      	nop			; (mov r8, r8)
 8006f98:	e004      	b.n	8006fa4 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 8006f9a:	46c0      	nop			; (mov r8, r8)
 8006f9c:	e002      	b.n	8006fa4 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 8006f9e:	46c0      	nop			; (mov r8, r8)
 8006fa0:	e000      	b.n	8006fa4 <CO_new+0x286>
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006fa2:	46c0      	nop			; (mov r8, r8)
    } while (false);

    if (coFinal == NULL) {
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d103      	bne.n	8006fb2 <CO_new+0x294>
        CO_delete(co);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	0018      	movs	r0, r3
 8006fae:	f000 f80b 	bl	8006fc8 <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <CO_new+0x2a0>
        *heapMemoryUsed = mem;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 8006fbe:	697b      	ldr	r3, [r7, #20]
}
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b007      	add	sp, #28
 8006fc6:	bd90      	pop	{r4, r7, pc}

08006fc8 <CO_delete>:

void CO_delete(CO_t *co) {
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d054      	beq.n	8007080 <CO_delete+0xb8>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f001 f862 	bl	80080a4 <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	68db      	ldr	r3, [r3, #12]
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	f00a fcd9 	bl	801199c <free>
    CO_free(co->CANrx);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	0018      	movs	r0, r3
 8006ff0:	f00a fcd4 	bl	801199c <free>
    CO_free(co->CANmodule);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	0018      	movs	r0, r3
 8006ffa:	f00a fccf 	bl	801199c <free>
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_MASTER
    CO_free(co->LSSmaster);
#endif

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    CO_free(co->LSSslave);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007002:	0018      	movs	r0, r3
 8007004:	f00a fcca 	bl	801199c <free>
#if (CO_CONFIG_GFC) & CO_CONFIG_GFC_ENABLE
    CO_free(co->GFC);
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    CO_free(co->LEDs);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700c:	0018      	movs	r0, r3
 800700e:	f00a fcc5 	bl	801199c <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    CO_free(co->TPDO);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007016:	0018      	movs	r0, r3
 8007018:	f00a fcc0 	bl	801199c <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    CO_free(co->RPDO);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007020:	0018      	movs	r0, r3
 8007022:	f00a fcbb 	bl	801199c <free>
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    CO_free(co->SYNC);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800702a:	0018      	movs	r0, r3
 800702c:	f00a fcb6 	bl	801199c <free>
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    CO_free(co->TIME);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007034:	0018      	movs	r0, r3
 8007036:	f00a fcb1 	bl	801199c <free>
#if (CO_CONFIG_SDO_CLI) & CO_CONFIG_SDO_CLI_ENABLE
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800703e:	0018      	movs	r0, r3
 8007040:	f00a fcac 	bl	801199c <free>

    /* Emergency */
    CO_free(co->em);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	0018      	movs	r0, r3
 800704a:	f00a fca7 	bl	801199c <free>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    CO_free(co->em_fifo);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	0018      	movs	r0, r3
 8007054:	f00a fca2 	bl	801199c <free>
#endif

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    CO_free(co->HBconsMonitoredNodes);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	0018      	movs	r0, r3
 800705e:	f00a fc9d 	bl	801199c <free>
    CO_free(co->HBcons);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	0018      	movs	r0, r3
 8007068:	f00a fc98 	bl	801199c <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	0018      	movs	r0, r3
 8007072:	f00a fc93 	bl	801199c <free>

    /* CANopen object */
    CO_free(co);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	0018      	movs	r0, r3
 800707a:	f00a fc8f 	bl	801199c <free>
 800707e:	e000      	b.n	8007082 <CO_delete+0xba>
        return;
 8007080:	46c0      	nop			; (mov r8, r8)
}
 8007082:	46bd      	mov	sp, r7
 8007084:	b002      	add	sp, #8
 8007086:	bd80      	pop	{r7, pc}

08007088 <CO_CANinit>:
#endif
    return en;
}

/******************************************************************************/
CO_ReturnError_t CO_CANinit(CO_t *co, void *CANptr, uint16_t bitRate) {
 8007088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800708a:	b08b      	sub	sp, #44	; 0x2c
 800708c:	af04      	add	r7, sp, #16
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	1dbb      	adds	r3, r7, #6
 8007094:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t err;

    if (co == NULL) return CO_ERROR_ILLEGAL_ARGUMENT;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d102      	bne.n	80070a2 <CO_CANinit+0x1a>
 800709c:	2301      	movs	r3, #1
 800709e:	425b      	negs	r3, r3
 80070a0:	e01f      	b.n	80070e2 <CO_CANinit+0x5a>

    co->CANmodule->CANnormal = false;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	0018      	movs	r0, r3
 80070ae:	f000 ff0d 	bl	8007ecc <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule,
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6858      	ldr	r0, [r3, #4]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	689d      	ldr	r5, [r3, #8]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	2617      	movs	r6, #23
 80070c0:	19bc      	adds	r4, r7, r6
 80070c2:	68b9      	ldr	r1, [r7, #8]
 80070c4:	1dba      	adds	r2, r7, #6
 80070c6:	8812      	ldrh	r2, [r2, #0]
 80070c8:	9202      	str	r2, [sp, #8]
 80070ca:	2206      	movs	r2, #6
 80070cc:	9201      	str	r2, [sp, #4]
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	2307      	movs	r3, #7
 80070d2:	002a      	movs	r2, r5
 80070d4:	f000 ff22 	bl	8007f1c <CO_CANmodule_init>
 80070d8:	0003      	movs	r3, r0
 80070da:	7023      	strb	r3, [r4, #0]
                            CO_GET_CO(CNT_ALL_RX_MSGS),
                            co->CANtx,
                            CO_GET_CO(CNT_ALL_TX_MSGS),
                            bitRate);

    return err;
 80070dc:	19bb      	adds	r3, r7, r6
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	b25b      	sxtb	r3, r3
}
 80070e2:	0018      	movs	r0, r3
 80070e4:	46bd      	mov	sp, r7
 80070e6:	b007      	add	sp, #28
 80070e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080070ec <CO_LSSinit>:
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
CO_ReturnError_t CO_LSSinit(CO_t *co,
                            CO_LSS_address_t *lssAddress,
                            uint8_t *pendingNodeID,
                            uint16_t *pendingBitRate)
{
 80070ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ee:	46c6      	mov	lr, r8
 80070f0:	b500      	push	{lr}
 80070f2:	b08c      	sub	sp, #48	; 0x30
 80070f4:	af06      	add	r7, sp, #24
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if (co == NULL || CO_GET_CNT(LSS_SLV) != 1) {
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d102      	bne.n	800710a <CO_LSSinit+0x1e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007104:	2301      	movs	r3, #1
 8007106:	425b      	negs	r3, r3
 8007108:	e024      	b.n	8007154 <CO_LSSinit+0x68>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave,
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	4698      	mov	r8, r3
 8007118:	2117      	movs	r1, #23
 800711a:	187c      	adds	r4, r7, r1
 800711c:	687e      	ldr	r6, [r7, #4]
 800711e:	683d      	ldr	r5, [r7, #0]
 8007120:	68b9      	ldr	r1, [r7, #8]
 8007122:	4b0f      	ldr	r3, [pc, #60]	; (8007160 <CO_LSSinit+0x74>)
 8007124:	469c      	mov	ip, r3
 8007126:	4663      	mov	r3, ip
 8007128:	9305      	str	r3, [sp, #20]
 800712a:	2305      	movs	r3, #5
 800712c:	469c      	mov	ip, r3
 800712e:	4663      	mov	r3, ip
 8007130:	9304      	str	r3, [sp, #16]
 8007132:	4643      	mov	r3, r8
 8007134:	9303      	str	r3, [sp, #12]
 8007136:	4b0b      	ldr	r3, [pc, #44]	; (8007164 <CO_LSSinit+0x78>)
 8007138:	9302      	str	r3, [sp, #8]
 800713a:	2306      	movs	r3, #6
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	9200      	str	r2, [sp, #0]
 8007140:	0033      	movs	r3, r6
 8007142:	002a      	movs	r2, r5
 8007144:	f7ff fb5a 	bl	80067fc <CO_LSSslave_init>
 8007148:	0003      	movs	r3, r0
 800714a:	7023      	strb	r3, [r4, #0]
                           CO_CAN_ID_LSS_MST,
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 800714c:	2117      	movs	r1, #23
 800714e:	187b      	adds	r3, r7, r1
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	b25b      	sxtb	r3, r3
}
 8007154:	0018      	movs	r0, r3
 8007156:	46bd      	mov	sp, r7
 8007158:	b006      	add	sp, #24
 800715a:	bc80      	pop	{r7}
 800715c:	46b8      	mov	r8, r7
 800715e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007160:	000007e4 	.word	0x000007e4
 8007164:	000007e5 	.word	0x000007e5

08007168 <CO_CANopenInit>:
                                uint16_t SDOserverTimeoutTime_ms,
                                uint16_t SDOclientTimeoutTime_ms,
                                bool_t SDOclientBlockTransfer,
                                uint8_t nodeId,
                                uint32_t *errInfo)
{
 8007168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800716a:	46ce      	mov	lr, r9
 800716c:	4647      	mov	r7, r8
 800716e:	b580      	push	{r7, lr}
 8007170:	b091      	sub	sp, #68	; 0x44
 8007172:	af0a      	add	r7, sp, #40	; 0x28
 8007174:	60f8      	str	r0, [r7, #12]
 8007176:	60b9      	str	r1, [r7, #8]
 8007178:	607a      	str	r2, [r7, #4]
 800717a:	603b      	str	r3, [r7, #0]
    (void)SDOclientTimeoutTime_ms; (void)SDOclientBlockTransfer;
    CO_ReturnError_t err;

    if (co == NULL
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d102      	bne.n	8007188 <CO_CANopenInit+0x20>
        || (CO_GET_CNT(NMT) == 0 && NMT == NULL)
        || (CO_GET_CNT(EM) == 0 && em == NULL)
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007182:	2301      	movs	r3, #1
 8007184:	425b      	negs	r3, r3
 8007186:	e180      	b.n	800748a <CO_CANopenInit+0x322>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d102      	bne.n	8007194 <CO_CANopenInit+0x2c>
        em = co->em;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	69db      	ldr	r3, [r3, #28]
 8007192:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1 && nodeId == CO_LSS_NODE_ID_ASSIGNMENT) {
 800719a:	2350      	movs	r3, #80	; 0x50
 800719c:	18fb      	adds	r3, r7, r3
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	2bff      	cmp	r3, #255	; 0xff
 80071a2:	d103      	bne.n	80071ac <CO_CANopenInit+0x44>
        co->nodeIdUnconfigured = true;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2201      	movs	r2, #1
 80071a8:	601a      	str	r2, [r3, #0]
 80071aa:	e00c      	b.n	80071c6 <CO_CANopenInit+0x5e>
    }
    else
#endif
    if (nodeId < 1 || nodeId > 127) {
 80071ac:	2250      	movs	r2, #80	; 0x50
 80071ae:	18bb      	adds	r3, r7, r2
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d004      	beq.n	80071c0 <CO_CANopenInit+0x58>
 80071b6:	18bb      	adds	r3, r7, r2
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	b25b      	sxtb	r3, r3
 80071bc:	2b00      	cmp	r3, #0
 80071be:	da02      	bge.n	80071c6 <CO_CANopenInit+0x5e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80071c0:	2301      	movs	r3, #1
 80071c2:	425b      	negs	r3, r3
 80071c4:	e161      	b.n	800748a <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    if (CO_GET_CNT(LEDS) == 1) {
        err = CO_LEDs_init(co->LEDs);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ca:	2511      	movs	r5, #17
 80071cc:	197c      	adds	r4, r7, r5
 80071ce:	0018      	movs	r0, r3
 80071d0:	f7fe ffb4 	bl	800613c <CO_LEDs_init>
 80071d4:	0003      	movs	r3, r0
 80071d6:	7023      	strb	r3, [r4, #0]
        if (err) return err;
 80071d8:	197b      	adds	r3, r7, r5
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	b25b      	sxtb	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d003      	beq.n	80071ea <CO_CANopenInit+0x82>
 80071e2:	197b      	adds	r3, r7, r5
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	b25b      	sxtb	r3, r3
 80071e8:	e14f      	b.n	800748a <CO_CANopenInit+0x322>
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <CO_CANopenInit+0x90>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 80071f2:	2313      	movs	r3, #19
 80071f4:	425b      	negs	r3, r3
 80071f6:	e148      	b.n	800748a <CO_CANopenInit+0x322>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        err = CO_EM_init(co->em,
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	69d8      	ldr	r0, [r3, #28]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	685d      	ldr	r5, [r3, #4]
                         co->CANmodule,
                         OD_GET(H1001, OD_H1001_ERR_REG),
 8007200:	4ba5      	ldr	r3, [pc, #660]	; (8007498 <CO_CANopenInit+0x330>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	330c      	adds	r3, #12
 8007208:	001e      	movs	r6, r3
        err = CO_EM_init(co->em,
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	469c      	mov	ip, r3
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
                         co->em_fifo,
                         (CO_GET_CNT(ARR_1003) + 1),
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY),
 8007210:	4ba1      	ldr	r3, [pc, #644]	; (8007498 <CO_CANopenInit+0x330>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 8007216:	3384      	adds	r3, #132	; 0x84
 8007218:	001a      	movs	r2, r3
  #if (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
  #endif
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 800721a:	4b9f      	ldr	r3, [pc, #636]	; (8007498 <CO_CANopenInit+0x330>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 8007220:	3318      	adds	r3, #24
 8007222:	2111      	movs	r1, #17
 8007224:	187c      	adds	r4, r7, r1
 8007226:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007228:	9105      	str	r1, [sp, #20]
 800722a:	2150      	movs	r1, #80	; 0x50
 800722c:	1879      	adds	r1, r7, r1
 800722e:	7809      	ldrb	r1, [r1, #0]
 8007230:	9104      	str	r1, [sp, #16]
 8007232:	9303      	str	r3, [sp, #12]
 8007234:	2301      	movs	r3, #1
 8007236:	9302      	str	r3, [sp, #8]
 8007238:	9201      	str	r2, [sp, #4]
 800723a:	2311      	movs	r3, #17
 800723c:	9300      	str	r3, [sp, #0]
 800723e:	4663      	mov	r3, ip
 8007240:	0032      	movs	r2, r6
 8007242:	0029      	movs	r1, r5
 8007244:	f7f9 fb4a 	bl	80008dc <CO_EM_init>
 8007248:	0003      	movs	r3, r0
 800724a:	7023      	strb	r3, [r4, #0]
                         co->CANmodule,
                         CO_GET_CO(RX_IDX_EM_CONS),
 #endif
                         nodeId,
                         errInfo);
        if (err) return err;
 800724c:	2211      	movs	r2, #17
 800724e:	18bb      	adds	r3, r7, r2
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	b25b      	sxtb	r3, r3
 8007254:	2b00      	cmp	r3, #0
 8007256:	d003      	beq.n	8007260 <CO_CANopenInit+0xf8>
 8007258:	18bb      	adds	r3, r7, r2
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	b25b      	sxtb	r3, r3
 800725e:	e114      	b.n	800748a <CO_CANopenInit+0x322>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        err = CO_NMT_init(co->NMT,
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	691d      	ldr	r5, [r3, #16]
                          OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME),
 8007264:	4b8c      	ldr	r3, [pc, #560]	; (8007498 <CO_CANopenInit+0x330>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
        err = CO_NMT_init(co->NMT,
 800726a:	33a8      	adds	r3, #168	; 0xa8
 800726c:	001e      	movs	r6, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	2150      	movs	r1, #80	; 0x50
 8007278:	1879      	adds	r1, r7, r1
 800727a:	7809      	ldrb	r1, [r1, #0]
 800727c:	b289      	uxth	r1, r1
 800727e:	24e0      	movs	r4, #224	; 0xe0
 8007280:	00e4      	lsls	r4, r4, #3
 8007282:	46a4      	mov	ip, r4
 8007284:	4461      	add	r1, ip
 8007286:	b289      	uxth	r1, r1
 8007288:	2011      	movs	r0, #17
 800728a:	183c      	adds	r4, r7, r0
 800728c:	2050      	movs	r0, #80	; 0x50
 800728e:	1838      	adds	r0, r7, r0
 8007290:	7800      	ldrb	r0, [r0, #0]
 8007292:	4680      	mov	r8, r0
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	4684      	mov	ip, r0
 8007298:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800729a:	9008      	str	r0, [sp, #32]
 800729c:	9107      	str	r1, [sp, #28]
 800729e:	2104      	movs	r1, #4
 80072a0:	9106      	str	r1, [sp, #24]
 80072a2:	9305      	str	r3, [sp, #20]
 80072a4:	2300      	movs	r3, #0
 80072a6:	9304      	str	r3, [sp, #16]
 80072a8:	2300      	movs	r3, #0
 80072aa:	9303      	str	r3, [sp, #12]
 80072ac:	9202      	str	r2, [sp, #8]
 80072ae:	2340      	movs	r3, #64	; 0x40
 80072b0:	18fb      	adds	r3, r7, r3
 80072b2:	881b      	ldrh	r3, [r3, #0]
 80072b4:	9301      	str	r3, [sp, #4]
 80072b6:	233c      	movs	r3, #60	; 0x3c
 80072b8:	18fb      	adds	r3, r7, r3
 80072ba:	881b      	ldrh	r3, [r3, #0]
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	4643      	mov	r3, r8
 80072c0:	4662      	mov	r2, ip
 80072c2:	0031      	movs	r1, r6
 80072c4:	0028      	movs	r0, r5
 80072c6:	f7fa fa95 	bl	80017f4 <CO_NMT_init>
 80072ca:	0003      	movs	r3, r0
 80072cc:	7023      	strb	r3, [r4, #0]
 #endif
                          co->CANmodule,
                          CO_GET_CO(TX_IDX_HB_PROD),
                          CO_CAN_ID_HEARTBEAT + nodeId,
                          errInfo);
        if (err) return err;
 80072ce:	2211      	movs	r2, #17
 80072d0:	18bb      	adds	r3, r7, r2
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	b25b      	sxtb	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <CO_CANopenInit+0x17a>
 80072da:	18bb      	adds	r3, r7, r2
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	b25b      	sxtb	r3, r3
 80072e0:	e0d3      	b.n	800748a <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        err = CO_HBconsumer_init(co->HBcons,
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6958      	ldr	r0, [r3, #20]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	699e      	ldr	r6, [r3, #24]
                                 em,
                                 co->HBconsMonitoredNodes,
                                 CO_GET_CNT(ARR_1016),
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME),
 80072ea:	4b6b      	ldr	r3, [pc, #428]	; (8007498 <CO_CANopenInit+0x330>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons,
 80072f0:	339c      	adds	r3, #156	; 0x9c
 80072f2:	001a      	movs	r2, r3
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	2111      	movs	r1, #17
 80072fa:	187c      	adds	r4, r7, r1
 80072fc:	687d      	ldr	r5, [r7, #4]
 80072fe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007300:	9103      	str	r1, [sp, #12]
 8007302:	2105      	movs	r1, #5
 8007304:	9102      	str	r1, [sp, #8]
 8007306:	9301      	str	r3, [sp, #4]
 8007308:	9200      	str	r2, [sp, #0]
 800730a:	2301      	movs	r3, #1
 800730c:	0032      	movs	r2, r6
 800730e:	0029      	movs	r1, r5
 8007310:	f7f9 fef0 	bl	80010f4 <CO_HBconsumer_init>
 8007314:	0003      	movs	r3, r0
 8007316:	7023      	strb	r3, [r4, #0]
                                 co->CANmodule,
                                 CO_GET_CO(RX_IDX_HB_CONS),
                                 errInfo);
        if (err) return err;
 8007318:	2211      	movs	r2, #17
 800731a:	18bb      	adds	r3, r7, r2
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	b25b      	sxtb	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d003      	beq.n	800732c <CO_CANopenInit+0x1c4>
 8007324:	18bb      	adds	r3, r7, r2
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	b25b      	sxtb	r3, r3
 800732a:	e0ae      	b.n	800748a <CO_CANopenInit+0x322>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0) {
        OD_entry_t *SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 800732c:	4b5a      	ldr	r3, [pc, #360]	; (8007498 <CO_CANopenInit+0x330>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	33cc      	adds	r3, #204	; 0xcc
 8007334:	617b      	str	r3, [r7, #20]
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8007336:	2312      	movs	r3, #18
 8007338:	18fb      	adds	r3, r7, r3
 800733a:	2200      	movs	r2, #0
 800733c:	801a      	strh	r2, [r3, #0]
 800733e:	e046      	b.n	80073ce <CO_CANopenInit+0x266>
            err = CO_SDOserver_init(&co->SDOserver[i],
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007344:	2012      	movs	r0, #18
 8007346:	183b      	adds	r3, r7, r0
 8007348:	2100      	movs	r1, #0
 800734a:	5e5b      	ldrsh	r3, [r3, r1]
 800734c:	21a8      	movs	r1, #168	; 0xa8
 800734e:	434b      	muls	r3, r1
 8007350:	4694      	mov	ip, r2
 8007352:	449c      	add	ip, r3
 8007354:	697a      	ldr	r2, [r7, #20]
 8007356:	0013      	movs	r3, r2
 8007358:	330c      	adds	r3, #12
 800735a:	617b      	str	r3, [r7, #20]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6859      	ldr	r1, [r3, #4]
 8007360:	0004      	movs	r4, r0
 8007362:	183b      	adds	r3, r7, r0
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	3304      	adds	r3, #4
 8007368:	b298      	uxth	r0, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	193c      	adds	r4, r7, r4
 8007370:	8824      	ldrh	r4, [r4, #0]
 8007372:	3403      	adds	r4, #3
 8007374:	b2a5      	uxth	r5, r4
 8007376:	2411      	movs	r4, #17
 8007378:	193c      	adds	r4, r7, r4
 800737a:	2650      	movs	r6, #80	; 0x50
 800737c:	19be      	adds	r6, r7, r6
 800737e:	7836      	ldrb	r6, [r6, #0]
 8007380:	46b1      	mov	r9, r6
 8007382:	683e      	ldr	r6, [r7, #0]
 8007384:	46b0      	mov	r8, r6
 8007386:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 8007388:	9605      	str	r6, [sp, #20]
 800738a:	9504      	str	r5, [sp, #16]
 800738c:	9303      	str	r3, [sp, #12]
 800738e:	9002      	str	r0, [sp, #8]
 8007390:	9101      	str	r1, [sp, #4]
 8007392:	2344      	movs	r3, #68	; 0x44
 8007394:	18fb      	adds	r3, r7, r3
 8007396:	881b      	ldrh	r3, [r3, #0]
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	464b      	mov	r3, r9
 800739c:	4641      	mov	r1, r8
 800739e:	4660      	mov	r0, ip
 80073a0:	f7fc fffe 	bl	80043a0 <CO_SDOserver_init>
 80073a4:	0003      	movs	r3, r0
 80073a6:	7023      	strb	r3, [r4, #0]
                                    co->CANmodule,
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i,
                                    co->CANmodule,
                                    CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err) return err;
 80073a8:	2211      	movs	r2, #17
 80073aa:	18bb      	adds	r3, r7, r2
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	b25b      	sxtb	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d003      	beq.n	80073bc <CO_CANopenInit+0x254>
 80073b4:	18bb      	adds	r3, r7, r2
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	b25b      	sxtb	r3, r3
 80073ba:	e066      	b.n	800748a <CO_CANopenInit+0x322>
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 80073bc:	2112      	movs	r1, #18
 80073be:	187b      	adds	r3, r7, r1
 80073c0:	2200      	movs	r2, #0
 80073c2:	5e9b      	ldrsh	r3, [r3, r2]
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	3301      	adds	r3, #1
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	187b      	adds	r3, r7, r1
 80073cc:	801a      	strh	r2, [r3, #0]
 80073ce:	2312      	movs	r3, #18
 80073d0:	18fb      	adds	r3, r7, r3
 80073d2:	2200      	movs	r2, #0
 80073d4:	5e9b      	ldrsh	r3, [r3, r2]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	ddb2      	ble.n	8007340 <CO_CANopenInit+0x1d8>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        err = CO_TIME_init(co->TIME,
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6a98      	ldr	r0, [r3, #40]	; 0x28
                           OD_GET(H1012, OD_H1012_COBID_TIME),
 80073de:	4b2e      	ldr	r3, [pc, #184]	; (8007498 <CO_CANopenInit+0x330>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
        err = CO_TIME_init(co->TIME,
 80073e4:	3378      	adds	r3, #120	; 0x78
 80073e6:	0019      	movs	r1, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	2511      	movs	r5, #17
 80073ee:	197c      	adds	r4, r7, r5
 80073f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	2302      	movs	r3, #2
 80073f6:	f7fe fd97 	bl	8005f28 <CO_TIME_init>
 80073fa:	0003      	movs	r3, r0
 80073fc:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err) return err;
 80073fe:	197b      	adds	r3, r7, r5
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	b25b      	sxtb	r3, r3
 8007404:	2b00      	cmp	r3, #0
 8007406:	d003      	beq.n	8007410 <CO_CANopenInit+0x2a8>
 8007408:	197b      	adds	r3, r7, r5
 800740a:	781b      	ldrb	r3, [r3, #0]
 800740c:	b25b      	sxtb	r3, r3
 800740e:	e03c      	b.n	800748a <CO_CANopenInit+0x322>
    }
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    if (CO_GET_CNT(SYNC) == 1) {
        err = CO_SYNC_init(co->SYNC,
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6ade      	ldr	r6, [r3, #44]	; 0x2c
                           em,
                           OD_GET(H1005, OD_H1005_COBID_SYNC),
 8007414:	4b20      	ldr	r3, [pc, #128]	; (8007498 <CO_CANopenInit+0x330>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 800741a:	2224      	movs	r2, #36	; 0x24
 800741c:	4690      	mov	r8, r2
 800741e:	4498      	add	r8, r3
                           OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8007420:	4b1d      	ldr	r3, [pc, #116]	; (8007498 <CO_CANopenInit+0x330>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 8007426:	2230      	movs	r2, #48	; 0x30
 8007428:	4691      	mov	r9, r2
 800742a:	4499      	add	r9, r3
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN),
 800742c:	4b1a      	ldr	r3, [pc, #104]	; (8007498 <CO_CANopenInit+0x330>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 8007432:	333c      	adds	r3, #60	; 0x3c
 8007434:	001a      	movs	r2, r3
                           OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 8007436:	4b18      	ldr	r3, [pc, #96]	; (8007498 <CO_CANopenInit+0x330>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 800743c:	33c0      	adds	r3, #192	; 0xc0
 800743e:	0019      	movs	r1, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6858      	ldr	r0, [r3, #4]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	2411      	movs	r4, #17
 800744a:	193c      	adds	r4, r7, r4
 800744c:	687d      	ldr	r5, [r7, #4]
 800744e:	46ac      	mov	ip, r5
 8007450:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 8007452:	9506      	str	r5, [sp, #24]
 8007454:	2500      	movs	r5, #0
 8007456:	9505      	str	r5, [sp, #20]
 8007458:	9304      	str	r3, [sp, #16]
 800745a:	2301      	movs	r3, #1
 800745c:	9303      	str	r3, [sp, #12]
 800745e:	9002      	str	r0, [sp, #8]
 8007460:	9101      	str	r1, [sp, #4]
 8007462:	9200      	str	r2, [sp, #0]
 8007464:	464b      	mov	r3, r9
 8007466:	4642      	mov	r2, r8
 8007468:	4661      	mov	r1, ip
 800746a:	0030      	movs	r0, r6
 800746c:	f7fe fa38 	bl	80058e0 <CO_SYNC_init>
 8007470:	0003      	movs	r3, r0
 8007472:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err) return err;
 8007474:	2211      	movs	r2, #17
 8007476:	18bb      	adds	r3, r7, r2
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	b25b      	sxtb	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <CO_CANopenInit+0x320>
 8007480:	18bb      	adds	r3, r7, r2
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	b25b      	sxtb	r3, r3
 8007486:	e000      	b.n	800748a <CO_CANopenInit+0x322>
            if (err) return err;
        }
    }
#endif

    return CO_ERROR_NO;
 8007488:	2300      	movs	r3, #0
}
 800748a:	0018      	movs	r0, r3
 800748c:	46bd      	mov	sp, r7
 800748e:	b007      	add	sp, #28
 8007490:	bcc0      	pop	{r6, r7}
 8007492:	46b9      	mov	r9, r7
 8007494:	46b0      	mov	r8, r6
 8007496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007498:	20000338 	.word	0x20000338

0800749c <CO_CANopenInitPDO>:
CO_ReturnError_t CO_CANopenInitPDO(CO_t *co,
                                   CO_EM_t *em,
                                   OD_t *od,
                                   uint8_t nodeId,
                                   uint32_t *errInfo)
{
 800749c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800749e:	46ce      	mov	lr, r9
 80074a0:	4647      	mov	r7, r8
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b093      	sub	sp, #76	; 0x4c
 80074a6:	af06      	add	r7, sp, #24
 80074a8:	60f8      	str	r0, [r7, #12]
 80074aa:	60b9      	str	r1, [r7, #8]
 80074ac:	607a      	str	r2, [r7, #4]
 80074ae:	001a      	movs	r2, r3
 80074b0:	1cfb      	adds	r3, r7, #3
 80074b2:	701a      	strb	r2, [r3, #0]
    if (co == NULL) {
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d102      	bne.n	80074c0 <CO_CANopenInitPDO+0x24>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80074ba:	2301      	movs	r3, #1
 80074bc:	425b      	negs	r3, r3
 80074be:	e101      	b.n	80076c4 <CO_CANopenInitPDO+0x228>
    }
    if (nodeId < 1 || nodeId > 127 || co->nodeIdUnconfigured) {
 80074c0:	1cfb      	adds	r3, r7, #3
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d008      	beq.n	80074da <CO_CANopenInitPDO+0x3e>
 80074c8:	1cfb      	adds	r3, r7, #3
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	b25b      	sxtb	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	db03      	blt.n	80074da <CO_CANopenInitPDO+0x3e>
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d009      	beq.n	80074ee <CO_CANopenInitPDO+0x52>
        return (co->nodeIdUnconfigured)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
               ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d002      	beq.n	80074e8 <CO_CANopenInitPDO+0x4c>
 80074e2:	2313      	movs	r3, #19
 80074e4:	425b      	negs	r3, r3
 80074e6:	e0ed      	b.n	80076c4 <CO_CANopenInitPDO+0x228>
 80074e8:	2301      	movs	r3, #1
 80074ea:	425b      	negs	r3, r3
 80074ec:	e0ea      	b.n	80076c4 <CO_CANopenInitPDO+0x228>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    if (CO_GET_CNT(RPDO) > 0) {
        OD_entry_t *RPDOcomm = OD_GET(H1400, OD_H1400_RXPDO_1_PARAM);
 80074ee:	4b79      	ldr	r3, [pc, #484]	; (80076d4 <CO_CANopenInitPDO+0x238>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	33e4      	adds	r3, #228	; 0xe4
 80074f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        OD_entry_t *RPDOmap = OD_GET(H1600, OD_H1600_RXPDO_1_MAPPING);
 80074f8:	4b76      	ldr	r3, [pc, #472]	; (80076d4 <CO_CANopenInitPDO+0x238>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	33f0      	adds	r3, #240	; 0xf0
 8007500:	62bb      	str	r3, [r7, #40]	; 0x28
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8007502:	2326      	movs	r3, #38	; 0x26
 8007504:	18fb      	adds	r3, r7, r3
 8007506:	2200      	movs	r2, #0
 8007508:	801a      	strh	r2, [r3, #0]
 800750a:	e061      	b.n	80075d0 <CO_CANopenInitPDO+0x134>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 800750c:	2024      	movs	r0, #36	; 0x24
 800750e:	183b      	adds	r3, r7, r0
 8007510:	2200      	movs	r2, #0
 8007512:	801a      	strh	r2, [r3, #0]
            if (i < CO_RPDO_DEFAULT_CANID_COUNT) {
 8007514:	2226      	movs	r2, #38	; 0x26
 8007516:	18bb      	adds	r3, r7, r2
 8007518:	2100      	movs	r1, #0
 800751a:	5e5b      	ldrsh	r3, [r3, r1]
 800751c:	2b03      	cmp	r3, #3
 800751e:	dc0c      	bgt.n	800753a <CO_CANopenInitPDO+0x9e>
#if CO_RPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + i * 0x100) + nodeId;
 8007520:	18bb      	adds	r3, r7, r2
 8007522:	2200      	movs	r2, #0
 8007524:	5e9b      	ldrsh	r3, [r3, r2]
 8007526:	3302      	adds	r3, #2
 8007528:	b29b      	uxth	r3, r3
 800752a:	021b      	lsls	r3, r3, #8
 800752c:	b299      	uxth	r1, r3
 800752e:	1cfb      	adds	r3, r7, #3
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	b29a      	uxth	r2, r3
 8007534:	183b      	adds	r3, r7, r0
 8007536:	188a      	adds	r2, r1, r2
 8007538:	801a      	strh	r2, [r3, #0]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_RPDO_init(&co->RPDO[i],
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800753e:	2026      	movs	r0, #38	; 0x26
 8007540:	183b      	adds	r3, r7, r0
 8007542:	2200      	movs	r2, #0
 8007544:	5e9a      	ldrsh	r2, [r3, r2]
 8007546:	0013      	movs	r3, r2
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	189b      	adds	r3, r3, r2
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	1ad2      	subs	r2, r2, r3
 8007550:	0093      	lsls	r3, r2, #2
 8007552:	001a      	movs	r2, r3
 8007554:	0013      	movs	r3, r2
 8007556:	18ce      	adds	r6, r1, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755c:	4699      	mov	r9, r3
 800755e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007560:	001a      	movs	r2, r3
 8007562:	320c      	adds	r2, #12
 8007564:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007568:	0011      	movs	r1, r2
 800756a:	310c      	adds	r1, #12
 800756c:	62b9      	str	r1, [r7, #40]	; 0x28
 800756e:	68f9      	ldr	r1, [r7, #12]
 8007570:	6849      	ldr	r1, [r1, #4]
 8007572:	1838      	adds	r0, r7, r0
 8007574:	8800      	ldrh	r0, [r0, #0]
 8007576:	3003      	adds	r0, #3
 8007578:	b280      	uxth	r0, r0
 800757a:	2416      	movs	r4, #22
 800757c:	193c      	adds	r4, r7, r4
 800757e:	68bd      	ldr	r5, [r7, #8]
 8007580:	46a8      	mov	r8, r5
 8007582:	687d      	ldr	r5, [r7, #4]
 8007584:	46ac      	mov	ip, r5
 8007586:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8007588:	9505      	str	r5, [sp, #20]
 800758a:	9004      	str	r0, [sp, #16]
 800758c:	9103      	str	r1, [sp, #12]
 800758e:	9202      	str	r2, [sp, #8]
 8007590:	9301      	str	r3, [sp, #4]
 8007592:	2324      	movs	r3, #36	; 0x24
 8007594:	18fb      	adds	r3, r7, r3
 8007596:	881b      	ldrh	r3, [r3, #0]
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	464b      	mov	r3, r9
 800759c:	4642      	mov	r2, r8
 800759e:	4661      	mov	r1, ip
 80075a0:	0030      	movs	r0, r6
 80075a2:	f7fb fc11 	bl	8002dc8 <CO_RPDO_init>
 80075a6:	0003      	movs	r3, r0
 80075a8:	7023      	strb	r3, [r4, #0]
                               RPDOcomm++,
                               RPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(RX_IDX_RPDO) + i,
                               errInfo);
            if (err) return err;
 80075aa:	2216      	movs	r2, #22
 80075ac:	18bb      	adds	r3, r7, r2
 80075ae:	781b      	ldrb	r3, [r3, #0]
 80075b0:	b25b      	sxtb	r3, r3
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d003      	beq.n	80075be <CO_CANopenInitPDO+0x122>
 80075b6:	18bb      	adds	r3, r7, r2
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	b25b      	sxtb	r3, r3
 80075bc:	e082      	b.n	80076c4 <CO_CANopenInitPDO+0x228>
        for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 80075be:	2126      	movs	r1, #38	; 0x26
 80075c0:	187b      	adds	r3, r7, r1
 80075c2:	2200      	movs	r2, #0
 80075c4:	5e9b      	ldrsh	r3, [r3, r2]
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3301      	adds	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	187b      	adds	r3, r7, r1
 80075ce:	801a      	strh	r2, [r3, #0]
 80075d0:	2326      	movs	r3, #38	; 0x26
 80075d2:	18fb      	adds	r3, r7, r3
 80075d4:	2200      	movs	r2, #0
 80075d6:	5e9b      	ldrsh	r3, [r3, r2]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	dd97      	ble.n	800750c <CO_CANopenInitPDO+0x70>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    if (CO_GET_CNT(TPDO) > 0) {
        OD_entry_t *TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 80075dc:	4b3d      	ldr	r3, [pc, #244]	; (80076d4 <CO_CANopenInitPDO+0x238>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	33fc      	adds	r3, #252	; 0xfc
 80075e4:	623b      	str	r3, [r7, #32]
        OD_entry_t *TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 80075e6:	4b3b      	ldr	r3, [pc, #236]	; (80076d4 <CO_CANopenInitPDO+0x238>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	3309      	adds	r3, #9
 80075ee:	33ff      	adds	r3, #255	; 0xff
 80075f0:	61fb      	str	r3, [r7, #28]
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 80075f2:	231a      	movs	r3, #26
 80075f4:	18fb      	adds	r3, r7, r3
 80075f6:	2200      	movs	r2, #0
 80075f8:	801a      	strh	r2, [r3, #0]
 80075fa:	e05c      	b.n	80076b6 <CO_CANopenInitPDO+0x21a>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 80075fc:	2118      	movs	r1, #24
 80075fe:	187b      	adds	r3, r7, r1
 8007600:	2200      	movs	r2, #0
 8007602:	801a      	strh	r2, [r3, #0]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 8007604:	221a      	movs	r2, #26
 8007606:	18bb      	adds	r3, r7, r2
 8007608:	2000      	movs	r0, #0
 800760a:	5e1b      	ldrsh	r3, [r3, r0]
 800760c:	2b03      	cmp	r3, #3
 800760e:	dc0c      	bgt.n	800762a <CO_CANopenInitPDO+0x18e>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + i * 0x100) + nodeId;
 8007610:	18bb      	adds	r3, r7, r2
 8007612:	881b      	ldrh	r3, [r3, #0]
 8007614:	021b      	lsls	r3, r3, #8
 8007616:	b29a      	uxth	r2, r3
 8007618:	1cfb      	adds	r3, r7, #3
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	b29b      	uxth	r3, r3
 800761e:	18d3      	adds	r3, r2, r3
 8007620:	b29a      	uxth	r2, r3
 8007622:	187b      	adds	r3, r7, r1
 8007624:	3281      	adds	r2, #129	; 0x81
 8007626:	32ff      	adds	r2, #255	; 0xff
 8007628:	801a      	strh	r2, [r3, #0]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i],
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800762e:	201a      	movs	r0, #26
 8007630:	183b      	adds	r3, r7, r0
 8007632:	2100      	movs	r1, #0
 8007634:	5e5b      	ldrsh	r3, [r3, r1]
 8007636:	21b6      	movs	r1, #182	; 0xb6
 8007638:	0049      	lsls	r1, r1, #1
 800763a:	434b      	muls	r3, r1
 800763c:	18d6      	adds	r6, r2, r3
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007642:	4699      	mov	r9, r3
 8007644:	6a3b      	ldr	r3, [r7, #32]
 8007646:	001a      	movs	r2, r3
 8007648:	320c      	adds	r2, #12
 800764a:	623a      	str	r2, [r7, #32]
 800764c:	69fa      	ldr	r2, [r7, #28]
 800764e:	0011      	movs	r1, r2
 8007650:	310c      	adds	r1, #12
 8007652:	61f9      	str	r1, [r7, #28]
 8007654:	68f9      	ldr	r1, [r7, #12]
 8007656:	6849      	ldr	r1, [r1, #4]
 8007658:	1838      	adds	r0, r7, r0
 800765a:	8800      	ldrh	r0, [r0, #0]
 800765c:	3002      	adds	r0, #2
 800765e:	b280      	uxth	r0, r0
 8007660:	2417      	movs	r4, #23
 8007662:	193c      	adds	r4, r7, r4
 8007664:	68bd      	ldr	r5, [r7, #8]
 8007666:	46a8      	mov	r8, r5
 8007668:	687d      	ldr	r5, [r7, #4]
 800766a:	46ac      	mov	ip, r5
 800766c:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800766e:	9505      	str	r5, [sp, #20]
 8007670:	9004      	str	r0, [sp, #16]
 8007672:	9103      	str	r1, [sp, #12]
 8007674:	9202      	str	r2, [sp, #8]
 8007676:	9301      	str	r3, [sp, #4]
 8007678:	2318      	movs	r3, #24
 800767a:	18fb      	adds	r3, r7, r3
 800767c:	881b      	ldrh	r3, [r3, #0]
 800767e:	9300      	str	r3, [sp, #0]
 8007680:	464b      	mov	r3, r9
 8007682:	4642      	mov	r2, r8
 8007684:	4661      	mov	r1, ip
 8007686:	0030      	movs	r0, r6
 8007688:	f7fc f81a 	bl	80036c0 <CO_TPDO_init>
 800768c:	0003      	movs	r3, r0
 800768e:	7023      	strb	r3, [r4, #0]
                               TPDOcomm++,
                               TPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(TX_IDX_TPDO) + i,
                               errInfo);
            if (err) return err;
 8007690:	2217      	movs	r2, #23
 8007692:	18bb      	adds	r3, r7, r2
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	b25b      	sxtb	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <CO_CANopenInitPDO+0x208>
 800769c:	18bb      	adds	r3, r7, r2
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	b25b      	sxtb	r3, r3
 80076a2:	e00f      	b.n	80076c4 <CO_CANopenInitPDO+0x228>
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 80076a4:	211a      	movs	r1, #26
 80076a6:	187b      	adds	r3, r7, r1
 80076a8:	2200      	movs	r2, #0
 80076aa:	5e9b      	ldrsh	r3, [r3, r2]
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	3301      	adds	r3, #1
 80076b0:	b29a      	uxth	r2, r3
 80076b2:	187b      	adds	r3, r7, r1
 80076b4:	801a      	strh	r2, [r3, #0]
 80076b6:	231a      	movs	r3, #26
 80076b8:	18fb      	adds	r3, r7, r3
 80076ba:	2200      	movs	r2, #0
 80076bc:	5e9b      	ldrsh	r3, [r3, r2]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	dd9c      	ble.n	80075fc <CO_CANopenInitPDO+0x160>
        }
    }
#endif

    return CO_ERROR_NO;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	0018      	movs	r0, r3
 80076c6:	46bd      	mov	sp, r7
 80076c8:	b00d      	add	sp, #52	; 0x34
 80076ca:	bcc0      	pop	{r6, r7}
 80076cc:	46b9      	mov	r9, r7
 80076ce:	46b0      	mov	r8, r6
 80076d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	20000338 	.word	0x20000338

080076d8 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(CO_t *co,
                              bool_t enableGateway,
                              uint32_t timeDifference_us,
                              uint32_t *timerNext_us)
{
 80076d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076da:	46d6      	mov	lr, sl
 80076dc:	464f      	mov	r7, r9
 80076de:	4646      	mov	r6, r8
 80076e0:	b5c0      	push	{r6, r7, lr}
 80076e2:	b092      	sub	sp, #72	; 0x48
 80076e4:	af08      	add	r7, sp, #32
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
 80076ec:	603b      	str	r3, [r7, #0]
    (void) enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 80076ee:	2327      	movs	r3, #39	; 0x27
 80076f0:	18fb      	adds	r3, r7, r3
 80076f2:	2200      	movs	r2, #0
 80076f4:	701a      	strb	r2, [r3, #0]
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	691b      	ldr	r3, [r3, #16]
 80076fa:	0018      	movs	r0, r3
 80076fc:	f7ff faf0 	bl	8006ce0 <CO_NMT_getInternalState>
 8007700:	0003      	movs	r3, r0
 8007702:	001a      	movs	r2, r3
 8007704:	2111      	movs	r1, #17
 8007706:	187b      	adds	r3, r7, r1
 8007708:	701a      	strb	r2, [r3, #0]
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 800770a:	000a      	movs	r2, r1
 800770c:	18bb      	adds	r3, r7, r2
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b25b      	sxtb	r3, r3
                                    || NMTstate == CO_NMT_OPERATIONAL);
 8007712:	2b7f      	cmp	r3, #127	; 0x7f
 8007714:	d004      	beq.n	8007720 <CO_process+0x48>
 8007716:	18bb      	adds	r3, r7, r2
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	b25b      	sxtb	r3, r3
 800771c:	2b05      	cmp	r3, #5
 800771e:	d101      	bne.n	8007724 <CO_process+0x4c>
 8007720:	2301      	movs	r3, #1
 8007722:	e000      	b.n	8007726 <CO_process+0x4e>
 8007724:	2300      	movs	r3, #0
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007726:	61bb      	str	r3, [r7, #24]

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	0018      	movs	r0, r3
 800772e:	f000 febd 	bl	80084ac <CO_CANmodule_process>

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007736:	0018      	movs	r0, r3
 8007738:	f7ff f8f4 	bl	8006924 <CO_LSSslave_process>
 800773c:	1e03      	subs	r3, r0, #0
 800773e:	d003      	beq.n	8007748 <CO_process+0x70>
            reset = CO_RESET_COMM;
 8007740:	2327      	movs	r3, #39	; 0x27
 8007742:	18fb      	adds	r3, r7, r3
 8007744:	2201      	movs	r2, #1
 8007746:	701a      	strb	r2, [r3, #0]
        }
    }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    bool_t unc = co->nodeIdUnconfigured;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	617b      	str	r3, [r7, #20]
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	2312      	movs	r3, #18
 8007754:	18fb      	adds	r3, r7, r3
 8007756:	8a52      	ldrh	r2, [r2, #18]
 8007758:	801a      	strh	r2, [r3, #0]
    bool_t LSSslave_configuration = false;
 800775a:	2300      	movs	r3, #0
 800775c:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1
        && CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007762:	0018      	movs	r0, r3
 8007764:	f7ff facc 	bl	8006d00 <CO_LSSslave_getState>
 8007768:	0003      	movs	r3, r0
    if (CO_GET_CNT(LSS_SLV) == 1
 800776a:	2b01      	cmp	r3, #1
 800776c:	d101      	bne.n	8007772 <CO_process+0x9a>
    ) {
        LSSslave_configuration = true;
 800776e:	2301      	movs	r3, #1
 8007770:	623b      	str	r3, [r7, #32]
 #ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
  #define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS 0
 #endif

    if (CO_GET_CNT(LEDS) == 1) {
        CO_LEDs_process(co->LEDs,
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d104      	bne.n	8007786 <CO_process+0xae>
 800777c:	2311      	movs	r3, #17
 800777e:	18fb      	adds	r3, r7, r3
 8007780:	2400      	movs	r4, #0
 8007782:	571c      	ldrsb	r4, [r3, r4]
 8007784:	e000      	b.n	8007788 <CO_process+0xb0>
 8007786:	2400      	movs	r4, #0
            timeDifference_us,
            unc ? CO_NMT_INITIALIZING : NMTstate,
            LSSslave_configuration,
            (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0,
 8007788:	2112      	movs	r1, #18
 800778a:	187b      	adds	r3, r7, r1
 800778c:	881b      	ldrh	r3, [r3, #0]
 800778e:	2204      	movs	r2, #4
 8007790:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 8007792:	1e5a      	subs	r2, r3, #1
 8007794:	4193      	sbcs	r3, r2
 8007796:	b2db      	uxtb	r3, r3
 8007798:	4698      	mov	r8, r3
            (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0,
 800779a:	187b      	adds	r3, r7, r1
 800779c:	881b      	ldrh	r3, [r3, #0]
 800779e:	4a53      	ldr	r2, [pc, #332]	; (80078ec <CO_process+0x214>)
 80077a0:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 80077a2:	1e5a      	subs	r2, r3, #1
 80077a4:	4193      	sbcs	r3, r2
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	4699      	mov	r9, r3
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d107      	bne.n	80077c0 <CO_process+0xe8>
            0, /* RPDO event timer timeout */
            unc ? false : CO_isError(co->em, CO_EM_SYNC_TIME_OUT),
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	69db      	ldr	r3, [r3, #28]
 80077b4:	2118      	movs	r1, #24
 80077b6:	0018      	movs	r0, r3
 80077b8:	f7ff fa50 	bl	8006c5c <CO_isError>
 80077bc:	0005      	movs	r5, r0
 80077be:	e000      	b.n	80077c2 <CO_process+0xea>
        CO_LEDs_process(co->LEDs,
 80077c0:	2500      	movs	r5, #0
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d111      	bne.n	80077ec <CO_process+0x114>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	211b      	movs	r1, #27
 80077ce:	0018      	movs	r0, r3
 80077d0:	f7ff fa44 	bl	8006c5c <CO_isError>
 80077d4:	1e03      	subs	r3, r0, #0
 80077d6:	d107      	bne.n	80077e8 <CO_process+0x110>
                        || CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET)),
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	69db      	ldr	r3, [r3, #28]
 80077dc:	211c      	movs	r1, #28
 80077de:	0018      	movs	r0, r3
 80077e0:	f7ff fa3c 	bl	8006c5c <CO_isError>
 80077e4:	1e03      	subs	r3, r0, #0
 80077e6:	d001      	beq.n	80077ec <CO_process+0x114>
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 80077e8:	2301      	movs	r3, #1
 80077ea:	e000      	b.n	80077ee <CO_process+0x116>
 80077ec:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs,
 80077ee:	469a      	mov	sl, r3
            CO_getErrorRegister(co->em) != 0,
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	69db      	ldr	r3, [r3, #28]
 80077f4:	0018      	movs	r0, r3
 80077f6:	f7ff fa5f 	bl	8006cb8 <CO_getErrorRegister>
 80077fa:	0003      	movs	r3, r0
        CO_LEDs_process(co->LEDs,
 80077fc:	1e5a      	subs	r2, r3, #1
 80077fe:	4193      	sbcs	r3, r2
 8007800:	b2db      	uxtb	r3, r3
 8007802:	0018      	movs	r0, r3
 8007804:	6a3a      	ldr	r2, [r7, #32]
 8007806:	6879      	ldr	r1, [r7, #4]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	9307      	str	r3, [sp, #28]
 800780c:	2300      	movs	r3, #0
 800780e:	9306      	str	r3, [sp, #24]
 8007810:	9005      	str	r0, [sp, #20]
 8007812:	4653      	mov	r3, sl
 8007814:	9304      	str	r3, [sp, #16]
 8007816:	9503      	str	r5, [sp, #12]
 8007818:	2300      	movs	r3, #0
 800781a:	9302      	str	r3, [sp, #8]
 800781c:	464b      	mov	r3, r9
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	4643      	mov	r3, r8
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	0013      	movs	r3, r2
 8007826:	0022      	movs	r2, r4
 8007828:	0030      	movs	r0, r6
 800782a:	f7fe fca3 	bl	8006174 <CO_LEDs_process>
            timerNext_us);
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <CO_process+0x166>
        return reset;
 8007836:	2327      	movs	r3, #39	; 0x27
 8007838:	18fb      	adds	r3, r7, r3
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	e04d      	b.n	80078da <CO_process+0x202>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        CO_EM_process(co->em,
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	69d8      	ldr	r0, [r3, #28]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	69b9      	ldr	r1, [r7, #24]
 8007848:	f7f9 f948 	bl	8000adc <CO_EM_process>
                      timerNext_us);
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        reset = CO_NMT_process(co->NMT,
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6918      	ldr	r0, [r3, #16]
 8007850:	2327      	movs	r3, #39	; 0x27
 8007852:	18fc      	adds	r4, r7, r3
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	2511      	movs	r5, #17
 800785a:	1979      	adds	r1, r7, r5
 800785c:	f7fa f8e0 	bl	8001a20 <CO_NMT_process>
 8007860:	0003      	movs	r3, r0
 8007862:	7023      	strb	r3, [r4, #0]
                               &NMTstate,
                               timeDifference_us,
                               timerNext_us);
    }
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007864:	197b      	adds	r3, r7, r5
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	b25b      	sxtb	r3, r3
                             || NMTstate == CO_NMT_OPERATIONAL);
 800786a:	2b7f      	cmp	r3, #127	; 0x7f
 800786c:	d004      	beq.n	8007878 <CO_process+0x1a0>
 800786e:	197b      	adds	r3, r7, r5
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	b25b      	sxtb	r3, r3
 8007874:	2b05      	cmp	r3, #5
 8007876:	d101      	bne.n	800787c <CO_process+0x1a4>
 8007878:	2301      	movs	r3, #1
 800787a:	e000      	b.n	800787e <CO_process+0x1a6>
 800787c:	2300      	movs	r3, #0
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 800787e:	61bb      	str	r3, [r7, #24]

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8007880:	231f      	movs	r3, #31
 8007882:	18fb      	adds	r3, r7, r3
 8007884:	2200      	movs	r2, #0
 8007886:	701a      	strb	r2, [r3, #0]
 8007888:	e011      	b.n	80078ae <CO_process+0x1d6>
        CO_SDOserver_process(&co->SDOserver[i],
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800788e:	241f      	movs	r4, #31
 8007890:	193b      	adds	r3, r7, r4
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	21a8      	movs	r1, #168	; 0xa8
 8007896:	434b      	muls	r3, r1
 8007898:	18d0      	adds	r0, r2, r3
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	69b9      	ldr	r1, [r7, #24]
 80078a0:	f7fd f8e0 	bl	8004a64 <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 80078a4:	193b      	adds	r3, r7, r4
 80078a6:	781a      	ldrb	r2, [r3, #0]
 80078a8:	193b      	adds	r3, r7, r4
 80078aa:	3201      	adds	r2, #1
 80078ac:	701a      	strb	r2, [r3, #0]
 80078ae:	231f      	movs	r3, #31
 80078b0:	18fb      	adds	r3, r7, r3
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0e8      	beq.n	800788a <CO_process+0x1b2>
                             timerNext_us);
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        CO_HBconsumer_process(co->HBcons,
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6958      	ldr	r0, [r3, #20]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	69b9      	ldr	r1, [r7, #24]
 80078c2:	f7f9 fdb9 	bl	8001438 <CO_HBconsumer_process>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	69b9      	ldr	r1, [r7, #24]
 80078ce:	0018      	movs	r0, r3
 80078d0:	f7fe fbbc 	bl	800604c <CO_TIME_process>
                        timeDifference_us,
                        timerNext_us);
    }
#endif

    return reset;
 80078d4:	2327      	movs	r3, #39	; 0x27
 80078d6:	18fb      	adds	r3, r7, r3
 80078d8:	781b      	ldrb	r3, [r3, #0]
}
 80078da:	0018      	movs	r0, r3
 80078dc:	46bd      	mov	sp, r7
 80078de:	b00a      	add	sp, #40	; 0x28
 80078e0:	bce0      	pop	{r5, r6, r7}
 80078e2:	46ba      	mov	sl, r7
 80078e4:	46b1      	mov	r9, r6
 80078e6:	46a8      	mov	r8, r5
 80078e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078ea:	46c0      	nop			; (mov r8, r8)
 80078ec:	00000303 	.word	0x00000303

080078f0 <CO_process_SYNC>:
/******************************************************************************/
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
bool_t CO_process_SYNC(CO_t *co,
                       uint32_t timeDifference_us,
                       uint32_t *timerNext_us)
{
 80078f0:	b5b0      	push	{r4, r5, r7, lr}
 80078f2:	b088      	sub	sp, #32
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 80078fc:	2300      	movs	r3, #0
 80078fe:	61fb      	str	r3, [r7, #28]

    if (!co->nodeIdUnconfigured && CO_GET_CNT(SYNC) == 1) {
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d133      	bne.n	8007970 <CO_process_SYNC+0x80>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	251b      	movs	r5, #27
 800790e:	197c      	adds	r4, r7, r5
 8007910:	0018      	movs	r0, r3
 8007912:	f7ff f9e5 	bl	8006ce0 <CO_NMT_getInternalState>
 8007916:	0003      	movs	r3, r0
 8007918:	7023      	strb	r3, [r4, #0]
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
                                        || NMTstate == CO_NMT_OPERATIONAL);
 800791a:	197b      	adds	r3, r7, r5
 800791c:	781b      	ldrb	r3, [r3, #0]
 800791e:	b25b      	sxtb	r3, r3
 8007920:	2b7f      	cmp	r3, #127	; 0x7f
 8007922:	d004      	beq.n	800792e <CO_process_SYNC+0x3e>
 8007924:	197b      	adds	r3, r7, r5
 8007926:	781b      	ldrb	r3, [r3, #0]
 8007928:	b25b      	sxtb	r3, r3
 800792a:	2b05      	cmp	r3, #5
 800792c:	d101      	bne.n	8007932 <CO_process_SYNC+0x42>
 800792e:	2301      	movs	r3, #1
 8007930:	e000      	b.n	8007934 <CO_process_SYNC+0x44>
 8007932:	2300      	movs	r3, #0
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8007934:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC,
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800793a:	2513      	movs	r5, #19
 800793c:	197c      	adds	r4, r7, r5
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	6979      	ldr	r1, [r7, #20]
 8007944:	f7fe f922 	bl	8005b8c <CO_SYNC_process>
 8007948:	0003      	movs	r3, r0
 800794a:	7023      	strb	r3, [r4, #0]
                                                        NMTisPreOrOperational,
                                                        timeDifference_us,
                                                        timerNext_us);

        switch (sync_process) {
 800794c:	197b      	adds	r3, r7, r5
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	2b02      	cmp	r3, #2
 8007952:	d007      	beq.n	8007964 <CO_process_SYNC+0x74>
 8007954:	dc0f      	bgt.n	8007976 <CO_process_SYNC+0x86>
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00c      	beq.n	8007974 <CO_process_SYNC+0x84>
 800795a:	2b01      	cmp	r3, #1
 800795c:	d10b      	bne.n	8007976 <CO_process_SYNC+0x86>
            case CO_SYNC_NONE:
                break;
            case CO_SYNC_RX_TX:
                syncWas = true;
 800795e:	2301      	movs	r3, #1
 8007960:	61fb      	str	r3, [r7, #28]
                break;
 8007962:	e008      	b.n	8007976 <CO_process_SYNC+0x86>
            case CO_SYNC_PASSED_WINDOW:
                CO_CANclearPendingSyncPDOs(co->CANmodule);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	0018      	movs	r0, r3
 800796a:	f000 fd2f 	bl	80083cc <CO_CANclearPendingSyncPDOs>
                break;
 800796e:	e002      	b.n	8007976 <CO_process_SYNC+0x86>
        }
    }
 8007970:	46c0      	nop			; (mov r8, r8)
 8007972:	e000      	b.n	8007976 <CO_process_SYNC+0x86>
                break;
 8007974:	46c0      	nop			; (mov r8, r8)

    return syncWas;
 8007976:	69fb      	ldr	r3, [r7, #28]
}
 8007978:	0018      	movs	r0, r3
 800797a:	46bd      	mov	sp, r7
 800797c:	b008      	add	sp, #32
 800797e:	bdb0      	pop	{r4, r5, r7, pc}

08007980 <CO_process_RPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
void CO_process_RPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8007980:	b5b0      	push	{r4, r5, r7, lr}
 8007982:	b088      	sub	sp, #32
 8007984:	af02      	add	r7, sp, #8
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
 800798c:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d135      	bne.n	8007a02 <CO_process_RPDO+0x82>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	0018      	movs	r0, r3
 800799c:	f7ff f9a0 	bl	8006ce0 <CO_NMT_getInternalState>
 80079a0:	0003      	movs	r3, r0
 80079a2:	3b05      	subs	r3, #5
 80079a4:	425a      	negs	r2, r3
 80079a6:	4153      	adcs	r3, r2
 80079a8:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 80079aa:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 80079ac:	2316      	movs	r3, #22
 80079ae:	18fb      	adds	r3, r7, r3
 80079b0:	2200      	movs	r2, #0
 80079b2:	801a      	strh	r2, [r3, #0]
 80079b4:	e01e      	b.n	80079f4 <CO_process_RPDO+0x74>
        CO_RPDO_process(&co->RPDO[i],
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80079ba:	2516      	movs	r5, #22
 80079bc:	197b      	adds	r3, r7, r5
 80079be:	2200      	movs	r2, #0
 80079c0:	5e9a      	ldrsh	r2, [r3, r2]
 80079c2:	0013      	movs	r3, r2
 80079c4:	005b      	lsls	r3, r3, #1
 80079c6:	189b      	adds	r3, r3, r2
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	1ad2      	subs	r2, r2, r3
 80079cc:	0093      	lsls	r3, r2, #2
 80079ce:	001a      	movs	r2, r3
 80079d0:	0013      	movs	r3, r2
 80079d2:	18c8      	adds	r0, r1, r3
 80079d4:	693c      	ldr	r4, [r7, #16]
 80079d6:	683a      	ldr	r2, [r7, #0]
 80079d8:	6879      	ldr	r1, [r7, #4]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	0023      	movs	r3, r4
 80079e0:	f7fb fb82 	bl	80030e8 <CO_RPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 80079e4:	197b      	adds	r3, r7, r5
 80079e6:	2200      	movs	r2, #0
 80079e8:	5e9b      	ldrsh	r3, [r3, r2]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	3301      	adds	r3, #1
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	197b      	adds	r3, r7, r5
 80079f2:	801a      	strh	r2, [r3, #0]
 80079f4:	2316      	movs	r3, #22
 80079f6:	18fb      	adds	r3, r7, r3
 80079f8:	2200      	movs	r2, #0
 80079fa:	5e9b      	ldrsh	r3, [r3, r2]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	ddda      	ble.n	80079b6 <CO_process_RPDO+0x36>
 8007a00:	e000      	b.n	8007a04 <CO_process_RPDO+0x84>
        return;
 8007a02:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8007a04:	46bd      	mov	sp, r7
 8007a06:	b006      	add	sp, #24
 8007a08:	bdb0      	pop	{r4, r5, r7, pc}

08007a0a <CO_process_TPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
void CO_process_TPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8007a0a:	b5b0      	push	{r4, r5, r7, lr}
 8007a0c:	b088      	sub	sp, #32
 8007a0e:	af02      	add	r7, sp, #8
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	607a      	str	r2, [r7, #4]
 8007a16:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d130      	bne.n	8007a82 <CO_process_TPDO+0x78>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	691b      	ldr	r3, [r3, #16]
 8007a24:	0018      	movs	r0, r3
 8007a26:	f7ff f95b 	bl	8006ce0 <CO_NMT_getInternalState>
 8007a2a:	0003      	movs	r3, r0
 8007a2c:	3b05      	subs	r3, #5
 8007a2e:	425a      	negs	r2, r3
 8007a30:	4153      	adcs	r3, r2
 8007a32:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 8007a34:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8007a36:	2316      	movs	r3, #22
 8007a38:	18fb      	adds	r3, r7, r3
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	801a      	strh	r2, [r3, #0]
 8007a3e:	e019      	b.n	8007a74 <CO_process_TPDO+0x6a>
        CO_TPDO_process(&co->TPDO[i],
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a44:	2516      	movs	r5, #22
 8007a46:	197b      	adds	r3, r7, r5
 8007a48:	2100      	movs	r1, #0
 8007a4a:	5e5b      	ldrsh	r3, [r3, r1]
 8007a4c:	21b6      	movs	r1, #182	; 0xb6
 8007a4e:	0049      	lsls	r1, r1, #1
 8007a50:	434b      	muls	r3, r1
 8007a52:	18d0      	adds	r0, r2, r3
 8007a54:	693c      	ldr	r4, [r7, #16]
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	0023      	movs	r3, r4
 8007a60:	f7fc f8ba 	bl	8003bd8 <CO_TPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8007a64:	197b      	adds	r3, r7, r5
 8007a66:	2200      	movs	r2, #0
 8007a68:	5e9b      	ldrsh	r3, [r3, r2]
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	3301      	adds	r3, #1
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	197b      	adds	r3, r7, r5
 8007a72:	801a      	strh	r2, [r3, #0]
 8007a74:	2316      	movs	r3, #22
 8007a76:	18fb      	adds	r3, r7, r3
 8007a78:	2200      	movs	r2, #0
 8007a7a:	5e9b      	ldrsh	r3, [r3, r2]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	dddf      	ble.n	8007a40 <CO_process_TPDO+0x36>
 8007a80:	e000      	b.n	8007a84 <CO_process_TPDO+0x7a>
        return;
 8007a82:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8007a84:	46bd      	mov	sp, r7
 8007a86:	b006      	add	sp, #24
 8007a88:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007a8c <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8007a94:	4b15      	ldr	r3, [pc, #84]	; (8007aec <canopen_app_init+0x60>)
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	601a      	str	r2, [r3, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60fb      	str	r3, [r7, #12]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 8007a9e:	2308      	movs	r3, #8
 8007aa0:	18fa      	adds	r2, r7, r3
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	0011      	movs	r1, r2
 8007aa6:	0018      	movs	r0, r3
 8007aa8:	f7ff f939 	bl	8006d1e <CO_new>
 8007aac:	0002      	movs	r2, r0
 8007aae:	4b10      	ldr	r3, [pc, #64]	; (8007af0 <canopen_app_init+0x64>)
 8007ab0:	601a      	str	r2, [r3, #0]
    if (CO == NULL) {
 8007ab2:	4b0f      	ldr	r3, [pc, #60]	; (8007af0 <canopen_app_init+0x64>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d105      	bne.n	8007ac6 <canopen_app_init+0x3a>
        log_printf("Error: Can't allocate memory\n");
 8007aba:	4b0e      	ldr	r3, [pc, #56]	; (8007af4 <canopen_app_init+0x68>)
 8007abc:	0018      	movs	r0, r3
 8007abe:	f00a f8eb 	bl	8011c98 <puts>
        return 1;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e00d      	b.n	8007ae2 <canopen_app_init+0x56>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	4b0b      	ldr	r3, [pc, #44]	; (8007af8 <canopen_app_init+0x6c>)
 8007aca:	0011      	movs	r1, r2
 8007acc:	0018      	movs	r0, r3
 8007ace:	f00a f857 	bl	8011b80 <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 8007ad2:	4b06      	ldr	r3, [pc, #24]	; (8007aec <canopen_app_init+0x60>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a06      	ldr	r2, [pc, #24]	; (8007af0 <canopen_app_init+0x64>)
 8007ad8:	6812      	ldr	r2, [r2, #0]
 8007ada:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 8007adc:	f000 f80e 	bl	8007afc <canopen_app_resetCommunication>
    return 0;
 8007ae0:	2300      	movs	r3, #0
}
 8007ae2:	0018      	movs	r0, r3
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	b004      	add	sp, #16
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	46c0      	nop			; (mov r8, r8)
 8007aec:	20005528 	.word	0x20005528
 8007af0:	20000594 	.word	0x20000594
 8007af4:	080126e8 	.word	0x080126e8
 8007af8:	08012708 	.word	0x08012708

08007afc <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 8007afc:	b590      	push	{r4, r7, lr}
 8007afe:	b08f      	sub	sp, #60	; 0x3c
 8007b00:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 8007b02:	4b86      	ldr	r3, [pc, #536]	; (8007d1c <canopen_app_resetCommunication+0x220>)
 8007b04:	0018      	movs	r0, r3
 8007b06:	f00a f8c7 	bl	8011c98 <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 8007b0a:	4b85      	ldr	r3, [pc, #532]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007b14:	4b83      	ldr	r3, [pc, #524]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	0018      	movs	r0, r3
 8007b1a:	f000 f9d7 	bl	8007ecc <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 8007b1e:	4b80      	ldr	r3, [pc, #512]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	0018      	movs	r0, r3
 8007b26:	f000 fabd 	bl	80080a4 <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 8007b2a:	4b7d      	ldr	r3, [pc, #500]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007b2c:	6818      	ldr	r0, [r3, #0]
 8007b2e:	4b7d      	ldr	r3, [pc, #500]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2200      	movs	r2, #0
 8007b34:	0019      	movs	r1, r3
 8007b36:	f7ff faa7 	bl	8007088 <CO_CANinit>
 8007b3a:	0003      	movs	r3, r0
 8007b3c:	001a      	movs	r2, r3
 8007b3e:	4b7a      	ldr	r3, [pc, #488]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007b40:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8007b42:	4b79      	ldr	r3, [pc, #484]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	b25b      	sxtb	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00a      	beq.n	8007b62 <canopen_app_resetCommunication+0x66>
        log_printf("Error: CAN initialization failed: %d\n", err);
 8007b4c:	4b76      	ldr	r3, [pc, #472]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007b4e:	781b      	ldrb	r3, [r3, #0]
 8007b50:	b25b      	sxtb	r3, r3
 8007b52:	001a      	movs	r2, r3
 8007b54:	4b75      	ldr	r3, [pc, #468]	; (8007d2c <canopen_app_resetCommunication+0x230>)
 8007b56:	0011      	movs	r1, r2
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f00a f811 	bl	8011b80 <iprintf>
        return 1;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e0d7      	b.n	8007d12 <canopen_app_resetCommunication+0x216>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007b62:	4b73      	ldr	r3, [pc, #460]	; (8007d30 <canopen_app_resetCommunication+0x234>)
 8007b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b66:	2108      	movs	r1, #8
 8007b68:	187b      	adds	r3, r7, r1
 8007b6a:	601a      	str	r2, [r3, #0]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 8007b6c:	4b70      	ldr	r3, [pc, #448]	; (8007d30 <canopen_app_resetCommunication+0x234>)
 8007b6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007b70:	187b      	adds	r3, r7, r1
 8007b72:	605a      	str	r2, [r3, #4]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8007b74:	4b6e      	ldr	r3, [pc, #440]	; (8007d30 <canopen_app_resetCommunication+0x234>)
 8007b76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007b78:	187b      	adds	r3, r7, r1
 8007b7a:	609a      	str	r2, [r3, #8]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 8007b7c:	4b6c      	ldr	r3, [pc, #432]	; (8007d30 <canopen_app_resetCommunication+0x234>)
 8007b7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8007b80:	187b      	adds	r3, r7, r1
 8007b82:	60da      	str	r2, [r3, #12]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 8007b84:	4b66      	ldr	r3, [pc, #408]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007b86:	6818      	ldr	r0, [r3, #0]
 8007b88:	4b66      	ldr	r3, [pc, #408]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	001a      	movs	r2, r3
 8007b8e:	4b65      	ldr	r3, [pc, #404]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	3302      	adds	r3, #2
 8007b94:	1879      	adds	r1, r7, r1
 8007b96:	f7ff faa9 	bl	80070ec <CO_LSSinit>
 8007b9a:	0003      	movs	r3, r0
 8007b9c:	001a      	movs	r2, r3
 8007b9e:	4b62      	ldr	r3, [pc, #392]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007ba0:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8007ba2:	4b61      	ldr	r3, [pc, #388]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	b25b      	sxtb	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00a      	beq.n	8007bc2 <canopen_app_resetCommunication+0xc6>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 8007bac:	4b5e      	ldr	r3, [pc, #376]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	b25b      	sxtb	r3, r3
 8007bb2:	001a      	movs	r2, r3
 8007bb4:	4b5f      	ldr	r3, [pc, #380]	; (8007d34 <canopen_app_resetCommunication+0x238>)
 8007bb6:	0011      	movs	r1, r2
 8007bb8:	0018      	movs	r0, r3
 8007bba:	f009 ffe1 	bl	8011b80 <iprintf>
        return 2;
 8007bbe:	2302      	movs	r3, #2
 8007bc0:	e0a7      	b.n	8007d12 <canopen_app_resetCommunication+0x216>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 8007bc2:	4b58      	ldr	r3, [pc, #352]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	4b57      	ldr	r3, [pc, #348]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	7812      	ldrb	r2, [r2, #0]
 8007bcc:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 8007bd2:	4b53      	ldr	r3, [pc, #332]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007bd4:	6818      	ldr	r0, [r3, #0]
 8007bd6:	4b58      	ldr	r3, [pc, #352]	; (8007d38 <canopen_app_resetCommunication+0x23c>)
 8007bd8:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 8007bda:	4b52      	ldr	r3, [pc, #328]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 8007bde:	785b      	ldrb	r3, [r3, #1]
 8007be0:	1d3a      	adds	r2, r7, #4
 8007be2:	9207      	str	r2, [sp, #28]
 8007be4:	9306      	str	r3, [sp, #24]
 8007be6:	2300      	movs	r3, #0
 8007be8:	9305      	str	r3, [sp, #20]
 8007bea:	23fa      	movs	r3, #250	; 0xfa
 8007bec:	005b      	lsls	r3, r3, #1
 8007bee:	9304      	str	r3, [sp, #16]
 8007bf0:	23fa      	movs	r3, #250	; 0xfa
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	9303      	str	r3, [sp, #12]
 8007bf6:	23fa      	movs	r3, #250	; 0xfa
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	9302      	str	r3, [sp, #8]
 8007bfc:	4b4f      	ldr	r3, [pc, #316]	; (8007d3c <canopen_app_resetCommunication+0x240>)
 8007bfe:	9301      	str	r3, [sp, #4]
 8007c00:	2300      	movs	r3, #0
 8007c02:	9300      	str	r3, [sp, #0]
 8007c04:	000b      	movs	r3, r1
 8007c06:	2200      	movs	r2, #0
 8007c08:	2100      	movs	r1, #0
 8007c0a:	f7ff faad 	bl	8007168 <CO_CANopenInit>
 8007c0e:	0003      	movs	r3, r0
 8007c10:	001a      	movs	r2, r3
 8007c12:	4b45      	ldr	r3, [pc, #276]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c14:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 8007c16:	4b44      	ldr	r3, [pc, #272]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	b25b      	sxtb	r3, r3
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d01b      	beq.n	8007c58 <canopen_app_resetCommunication+0x15c>
 8007c20:	4b41      	ldr	r3, [pc, #260]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	b25b      	sxtb	r3, r3
 8007c26:	3313      	adds	r3, #19
 8007c28:	d016      	beq.n	8007c58 <canopen_app_resetCommunication+0x15c>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8007c2a:	4b3f      	ldr	r3, [pc, #252]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	b25b      	sxtb	r3, r3
 8007c30:	330c      	adds	r3, #12
 8007c32:	d106      	bne.n	8007c42 <canopen_app_resetCommunication+0x146>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	4b42      	ldr	r3, [pc, #264]	; (8007d40 <canopen_app_resetCommunication+0x244>)
 8007c38:	0011      	movs	r1, r2
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	f009 ffa0 	bl	8011b80 <iprintf>
 8007c40:	e008      	b.n	8007c54 <canopen_app_resetCommunication+0x158>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 8007c42:	4b39      	ldr	r3, [pc, #228]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	b25b      	sxtb	r3, r3
 8007c48:	001a      	movs	r2, r3
 8007c4a:	4b3e      	ldr	r3, [pc, #248]	; (8007d44 <canopen_app_resetCommunication+0x248>)
 8007c4c:	0011      	movs	r1, r2
 8007c4e:	0018      	movs	r0, r3
 8007c50:	f009 ff96 	bl	8011b80 <iprintf>
        }
        return 3;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e05c      	b.n	8007d12 <canopen_app_resetCommunication+0x216>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 8007c58:	4b31      	ldr	r3, [pc, #196]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007c5a:	6818      	ldr	r0, [r3, #0]
 8007c5c:	4b30      	ldr	r3, [pc, #192]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69d9      	ldr	r1, [r3, #28]
 8007c62:	4b35      	ldr	r3, [pc, #212]	; (8007d38 <canopen_app_resetCommunication+0x23c>)
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	4b2f      	ldr	r3, [pc, #188]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	785c      	ldrb	r4, [r3, #1]
 8007c6c:	1d3b      	adds	r3, r7, #4
 8007c6e:	9300      	str	r3, [sp, #0]
 8007c70:	0023      	movs	r3, r4
 8007c72:	f7ff fc13 	bl	800749c <CO_CANopenInitPDO>
 8007c76:	0003      	movs	r3, r0
 8007c78:	001a      	movs	r2, r3
 8007c7a:	4b2b      	ldr	r3, [pc, #172]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c7c:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 8007c7e:	4b2a      	ldr	r3, [pc, #168]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	b25b      	sxtb	r3, r3
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d01b      	beq.n	8007cc0 <canopen_app_resetCommunication+0x1c4>
 8007c88:	4b27      	ldr	r3, [pc, #156]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	b25b      	sxtb	r3, r3
 8007c8e:	3313      	adds	r3, #19
 8007c90:	d016      	beq.n	8007cc0 <canopen_app_resetCommunication+0x1c4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8007c92:	4b25      	ldr	r3, [pc, #148]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	b25b      	sxtb	r3, r3
 8007c98:	330c      	adds	r3, #12
 8007c9a:	d106      	bne.n	8007caa <canopen_app_resetCommunication+0x1ae>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	4b28      	ldr	r3, [pc, #160]	; (8007d40 <canopen_app_resetCommunication+0x244>)
 8007ca0:	0011      	movs	r1, r2
 8007ca2:	0018      	movs	r0, r3
 8007ca4:	f009 ff6c 	bl	8011b80 <iprintf>
 8007ca8:	e008      	b.n	8007cbc <canopen_app_resetCommunication+0x1c0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 8007caa:	4b1f      	ldr	r3, [pc, #124]	; (8007d28 <canopen_app_resetCommunication+0x22c>)
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	b25b      	sxtb	r3, r3
 8007cb0:	001a      	movs	r2, r3
 8007cb2:	4b25      	ldr	r3, [pc, #148]	; (8007d48 <canopen_app_resetCommunication+0x24c>)
 8007cb4:	0011      	movs	r1, r2
 8007cb6:	0018      	movs	r0, r3
 8007cb8:	f009 ff62 	bl	8011b80 <iprintf>
        }
        return 4;
 8007cbc:	2304      	movs	r3, #4
 8007cbe:	e028      	b.n	8007d12 <canopen_app_resetCommunication+0x216>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 8007cc0:	4b18      	ldr	r3, [pc, #96]	; (8007d24 <canopen_app_resetCommunication+0x228>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	0018      	movs	r0, r3
 8007cc8:	f005 f9f0 	bl	800d0ac <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 8007ccc:	4b14      	ldr	r3, [pc, #80]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d003      	beq.n	8007cde <canopen_app_resetCommunication+0x1e2>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 8007cd6:	4b1d      	ldr	r3, [pc, #116]	; (8007d4c <canopen_app_resetCommunication+0x250>)
 8007cd8:	0018      	movs	r0, r3
 8007cda:	f009 ffdd 	bl	8011c98 <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 8007cde:	4b10      	ldr	r3, [pc, #64]	; (8007d20 <canopen_app_resetCommunication+0x224>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	0018      	movs	r0, r3
 8007ce6:	f000 f901 	bl	8007eec <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 8007cea:	4b19      	ldr	r3, [pc, #100]	; (8007d50 <canopen_app_resetCommunication+0x254>)
 8007cec:	0018      	movs	r0, r3
 8007cee:	f009 ffd3 	bl	8011c98 <puts>
    fflush(stdout);
 8007cf2:	4b18      	ldr	r3, [pc, #96]	; (8007d54 <canopen_app_resetCommunication+0x258>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	0018      	movs	r0, r3
 8007cfa:	f009 fd05 	bl	8011708 <fflush>
    time_old = time_current = HAL_GetTick();
 8007cfe:	f002 fe33 	bl	800a968 <HAL_GetTick>
 8007d02:	0002      	movs	r2, r0
 8007d04:	4b14      	ldr	r3, [pc, #80]	; (8007d58 <canopen_app_resetCommunication+0x25c>)
 8007d06:	601a      	str	r2, [r3, #0]
 8007d08:	4b13      	ldr	r3, [pc, #76]	; (8007d58 <canopen_app_resetCommunication+0x25c>)
 8007d0a:	681a      	ldr	r2, [r3, #0]
 8007d0c:	4b13      	ldr	r3, [pc, #76]	; (8007d5c <canopen_app_resetCommunication+0x260>)
 8007d0e:	601a      	str	r2, [r3, #0]
    return 0;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	0018      	movs	r0, r3
 8007d14:	46bd      	mov	sp, r7
 8007d16:	b007      	add	sp, #28
 8007d18:	bd90      	pop	{r4, r7, pc}
 8007d1a:	46c0      	nop			; (mov r8, r8)
 8007d1c:	08012730 	.word	0x08012730
 8007d20:	20000594 	.word	0x20000594
 8007d24:	20005528 	.word	0x20005528
 8007d28:	2000552c 	.word	0x2000552c
 8007d2c:	08012758 	.word	0x08012758
 8007d30:	20000000 	.word	0x20000000
 8007d34:	08012780 	.word	0x08012780
 8007d38:	20000338 	.word	0x20000338
 8007d3c:	00002011 	.word	0x00002011
 8007d40:	080127ac 	.word	0x080127ac
 8007d44:	080127d4 	.word	0x080127d4
 8007d48:	08012800 	.word	0x08012800
 8007d4c:	08012828 	.word	0x08012828
 8007d50:	08012850 	.word	0x08012850
 8007d54:	2000048c 	.word	0x2000048c
 8007d58:	20005530 	.word	0x20005530
 8007d5c:	20005524 	.word	0x20005524

08007d60 <canopen_app_process>:

void
canopen_app_process() {
 8007d60:	b590      	push	{r4, r7, lr}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 8007d66:	f002 fdff 	bl	800a968 <HAL_GetTick>
 8007d6a:	0002      	movs	r2, r0
 8007d6c:	4b2f      	ldr	r3, [pc, #188]	; (8007e2c <canopen_app_process+0xcc>)
 8007d6e:	601a      	str	r2, [r3, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 8007d70:	4b2e      	ldr	r3, [pc, #184]	; (8007e2c <canopen_app_process+0xcc>)
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	4b2e      	ldr	r3, [pc, #184]	; (8007e30 <canopen_app_process+0xd0>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d053      	beq.n	8007e24 <canopen_app_process+0xc4>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 8007d7c:	4b2b      	ldr	r3, [pc, #172]	; (8007e2c <canopen_app_process+0xcc>)
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	4b2b      	ldr	r3, [pc, #172]	; (8007e30 <canopen_app_process+0xd0>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	1ad2      	subs	r2, r2, r3
 8007d86:	0013      	movs	r3, r2
 8007d88:	015b      	lsls	r3, r3, #5
 8007d8a:	1a9b      	subs	r3, r3, r2
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	189b      	adds	r3, r3, r2
 8007d90:	00db      	lsls	r3, r3, #3
 8007d92:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 8007d94:	4b25      	ldr	r3, [pc, #148]	; (8007e2c <canopen_app_process+0xcc>)
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	4b25      	ldr	r3, [pc, #148]	; (8007e30 <canopen_app_process+0xd0>)
 8007d9a:	601a      	str	r2, [r3, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 8007d9c:	4b25      	ldr	r3, [pc, #148]	; (8007e34 <canopen_app_process+0xd4>)
 8007d9e:	6818      	ldr	r0, [r3, #0]
 8007da0:	1cfc      	adds	r4, r7, #3
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	2300      	movs	r3, #0
 8007da6:	2100      	movs	r1, #0
 8007da8:	f7ff fc96 	bl	80076d8 <CO_process>
 8007dac:	0003      	movs	r3, r0
 8007dae:	7023      	strb	r3, [r4, #0]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 8007db0:	4b20      	ldr	r3, [pc, #128]	; (8007e34 <canopen_app_process+0xd4>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db6:	7a5a      	ldrb	r2, [r3, #9]
 8007db8:	4b1f      	ldr	r3, [pc, #124]	; (8007e38 <canopen_app_process+0xd8>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	09d2      	lsrs	r2, r2, #7
 8007dbe:	b2d2      	uxtb	r2, r2
 8007dc0:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 8007dc2:	4b1c      	ldr	r3, [pc, #112]	; (8007e34 <canopen_app_process+0xd4>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc8:	7a9a      	ldrb	r2, [r3, #10]
 8007dca:	4b1b      	ldr	r3, [pc, #108]	; (8007e38 <canopen_app_process+0xd8>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	09d2      	lsrs	r2, r2, #7
 8007dd0:	b2d2      	uxtb	r2, r2
 8007dd2:	741a      	strb	r2, [r3, #16]

        if (reset_status == CO_RESET_COMM) {
 8007dd4:	1cfb      	adds	r3, r7, #3
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d119      	bne.n	8007e10 <canopen_app_process+0xb0>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 8007ddc:	4b16      	ldr	r3, [pc, #88]	; (8007e38 <canopen_app_process+0xd8>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	0018      	movs	r0, r3
 8007de4:	f005 f9c4 	bl	800d170 <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007de8:	4b13      	ldr	r3, [pc, #76]	; (8007e38 <canopen_app_process+0xd8>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	0018      	movs	r0, r3
 8007dee:	f000 f86d 	bl	8007ecc <CO_CANsetConfigurationMode>
            CO_delete(CO);
 8007df2:	4b10      	ldr	r3, [pc, #64]	; (8007e34 <canopen_app_process+0xd4>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	0018      	movs	r0, r3
 8007df8:	f7ff f8e6 	bl	8006fc8 <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 8007dfc:	4b0f      	ldr	r3, [pc, #60]	; (8007e3c <canopen_app_process+0xdc>)
 8007dfe:	0018      	movs	r0, r3
 8007e00:	f009 ff4a 	bl	8011c98 <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 8007e04:	4b0c      	ldr	r3, [pc, #48]	; (8007e38 <canopen_app_process+0xd8>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	0018      	movs	r0, r3
 8007e0a:	f7ff fe3f 	bl	8007a8c <canopen_app_init>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 8007e0e:	e009      	b.n	8007e24 <canopen_app_process+0xc4>
        } else if (reset_status == CO_RESET_APP) {
 8007e10:	1cfb      	adds	r3, r7, #3
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d105      	bne.n	8007e24 <canopen_app_process+0xc4>
            log_printf("CANopenNode Device Reset\n");
 8007e18:	4b09      	ldr	r3, [pc, #36]	; (8007e40 <canopen_app_process+0xe0>)
 8007e1a:	0018      	movs	r0, r3
 8007e1c:	f009 ff3c 	bl	8011c98 <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 8007e20:	f002 feb3 	bl	800ab8a <HAL_NVIC_SystemReset>
}
 8007e24:	46c0      	nop			; (mov r8, r8)
 8007e26:	46bd      	mov	sp, r7
 8007e28:	b003      	add	sp, #12
 8007e2a:	bd90      	pop	{r4, r7, pc}
 8007e2c:	20005530 	.word	0x20005530
 8007e30:	20005524 	.word	0x20005524
 8007e34:	20000594 	.word	0x20000594
 8007e38:	20005528 	.word	0x20005528
 8007e3c:	0801286c 	.word	0x0801286c
 8007e40:	08012894 	.word	0x08012894

08007e44 <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 8007e4a:	4b1f      	ldr	r3, [pc, #124]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e50:	f3ef 8210 	mrs	r2, PRIMASK
 8007e54:	607a      	str	r2, [r7, #4]
  return(result);
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8007e5a:	b672      	cpsid	i
}
 8007e5c:	46c0      	nop			; (mov r8, r8)
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 8007e5e:	4b1a      	ldr	r3, [pc, #104]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d121      	bne.n	8007eac <canopen_app_interrupt+0x68>
 8007e68:	4b17      	ldr	r3, [pc, #92]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	695b      	ldr	r3, [r3, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d01b      	beq.n	8007eac <canopen_app_interrupt+0x68>
        bool_t syncWas = false;
 8007e74:	2300      	movs	r3, #0
 8007e76:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 8007e78:	23fa      	movs	r3, #250	; 0xfa
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 8007e7e:	4b12      	ldr	r3, [pc, #72]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	68b9      	ldr	r1, [r7, #8]
 8007e84:	2200      	movs	r2, #0
 8007e86:	0018      	movs	r0, r3
 8007e88:	f7ff fd32 	bl	80078f0 <CO_process_SYNC>
 8007e8c:	0003      	movs	r3, r0
 8007e8e:	60fb      	str	r3, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 8007e90:	4b0d      	ldr	r3, [pc, #52]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007e92:	6818      	ldr	r0, [r3, #0]
 8007e94:	68ba      	ldr	r2, [r7, #8]
 8007e96:	68f9      	ldr	r1, [r7, #12]
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f7ff fd71 	bl	8007980 <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 8007e9e:	4b0a      	ldr	r3, [pc, #40]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	68f9      	ldr	r1, [r7, #12]
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	f7ff fdaf 	bl	8007a0a <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 8007eac:	4b06      	ldr	r3, [pc, #24]	; (8007ec8 <canopen_app_interrupt+0x84>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eb4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	f383 8810 	msr	PRIMASK, r3
}
 8007ebc:	46c0      	nop			; (mov r8, r8)
}
 8007ebe:	46c0      	nop			; (mov r8, r8)
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	b004      	add	sp, #16
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	46c0      	nop			; (mov r8, r8)
 8007ec8:	20000594 	.word	0x20000594

08007ecc <CO_CANsetConfigurationMode>:
#define CANID_MASK 0x07FF /*!< CAN standard ID mask */
#define FLAG_RTR   0x8000 /*!< RTR flag, part of identifier */

/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d004      	beq.n	8007ee4 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	0018      	movs	r0, r3
 8007ee0:	f003 f814 	bl	800af0c <HAL_FDCAN_Stop>
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#endif
    }
}
 8007ee4:	46c0      	nop			; (mov r8, r8)
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	b002      	add	sp, #8
 8007eea:	bd80      	pop	{r7, pc}

08007eec <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00a      	beq.n	8007f12 <CO_CANsetNormalMode+0x26>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	0018      	movs	r0, r3
 8007f04:	f002 ffdc 	bl	800aec0 <HAL_FDCAN_Start>
 8007f08:	1e03      	subs	r3, r0, #0
 8007f0a:	d102      	bne.n	8007f12 <CO_CANsetNormalMode+0x26>
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#endif
        {
            CANmodule->CANnormal = true;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	615a      	str	r2, [r3, #20]
        }
    }
}
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	46bd      	mov	sp, r7
 8007f16:	b002      	add	sp, #8
 8007f18:	bd80      	pop	{r7, pc}
	...

08007f1c <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b088      	sub	sp, #32
 8007f20:	af02      	add	r7, sp, #8
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	001a      	movs	r2, r3
 8007f2a:	1cbb      	adds	r3, r7, #2
 8007f2c:	801a      	strh	r2, [r3, #0]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d005      	beq.n	8007f40 <CO_CANmodule_init+0x24>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d002      	beq.n	8007f40 <CO_CANmodule_init+0x24>
 8007f3a:	6a3b      	ldr	r3, [r7, #32]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d102      	bne.n	8007f46 <CO_CANmodule_init+0x2a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007f40:	2301      	movs	r3, #1
 8007f42:	425b      	negs	r3, r3
 8007f44:	e0a5      	b.n	8008092 <CO_CANmodule_init+0x176>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	68ba      	ldr	r2, [r7, #8]
 8007f4a:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 8007f4c:	4b53      	ldr	r3, [pc, #332]	; (800809c <CO_CANmodule_init+0x180>)
 8007f4e:	68fa      	ldr	r2, [r7, #12]
 8007f50:	601a      	str	r2, [r3, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	1cba      	adds	r2, r7, #2
 8007f5c:	8812      	ldrh	r2, [r2, #0]
 8007f5e:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6a3a      	ldr	r2, [r7, #32]
 8007f64:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2224      	movs	r2, #36	; 0x24
 8007f6a:	18ba      	adds	r2, r7, r2
 8007f6c:	8812      	ldrh	r2, [r2, #0]
 8007f6e:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2200      	movs	r2, #0
 8007f86:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	849a      	strh	r2, [r3, #36]	; 0x24
    CANmodule->errOld = 0U;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2200      	movs	r2, #0
 8007f98:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 8007f9a:	2316      	movs	r3, #22
 8007f9c:	18fb      	adds	r3, r7, r3
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	801a      	strh	r2, [r3, #0]
 8007fa2:	e032      	b.n	800800a <CO_CANmodule_init+0xee>
        rxArray[i].ident = 0U;
 8007fa4:	2116      	movs	r1, #22
 8007fa6:	187b      	adds	r3, r7, r1
 8007fa8:	881a      	ldrh	r2, [r3, #0]
 8007faa:	0013      	movs	r3, r2
 8007fac:	005b      	lsls	r3, r3, #1
 8007fae:	189b      	adds	r3, r3, r2
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	001a      	movs	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	189b      	adds	r3, r3, r2
 8007fb8:	2200      	movs	r2, #0
 8007fba:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 8007fbc:	187b      	adds	r3, r7, r1
 8007fbe:	881a      	ldrh	r2, [r3, #0]
 8007fc0:	0013      	movs	r3, r2
 8007fc2:	005b      	lsls	r3, r3, #1
 8007fc4:	189b      	adds	r3, r3, r2
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	001a      	movs	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	189b      	adds	r3, r3, r2
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4252      	negs	r2, r2
 8007fd2:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 8007fd4:	187b      	adds	r3, r7, r1
 8007fd6:	881a      	ldrh	r2, [r3, #0]
 8007fd8:	0013      	movs	r3, r2
 8007fda:	005b      	lsls	r3, r3, #1
 8007fdc:	189b      	adds	r3, r3, r2
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	001a      	movs	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	189b      	adds	r3, r3, r2
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 8007fea:	187b      	adds	r3, r7, r1
 8007fec:	881a      	ldrh	r2, [r3, #0]
 8007fee:	0013      	movs	r3, r2
 8007ff0:	005b      	lsls	r3, r3, #1
 8007ff2:	189b      	adds	r3, r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	001a      	movs	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	189b      	adds	r3, r3, r2
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 8008000:	187b      	adds	r3, r7, r1
 8008002:	881a      	ldrh	r2, [r3, #0]
 8008004:	187b      	adds	r3, r7, r1
 8008006:	3201      	adds	r2, #1
 8008008:	801a      	strh	r2, [r3, #0]
 800800a:	2316      	movs	r3, #22
 800800c:	18fa      	adds	r2, r7, r3
 800800e:	1cbb      	adds	r3, r7, #2
 8008010:	8812      	ldrh	r2, [r2, #0]
 8008012:	881b      	ldrh	r3, [r3, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d3c5      	bcc.n	8007fa4 <CO_CANmodule_init+0x88>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 8008018:	2314      	movs	r3, #20
 800801a:	18fb      	adds	r3, r7, r3
 800801c:	2200      	movs	r2, #0
 800801e:	801a      	strh	r2, [r3, #0]
 8008020:	e010      	b.n	8008044 <CO_CANmodule_init+0x128>
        txArray[i].bufferFull = false;
 8008022:	2114      	movs	r1, #20
 8008024:	187b      	adds	r3, r7, r1
 8008026:	881a      	ldrh	r2, [r3, #0]
 8008028:	0013      	movs	r3, r2
 800802a:	005b      	lsls	r3, r3, #1
 800802c:	189b      	adds	r3, r3, r2
 800802e:	00db      	lsls	r3, r3, #3
 8008030:	001a      	movs	r2, r3
 8008032:	6a3b      	ldr	r3, [r7, #32]
 8008034:	189b      	adds	r3, r3, r2
 8008036:	2200      	movs	r2, #0
 8008038:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 800803a:	187b      	adds	r3, r7, r1
 800803c:	881a      	ldrh	r2, [r3, #0]
 800803e:	187b      	adds	r3, r7, r1
 8008040:	3201      	adds	r2, #1
 8008042:	801a      	strh	r2, [r3, #0]
 8008044:	2314      	movs	r3, #20
 8008046:	18fa      	adds	r2, r7, r3
 8008048:	2324      	movs	r3, #36	; 0x24
 800804a:	18fb      	adds	r3, r7, r3
 800804c:	8812      	ldrh	r2, [r2, #0]
 800804e:	881b      	ldrh	r3, [r3, #0]
 8008050:	429a      	cmp	r2, r3
 8008052:	d3e6      	bcc.n	8008022 <CO_CANmodule_init+0x106>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	4798      	blx	r3
     * Accept non-matching standard ID messages
     * Reject non-matching extended ID messages
     */

#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ConfigGlobalFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_REJECT,
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	6898      	ldr	r0, [r3, #8]
 800805e:	2300      	movs	r3, #0
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	2300      	movs	r3, #0
 8008064:	2202      	movs	r2, #2
 8008066:	2100      	movs	r1, #0
 8008068:	f002 fefa 	bl	800ae60 <HAL_FDCAN_ConfigGlobalFilter>
 800806c:	1e03      	subs	r3, r0, #0
 800806e:	d002      	beq.n	8008076 <CO_CANmodule_init+0x15a>
                                     FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8008070:	2301      	movs	r3, #1
 8008072:	425b      	negs	r3, r3
 8008074:	e00d      	b.n	8008092 <CO_CANmodule_init+0x176>
    }
#endif
    /* Enable notifications */
    /* Activate the CAN notification interrupts */
#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle,
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	2201      	movs	r2, #1
 800807c:	4252      	negs	r2, r2
 800807e:	4908      	ldr	r1, [pc, #32]	; (80080a0 <CO_CANmodule_init+0x184>)
 8008080:	0018      	movs	r0, r3
 8008082:	f003 f8e7 	bl	800b254 <HAL_FDCAN_ActivateNotification>
 8008086:	1e03      	subs	r3, r0, #0
 8008088:	d002      	beq.n	8008090 <CO_CANmodule_init+0x174>
                                           | FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_FIFO_EMPTY | FDCAN_IT_BUS_OFF
                                           | FDCAN_IT_ARB_PROTOCOL_ERROR | FDCAN_IT_DATA_PROTOCOL_ERROR
                                           | FDCAN_IT_ERROR_PASSIVE | FDCAN_IT_ERROR_WARNING,
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800808a:	2301      	movs	r3, #1
 800808c:	425b      	negs	r3, r3
 800808e:	e000      	b.n	8008092 <CO_CANmodule_init+0x176>
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8008090:	2300      	movs	r3, #0
}
 8008092:	0018      	movs	r0, r3
 8008094:	46bd      	mov	sp, r7
 8008096:	b006      	add	sp, #24
 8008098:	bd80      	pop	{r7, pc}
 800809a:	46c0      	nop			; (mov r8, r8)
 800809c:	20000598 	.word	0x20000598
 80080a0:	006e0289 	.word	0x006e0289

080080a4 <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d009      	beq.n	80080c6 <CO_CANmodule_disable+0x22>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d005      	beq.n	80080c6 <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	0018      	movs	r0, r3
 80080c2:	f002 ff23 	bl	800af0c <HAL_FDCAN_Stop>

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
#endif
    }
}
 80080c6:	46c0      	nop			; (mov r8, r8)
 80080c8:	46bd      	mov	sp, r7
 80080ca:	b002      	add	sp, #8
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 80080d0:	b5b0      	push	{r4, r5, r7, lr}
 80080d2:	b086      	sub	sp, #24
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	000c      	movs	r4, r1
 80080da:	0010      	movs	r0, r2
 80080dc:	0019      	movs	r1, r3
 80080de:	250a      	movs	r5, #10
 80080e0:	197b      	adds	r3, r7, r5
 80080e2:	1c22      	adds	r2, r4, #0
 80080e4:	801a      	strh	r2, [r3, #0]
 80080e6:	2408      	movs	r4, #8
 80080e8:	193b      	adds	r3, r7, r4
 80080ea:	1c02      	adds	r2, r0, #0
 80080ec:	801a      	strh	r2, [r3, #0]
 80080ee:	1dbb      	adds	r3, r7, #6
 80080f0:	1c0a      	adds	r2, r1, #0
 80080f2:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80080f4:	2317      	movs	r3, #23
 80080f6:	18fb      	adds	r3, r7, r3
 80080f8:	2200      	movs	r2, #0
 80080fa:	701a      	strb	r2, [r3, #0]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d03e      	beq.n	8008180 <CO_CANrxBufferInit+0xb0>
 8008102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008104:	2b00      	cmp	r3, #0
 8008106:	d03b      	beq.n	8008180 <CO_CANrxBufferInit+0xb0>
 8008108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810a:	2b00      	cmp	r3, #0
 800810c:	d038      	beq.n	8008180 <CO_CANrxBufferInit+0xb0>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	891b      	ldrh	r3, [r3, #8]
 8008112:	197a      	adds	r2, r7, r5
 8008114:	8812      	ldrh	r2, [r2, #0]
 8008116:	429a      	cmp	r2, r3
 8008118:	d232      	bcs.n	8008180 <CO_CANrxBufferInit+0xb0>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6859      	ldr	r1, [r3, #4]
 800811e:	197b      	adds	r3, r7, r5
 8008120:	881a      	ldrh	r2, [r3, #0]
 8008122:	0013      	movs	r3, r2
 8008124:	005b      	lsls	r3, r3, #1
 8008126:	189b      	adds	r3, r3, r2
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	18cb      	adds	r3, r1, r3
 800812c:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008132:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008138:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 800813a:	193b      	adds	r3, r7, r4
 800813c:	2200      	movs	r2, #0
 800813e:	5e9b      	ldrsh	r3, [r3, r2]
 8008140:	055b      	lsls	r3, r3, #21
 8008142:	0d5b      	lsrs	r3, r3, #21
 8008144:	b21a      	sxth	r2, r3
 8008146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008148:	2b00      	cmp	r3, #0
 800814a:	d001      	beq.n	8008150 <CO_CANrxBufferInit+0x80>
 800814c:	4b13      	ldr	r3, [pc, #76]	; (800819c <CO_CANrxBufferInit+0xcc>)
 800814e:	e000      	b.n	8008152 <CO_CANrxBufferInit+0x82>
 8008150:	2300      	movs	r3, #0
 8008152:	4313      	orrs	r3, r2
 8008154:	b21b      	sxth	r3, r3
 8008156:	b29a      	uxth	r2, r3
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 800815c:	1dbb      	adds	r3, r7, #6
 800815e:	2200      	movs	r2, #0
 8008160:	5e9b      	ldrsh	r3, [r3, r2]
 8008162:	055b      	lsls	r3, r3, #21
 8008164:	0d5b      	lsrs	r3, r3, #21
 8008166:	b21b      	sxth	r3, r3
 8008168:	4a0c      	ldr	r2, [pc, #48]	; (800819c <CO_CANrxBufferInit+0xcc>)
 800816a:	4313      	orrs	r3, r2
 800816c:	b21b      	sxth	r3, r3
 800816e:	b29a      	uxth	r2, r3
 8008170:	693b      	ldr	r3, [r7, #16]
 8008172:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d006      	beq.n	800818a <CO_CANrxBufferInit+0xba>
            __NOP();
 800817c:	46c0      	nop			; (mov r8, r8)
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800817e:	e004      	b.n	800818a <CO_CANrxBufferInit+0xba>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8008180:	2317      	movs	r3, #23
 8008182:	18fb      	adds	r3, r7, r3
 8008184:	22ff      	movs	r2, #255	; 0xff
 8008186:	701a      	strb	r2, [r3, #0]
 8008188:	e000      	b.n	800818c <CO_CANrxBufferInit+0xbc>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800818a:	46c0      	nop			; (mov r8, r8)
    }

    return ret;
 800818c:	2317      	movs	r3, #23
 800818e:	18fb      	adds	r3, r7, r3
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	b25b      	sxtb	r3, r3
}
 8008194:	0018      	movs	r0, r3
 8008196:	46bd      	mov	sp, r7
 8008198:	b006      	add	sp, #24
 800819a:	bdb0      	pop	{r4, r5, r7, pc}
 800819c:	ffff8000 	.word	0xffff8000

080081a0 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 80081a0:	b590      	push	{r4, r7, lr}
 80081a2:	b087      	sub	sp, #28
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	0008      	movs	r0, r1
 80081aa:	0011      	movs	r1, r2
 80081ac:	607b      	str	r3, [r7, #4]
 80081ae:	240a      	movs	r4, #10
 80081b0:	193b      	adds	r3, r7, r4
 80081b2:	1c02      	adds	r2, r0, #0
 80081b4:	801a      	strh	r2, [r3, #0]
 80081b6:	2008      	movs	r0, #8
 80081b8:	183b      	adds	r3, r7, r0
 80081ba:	1c0a      	adds	r2, r1, #0
 80081bc:	801a      	strh	r2, [r3, #0]
    CO_CANtx_t* buffer = NULL;
 80081be:	2300      	movs	r3, #0
 80081c0:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d02b      	beq.n	8008220 <CO_CANtxBufferInit+0x80>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	8a1b      	ldrh	r3, [r3, #16]
 80081cc:	193a      	adds	r2, r7, r4
 80081ce:	8812      	ldrh	r2, [r2, #0]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d225      	bcs.n	8008220 <CO_CANtxBufferInit+0x80>
        buffer = &CANmodule->txArray[index];
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	68d9      	ldr	r1, [r3, #12]
 80081d8:	193b      	adds	r3, r7, r4
 80081da:	881a      	ldrh	r2, [r3, #0]
 80081dc:	0013      	movs	r3, r2
 80081de:	005b      	lsls	r3, r3, #1
 80081e0:	189b      	adds	r3, r3, r2
 80081e2:	00db      	lsls	r3, r3, #3
 80081e4:	18cb      	adds	r3, r1, r3
 80081e6:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 80081e8:	183b      	adds	r3, r7, r0
 80081ea:	881b      	ldrh	r3, [r3, #0]
 80081ec:	055b      	lsls	r3, r3, #21
 80081ee:	0d5a      	lsrs	r2, r3, #21
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d002      	beq.n	80081fc <CO_CANtxBufferInit+0x5c>
 80081f6:	2380      	movs	r3, #128	; 0x80
 80081f8:	021b      	lsls	r3, r3, #8
 80081fa:	e000      	b.n	80081fe <CO_CANtxBufferInit+0x5e>
 80081fc:	2300      	movs	r3, #0
 80081fe:	431a      	orrs	r2, r3
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	2320      	movs	r3, #32
 8008208:	2108      	movs	r1, #8
 800820a:	468c      	mov	ip, r1
 800820c:	44bc      	add	ip, r7
 800820e:	4463      	add	r3, ip
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	7113      	strb	r3, [r2, #4]
        buffer->bufferFull = false;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	2200      	movs	r2, #0
 8008218:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800821e:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 8008220:	697b      	ldr	r3, [r7, #20]
}
 8008222:	0018      	movs	r0, r3
 8008224:	46bd      	mov	sp, r7
 8008226:	b007      	add	sp, #28
 8008228:	bd90      	pop	{r4, r7, pc}
	...

0800822c <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 8008236:	230f      	movs	r3, #15
 8008238:	18fb      	adds	r3, r7, r3
 800823a:	2200      	movs	r2, #0
 800823c:	701a      	strb	r2, [r3, #0]

    /* Check if TX FIFO is ready to accept more messages */
#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_TxHeaderTypeDef tx_hdr;
    if (HAL_FDCAN_GetTxFifoFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	0018      	movs	r0, r3
 8008246:	f002 fff5 	bl	800b234 <HAL_FDCAN_GetTxFifoFreeLevel>
 800824a:	1e03      	subs	r3, r0, #0
 800824c:	d065      	beq.n	800831a <prv_send_can_message+0xee>
        /*
         * RTR flag is part of identifier value
         * hence it needs to be properly decoded
         */
        tx_hdr.Identifier = buffer->ident & CANID_MASK;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	055b      	lsls	r3, r3, #21
 8008254:	0d5a      	lsrs	r2, r3, #21
 8008256:	4b34      	ldr	r3, [pc, #208]	; (8008328 <prv_send_can_message+0xfc>)
 8008258:	601a      	str	r2, [r3, #0]
        tx_hdr.TxFrameType = (buffer->ident & FLAG_RTR) ? FDCAN_REMOTE_FRAME : FDCAN_DATA_FRAME;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	039a      	lsls	r2, r3, #14
 8008260:	2380      	movs	r3, #128	; 0x80
 8008262:	059b      	lsls	r3, r3, #22
 8008264:	401a      	ands	r2, r3
 8008266:	4b30      	ldr	r3, [pc, #192]	; (8008328 <prv_send_can_message+0xfc>)
 8008268:	609a      	str	r2, [r3, #8]
        tx_hdr.IdType = FDCAN_STANDARD_ID;
 800826a:	4b2f      	ldr	r3, [pc, #188]	; (8008328 <prv_send_can_message+0xfc>)
 800826c:	2200      	movs	r2, #0
 800826e:	605a      	str	r2, [r3, #4]
        tx_hdr.FDFormat = FDCAN_CLASSIC_CAN;
 8008270:	4b2d      	ldr	r3, [pc, #180]	; (8008328 <prv_send_can_message+0xfc>)
 8008272:	2200      	movs	r2, #0
 8008274:	619a      	str	r2, [r3, #24]
        tx_hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8008276:	4b2c      	ldr	r3, [pc, #176]	; (8008328 <prv_send_can_message+0xfc>)
 8008278:	2200      	movs	r2, #0
 800827a:	615a      	str	r2, [r3, #20]
        tx_hdr.MessageMarker = 0;
 800827c:	4b2a      	ldr	r3, [pc, #168]	; (8008328 <prv_send_can_message+0xfc>)
 800827e:	2200      	movs	r2, #0
 8008280:	621a      	str	r2, [r3, #32]
        tx_hdr.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8008282:	4b29      	ldr	r3, [pc, #164]	; (8008328 <prv_send_can_message+0xfc>)
 8008284:	2200      	movs	r2, #0
 8008286:	611a      	str	r2, [r3, #16]
        tx_hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8008288:	4b27      	ldr	r3, [pc, #156]	; (8008328 <prv_send_can_message+0xfc>)
 800828a:	2200      	movs	r2, #0
 800828c:	61da      	str	r2, [r3, #28]

        switch (buffer->DLC) {
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	791b      	ldrb	r3, [r3, #4]
 8008292:	2b08      	cmp	r3, #8
 8008294:	d830      	bhi.n	80082f8 <prv_send_can_message+0xcc>
 8008296:	009a      	lsls	r2, r3, #2
 8008298:	4b24      	ldr	r3, [pc, #144]	; (800832c <prv_send_can_message+0x100>)
 800829a:	18d3      	adds	r3, r2, r3
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	469f      	mov	pc, r3
            case 0:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_0;
 80082a0:	4b21      	ldr	r3, [pc, #132]	; (8008328 <prv_send_can_message+0xfc>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	60da      	str	r2, [r3, #12]
                break;
 80082a6:	e028      	b.n	80082fa <prv_send_can_message+0xce>
            case 1:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_1;
 80082a8:	4b1f      	ldr	r3, [pc, #124]	; (8008328 <prv_send_can_message+0xfc>)
 80082aa:	2280      	movs	r2, #128	; 0x80
 80082ac:	0252      	lsls	r2, r2, #9
 80082ae:	60da      	str	r2, [r3, #12]
                break;
 80082b0:	e023      	b.n	80082fa <prv_send_can_message+0xce>
            case 2:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_2;
 80082b2:	4b1d      	ldr	r3, [pc, #116]	; (8008328 <prv_send_can_message+0xfc>)
 80082b4:	2280      	movs	r2, #128	; 0x80
 80082b6:	0292      	lsls	r2, r2, #10
 80082b8:	60da      	str	r2, [r3, #12]
                break;
 80082ba:	e01e      	b.n	80082fa <prv_send_can_message+0xce>
            case 3:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_3;
 80082bc:	4b1a      	ldr	r3, [pc, #104]	; (8008328 <prv_send_can_message+0xfc>)
 80082be:	22c0      	movs	r2, #192	; 0xc0
 80082c0:	0292      	lsls	r2, r2, #10
 80082c2:	60da      	str	r2, [r3, #12]
                break;
 80082c4:	e019      	b.n	80082fa <prv_send_can_message+0xce>
            case 4:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_4;
 80082c6:	4b18      	ldr	r3, [pc, #96]	; (8008328 <prv_send_can_message+0xfc>)
 80082c8:	2280      	movs	r2, #128	; 0x80
 80082ca:	02d2      	lsls	r2, r2, #11
 80082cc:	60da      	str	r2, [r3, #12]
                break;
 80082ce:	e014      	b.n	80082fa <prv_send_can_message+0xce>
            case 5:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_5;
 80082d0:	4b15      	ldr	r3, [pc, #84]	; (8008328 <prv_send_can_message+0xfc>)
 80082d2:	22a0      	movs	r2, #160	; 0xa0
 80082d4:	02d2      	lsls	r2, r2, #11
 80082d6:	60da      	str	r2, [r3, #12]
                break;
 80082d8:	e00f      	b.n	80082fa <prv_send_can_message+0xce>
            case 6:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_6;
 80082da:	4b13      	ldr	r3, [pc, #76]	; (8008328 <prv_send_can_message+0xfc>)
 80082dc:	22c0      	movs	r2, #192	; 0xc0
 80082de:	02d2      	lsls	r2, r2, #11
 80082e0:	60da      	str	r2, [r3, #12]
                break;
 80082e2:	e00a      	b.n	80082fa <prv_send_can_message+0xce>
            case 7:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_7;
 80082e4:	4b10      	ldr	r3, [pc, #64]	; (8008328 <prv_send_can_message+0xfc>)
 80082e6:	22e0      	movs	r2, #224	; 0xe0
 80082e8:	02d2      	lsls	r2, r2, #11
 80082ea:	60da      	str	r2, [r3, #12]
                break;
 80082ec:	e005      	b.n	80082fa <prv_send_can_message+0xce>
            case 8:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_8;
 80082ee:	4b0e      	ldr	r3, [pc, #56]	; (8008328 <prv_send_can_message+0xfc>)
 80082f0:	2280      	movs	r2, #128	; 0x80
 80082f2:	0312      	lsls	r2, r2, #12
 80082f4:	60da      	str	r2, [r3, #12]
                break;
 80082f6:	e000      	b.n	80082fa <prv_send_can_message+0xce>
            default: /* Hard error... */
                break;
 80082f8:	46c0      	nop			; (mov r8, r8)
        }

        /* Now add message to FIFO. Should not fail */
        success =
            HAL_FDCAN_AddMessageToTxFifoQ(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6898      	ldr	r0, [r3, #8]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	1d5a      	adds	r2, r3, #5
 8008304:	4b08      	ldr	r3, [pc, #32]	; (8008328 <prv_send_can_message+0xfc>)
 8008306:	0019      	movs	r1, r3
 8008308:	f002 fe6d 	bl	800afe6 <HAL_FDCAN_AddMessageToTxFifoQ>
 800830c:	0003      	movs	r3, r0
            == HAL_OK;
 800830e:	425a      	negs	r2, r3
 8008310:	4153      	adcs	r3, r2
 8008312:	b2da      	uxtb	r2, r3
        success =
 8008314:	230f      	movs	r3, #15
 8008316:	18fb      	adds	r3, r7, r3
 8008318:	701a      	strb	r2, [r3, #0]
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
                                       &TxMailboxNum)
                  == HAL_OK;
    }
#endif
    return success;
 800831a:	230f      	movs	r3, #15
 800831c:	18fb      	adds	r3, r7, r3
 800831e:	781b      	ldrb	r3, [r3, #0]
}
 8008320:	0018      	movs	r0, r3
 8008322:	46bd      	mov	sp, r7
 8008324:	b004      	add	sp, #16
 8008326:	bd80      	pop	{r7, pc}
 8008328:	2000059c 	.word	0x2000059c
 800832c:	08012c04 	.word	0x08012c04

08008330 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 8008330:	b580      	push	{r7, lr}
 8008332:	b086      	sub	sp, #24
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 800833a:	2317      	movs	r3, #23
 800833c:	18fb      	adds	r3, r7, r3
 800833e:	2200      	movs	r2, #0
 8008340:	701a      	strb	r2, [r3, #0]

    /* Verify overflow */
    if (buffer->bufferFull) {
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00e      	beq.n	8008368 <CO_CANsend+0x38>
        if (!CANmodule->firstCANtxMessage) {
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a1b      	ldr	r3, [r3, #32]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d106      	bne.n	8008360 <CO_CANsend+0x30>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	8a5b      	ldrh	r3, [r3, #18]
 8008356:	2208      	movs	r2, #8
 8008358:	4313      	orrs	r3, r2
 800835a:	b29a      	uxth	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8008360:	2317      	movs	r3, #23
 8008362:	18fb      	adds	r3, r7, r3
 8008364:	22f7      	movs	r2, #247	; 0xf7
 8008366:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008368:	f3ef 8310 	mrs	r3, PRIMASK
 800836c:	613b      	str	r3, [r7, #16]
  return(result);
 800836e:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8008374:	b672      	cpsid	i
}
 8008376:	46c0      	nop			; (mov r8, r8)
    if (prv_send_can_message(CANmodule, buffer)) {
 8008378:	683a      	ldr	r2, [r7, #0]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	0011      	movs	r1, r2
 800837e:	0018      	movs	r0, r3
 8008380:	f7ff ff54 	bl	800822c <prv_send_can_message>
 8008384:	1e03      	subs	r3, r0, #0
 8008386:	d004      	beq.n	8008392 <CO_CANsend+0x62>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	695a      	ldr	r2, [r3, #20]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	61da      	str	r2, [r3, #28]
 8008390:	e00d      	b.n	80083ae <CO_CANsend+0x7e>
    } else {
        /* Only increment count if buffer wasn't already full */
        if (!buffer->bufferFull) {
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d109      	bne.n	80083ae <CO_CANsend+0x7e>
            buffer->bufferFull = true;
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2201      	movs	r2, #1
 800839e:	611a      	str	r2, [r3, #16]
            CANmodule->CANtxCount++;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	3301      	adds	r3, #1
 80083a8:	b29a      	uxth	r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	849a      	strh	r2, [r3, #36]	; 0x24
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f383 8810 	msr	PRIMASK, r3
}
 80083ba:	46c0      	nop			; (mov r8, r8)

    return err;
 80083bc:	2317      	movs	r3, #23
 80083be:	18fb      	adds	r3, r7, r3
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	b25b      	sxtb	r3, r3
}
 80083c4:	0018      	movs	r0, r3
 80083c6:	46bd      	mov	sp, r7
 80083c8:	b006      	add	sp, #24
 80083ca:	bd80      	pop	{r7, pc}

080083cc <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083d8:	f3ef 8310 	mrs	r3, PRIMASK
 80083dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80083de:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80083e4:	b672      	cpsid	i
}
 80083e6:	46c0      	nop			; (mov r8, r8)
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 80083f6:	2301      	movs	r3, #1
 80083f8:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80083fe:	b29b      	uxth	r3, r3
 8008400:	2b00      	cmp	r3, #0
 8008402:	d03d      	beq.n	8008480 <CO_CANclearPendingSyncPDOs+0xb4>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8008404:	2312      	movs	r3, #18
 8008406:	18fb      	adds	r3, r7, r3
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	8a12      	ldrh	r2, [r2, #16]
 800840c:	801a      	strh	r2, [r3, #0]
 800840e:	e032      	b.n	8008476 <CO_CANclearPendingSyncPDOs+0xaa>
            if (CANmodule->txArray[i].bufferFull) {
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	68d9      	ldr	r1, [r3, #12]
 8008414:	2012      	movs	r0, #18
 8008416:	183b      	adds	r3, r7, r0
 8008418:	881a      	ldrh	r2, [r3, #0]
 800841a:	0013      	movs	r3, r2
 800841c:	005b      	lsls	r3, r3, #1
 800841e:	189b      	adds	r3, r3, r2
 8008420:	00db      	lsls	r3, r3, #3
 8008422:	18cb      	adds	r3, r1, r3
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d01f      	beq.n	800846a <CO_CANclearPendingSyncPDOs+0x9e>
                if (CANmodule->txArray[i].syncFlag) {
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68d9      	ldr	r1, [r3, #12]
 800842e:	183b      	adds	r3, r7, r0
 8008430:	881a      	ldrh	r2, [r3, #0]
 8008432:	0013      	movs	r3, r2
 8008434:	005b      	lsls	r3, r3, #1
 8008436:	189b      	adds	r3, r3, r2
 8008438:	00db      	lsls	r3, r3, #3
 800843a:	18cb      	adds	r3, r1, r3
 800843c:	695b      	ldr	r3, [r3, #20]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d013      	beq.n	800846a <CO_CANclearPendingSyncPDOs+0x9e>
                    CANmodule->txArray[i].bufferFull = false;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	68d9      	ldr	r1, [r3, #12]
 8008446:	183b      	adds	r3, r7, r0
 8008448:	881a      	ldrh	r2, [r3, #0]
 800844a:	0013      	movs	r3, r2
 800844c:	005b      	lsls	r3, r3, #1
 800844e:	189b      	adds	r3, r3, r2
 8008450:	00db      	lsls	r3, r3, #3
 8008452:	18cb      	adds	r3, r1, r3
 8008454:	2200      	movs	r2, #0
 8008456:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800845c:	b29b      	uxth	r3, r3
 800845e:	3b01      	subs	r3, #1
 8008460:	b29a      	uxth	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	849a      	strh	r2, [r3, #36]	; 0x24
                    tpdoDeleted = 2U;
 8008466:	2302      	movs	r3, #2
 8008468:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 800846a:	2212      	movs	r2, #18
 800846c:	18bb      	adds	r3, r7, r2
 800846e:	18ba      	adds	r2, r7, r2
 8008470:	8812      	ldrh	r2, [r2, #0]
 8008472:	3a01      	subs	r2, #1
 8008474:	801a      	strh	r2, [r3, #0]
 8008476:	2312      	movs	r3, #18
 8008478:	18fb      	adds	r3, r7, r3
 800847a:	881b      	ldrh	r3, [r3, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1c7      	bne.n	8008410 <CO_CANclearPendingSyncPDOs+0x44>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008484:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	f383 8810 	msr	PRIMASK, r3
}
 800848c:	46c0      	nop			; (mov r8, r8)
    if (tpdoDeleted) {
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d006      	beq.n	80084a2 <CO_CANclearPendingSyncPDOs+0xd6>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	8a5b      	ldrh	r3, [r3, #18]
 8008498:	2280      	movs	r2, #128	; 0x80
 800849a:	4313      	orrs	r3, r2
 800849c:	b29a      	uxth	r2, r3
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	825a      	strh	r2, [r3, #18]
    }
}
 80084a2:	46c0      	nop			; (mov r8, r8)
 80084a4:	46bd      	mov	sp, r7
 80084a6:	b006      	add	sp, #24
 80084a8:	bd80      	pop	{r7, pc}
	...

080084ac <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b084      	sub	sp, #16
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 80084b4:	2300      	movs	r3, #0
 80084b6:	60bb      	str	r3, [r7, #8]
    // CANOpen just care about Bus_off, Warning, Passive and Overflow
    // I didn't find overflow error register in STM32, if you find it please let me know

#ifdef CO_STM32_FDCAN_Driver

    err = ((FDCAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->PSR
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084c2:	22e0      	movs	r2, #224	; 0xe0
 80084c4:	4013      	ands	r3, r2
 80084c6:	60bb      	str	r3, [r7, #8]
          & (FDCAN_PSR_BO | FDCAN_PSR_EW | FDCAN_PSR_EP);

    if (CANmodule->errOld != err) {
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084cc:	68ba      	ldr	r2, [r7, #8]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d034      	beq.n	800853c <CO_CANmodule_process+0x90>

        uint16_t status = CANmodule->CANerrorStatus;
 80084d2:	210e      	movs	r1, #14
 80084d4:	187b      	adds	r3, r7, r1
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	8a52      	ldrh	r2, [r2, #18]
 80084da:	801a      	strh	r2, [r3, #0]

        CANmodule->errOld = err;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	629a      	str	r2, [r3, #40]	; 0x28

        if (err & FDCAN_PSR_BO) {
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	2280      	movs	r2, #128	; 0x80
 80084e6:	4013      	ands	r3, r2
 80084e8:	d006      	beq.n	80084f8 <CO_CANmodule_process+0x4c>
            status |= CO_CAN_ERRTX_BUS_OFF;
 80084ea:	187b      	adds	r3, r7, r1
 80084ec:	187a      	adds	r2, r7, r1
 80084ee:	8812      	ldrh	r2, [r2, #0]
 80084f0:	2104      	movs	r1, #4
 80084f2:	430a      	orrs	r2, r1
 80084f4:	801a      	strh	r2, [r3, #0]
 80084f6:	e01c      	b.n	8008532 <CO_CANmodule_process+0x86>
            // In this driver we expect that the controller is automatically handling the protocol exceptions.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 80084f8:	200e      	movs	r0, #14
 80084fa:	183b      	adds	r3, r7, r0
 80084fc:	183a      	adds	r2, r7, r0
 80084fe:	8812      	ldrh	r2, [r2, #0]
 8008500:	4910      	ldr	r1, [pc, #64]	; (8008544 <CO_CANmodule_process+0x98>)
 8008502:	400a      	ands	r2, r1
 8008504:	801a      	strh	r2, [r3, #0]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & FDCAN_PSR_EW) {
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	2240      	movs	r2, #64	; 0x40
 800850a:	4013      	ands	r3, r2
 800850c:	d006      	beq.n	800851c <CO_CANmodule_process+0x70>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 800850e:	183b      	adds	r3, r7, r0
 8008510:	183a      	adds	r2, r7, r0
 8008512:	8812      	ldrh	r2, [r2, #0]
 8008514:	2102      	movs	r1, #2
 8008516:	31ff      	adds	r1, #255	; 0xff
 8008518:	430a      	orrs	r2, r1
 800851a:	801a      	strh	r2, [r3, #0]
            }

            if (err & FDCAN_PSR_EP) {
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	2220      	movs	r2, #32
 8008520:	4013      	ands	r3, r2
 8008522:	d006      	beq.n	8008532 <CO_CANmodule_process+0x86>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 8008524:	220e      	movs	r2, #14
 8008526:	18bb      	adds	r3, r7, r2
 8008528:	18ba      	adds	r2, r7, r2
 800852a:	8812      	ldrh	r2, [r2, #0]
 800852c:	4906      	ldr	r1, [pc, #24]	; (8008548 <CO_CANmodule_process+0x9c>)
 800852e:	430a      	orrs	r2, r1
 8008530:	801a      	strh	r2, [r3, #0]
            }
        }

        CANmodule->CANerrorStatus = status;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	220e      	movs	r2, #14
 8008536:	18ba      	adds	r2, r7, r2
 8008538:	8812      	ldrh	r2, [r2, #0]
 800853a:	825a      	strh	r2, [r3, #18]

        CANmodule->CANerrorStatus = status;
    }

#endif
}
 800853c:	46c0      	nop			; (mov r8, r8)
 800853e:	46bd      	mov	sp, r7
 8008540:	b004      	add	sp, #16
 8008542:	bd80      	pop	{r7, pc}
 8008544:	fffffcf8 	.word	0xfffffcf8
 8008548:	00000202 	.word	0x00000202

0800854c <prv_read_can_received_msg>:
prv_read_can_received_msg(FDCAN_HandleTypeDef* hfdcan, uint32_t fifo, uint32_t fifo_isrs)
#else
static void
prv_read_can_received_msg(CAN_HandleTypeDef* hcan, uint32_t fifo, uint32_t fifo_isrs)
#endif
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b08c      	sub	sp, #48	; 0x30
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]

    CO_CANrxMsg_t rcvMsg;
    CO_CANrx_t* buffer = NULL; /* receive message buffer from CO_CANmodule_t object. */
 8008558:	2300      	movs	r3, #0
 800855a:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t index;            /* index of received message */
    uint32_t rcvMsgIdent;      /* identifier of the received message */
    uint8_t messageFound = 0;
 800855c:	2329      	movs	r3, #41	; 0x29
 800855e:	18fb      	adds	r3, r7, r3
 8008560:	2200      	movs	r2, #0
 8008562:	701a      	strb	r2, [r3, #0]

#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_RxHeaderTypeDef rx_hdr;
    /* Read received message from FIFO */
    if (HAL_FDCAN_GetRxMessage(hfdcan, fifo, &rx_hdr, rcvMsg.data) != HAL_OK) {
 8008564:	2314      	movs	r3, #20
 8008566:	18fb      	adds	r3, r7, r3
 8008568:	3305      	adds	r3, #5
 800856a:	4a6c      	ldr	r2, [pc, #432]	; (800871c <prv_read_can_received_msg+0x1d0>)
 800856c:	68b9      	ldr	r1, [r7, #8]
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	f002 fd7e 	bl	800b070 <HAL_FDCAN_GetRxMessage>
 8008574:	1e03      	subs	r3, r0, #0
 8008576:	d000      	beq.n	800857a <prv_read_can_received_msg+0x2e>
 8008578:	e0cb      	b.n	8008712 <prv_read_can_received_msg+0x1c6>
        return;
    }
    /* Setup identifier (with RTR) and length */
    rcvMsg.ident = rx_hdr.Identifier | (rx_hdr.RxFrameType == FDCAN_REMOTE_FRAME ? FLAG_RTR : 0x00);
 800857a:	4b68      	ldr	r3, [pc, #416]	; (800871c <prv_read_can_received_msg+0x1d0>)
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	4b67      	ldr	r3, [pc, #412]	; (800871c <prv_read_can_received_msg+0x1d0>)
 8008580:	6899      	ldr	r1, [r3, #8]
 8008582:	2380      	movs	r3, #128	; 0x80
 8008584:	059b      	lsls	r3, r3, #22
 8008586:	4299      	cmp	r1, r3
 8008588:	d102      	bne.n	8008590 <prv_read_can_received_msg+0x44>
 800858a:	2380      	movs	r3, #128	; 0x80
 800858c:	021b      	lsls	r3, r3, #8
 800858e:	e000      	b.n	8008592 <prv_read_can_received_msg+0x46>
 8008590:	2300      	movs	r3, #0
 8008592:	431a      	orrs	r2, r3
 8008594:	2314      	movs	r3, #20
 8008596:	18fb      	adds	r3, r7, r3
 8008598:	601a      	str	r2, [r3, #0]
    switch (rx_hdr.DataLength) {
 800859a:	4b60      	ldr	r3, [pc, #384]	; (800871c <prv_read_can_received_msg+0x1d0>)
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	2280      	movs	r2, #128	; 0x80
 80085a0:	0312      	lsls	r2, r2, #12
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d100      	bne.n	80085a8 <prv_read_can_received_msg+0x5c>
 80085a6:	e063      	b.n	8008670 <prv_read_can_received_msg+0x124>
 80085a8:	2280      	movs	r2, #128	; 0x80
 80085aa:	0312      	lsls	r2, r2, #12
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d900      	bls.n	80085b2 <prv_read_can_received_msg+0x66>
 80085b0:	e063      	b.n	800867a <prv_read_can_received_msg+0x12e>
 80085b2:	22e0      	movs	r2, #224	; 0xe0
 80085b4:	02d2      	lsls	r2, r2, #11
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d055      	beq.n	8008666 <prv_read_can_received_msg+0x11a>
 80085ba:	22e0      	movs	r2, #224	; 0xe0
 80085bc:	02d2      	lsls	r2, r2, #11
 80085be:	4293      	cmp	r3, r2
 80085c0:	d85b      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 80085c2:	22c0      	movs	r2, #192	; 0xc0
 80085c4:	02d2      	lsls	r2, r2, #11
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d048      	beq.n	800865c <prv_read_can_received_msg+0x110>
 80085ca:	22c0      	movs	r2, #192	; 0xc0
 80085cc:	02d2      	lsls	r2, r2, #11
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d853      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 80085d2:	22a0      	movs	r2, #160	; 0xa0
 80085d4:	02d2      	lsls	r2, r2, #11
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d03b      	beq.n	8008652 <prv_read_can_received_msg+0x106>
 80085da:	22a0      	movs	r2, #160	; 0xa0
 80085dc:	02d2      	lsls	r2, r2, #11
 80085de:	4293      	cmp	r3, r2
 80085e0:	d84b      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 80085e2:	2280      	movs	r2, #128	; 0x80
 80085e4:	02d2      	lsls	r2, r2, #11
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d02e      	beq.n	8008648 <prv_read_can_received_msg+0xfc>
 80085ea:	2280      	movs	r2, #128	; 0x80
 80085ec:	02d2      	lsls	r2, r2, #11
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d843      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 80085f2:	22c0      	movs	r2, #192	; 0xc0
 80085f4:	0292      	lsls	r2, r2, #10
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d021      	beq.n	800863e <prv_read_can_received_msg+0xf2>
 80085fa:	22c0      	movs	r2, #192	; 0xc0
 80085fc:	0292      	lsls	r2, r2, #10
 80085fe:	4293      	cmp	r3, r2
 8008600:	d83b      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 8008602:	2280      	movs	r2, #128	; 0x80
 8008604:	0292      	lsls	r2, r2, #10
 8008606:	4293      	cmp	r3, r2
 8008608:	d014      	beq.n	8008634 <prv_read_can_received_msg+0xe8>
 800860a:	2280      	movs	r2, #128	; 0x80
 800860c:	0292      	lsls	r2, r2, #10
 800860e:	4293      	cmp	r3, r2
 8008610:	d833      	bhi.n	800867a <prv_read_can_received_msg+0x12e>
 8008612:	2b00      	cmp	r3, #0
 8008614:	d004      	beq.n	8008620 <prv_read_can_received_msg+0xd4>
 8008616:	2280      	movs	r2, #128	; 0x80
 8008618:	0252      	lsls	r2, r2, #9
 800861a:	4293      	cmp	r3, r2
 800861c:	d005      	beq.n	800862a <prv_read_can_received_msg+0xde>
 800861e:	e02c      	b.n	800867a <prv_read_can_received_msg+0x12e>
        case FDCAN_DLC_BYTES_0:
            rcvMsg.dlc = 0;
 8008620:	2314      	movs	r3, #20
 8008622:	18fb      	adds	r3, r7, r3
 8008624:	2200      	movs	r2, #0
 8008626:	711a      	strb	r2, [r3, #4]
            break;
 8008628:	e02c      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_1:
            rcvMsg.dlc = 1;
 800862a:	2314      	movs	r3, #20
 800862c:	18fb      	adds	r3, r7, r3
 800862e:	2201      	movs	r2, #1
 8008630:	711a      	strb	r2, [r3, #4]
            break;
 8008632:	e027      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_2:
            rcvMsg.dlc = 2;
 8008634:	2314      	movs	r3, #20
 8008636:	18fb      	adds	r3, r7, r3
 8008638:	2202      	movs	r2, #2
 800863a:	711a      	strb	r2, [r3, #4]
            break;
 800863c:	e022      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_3:
            rcvMsg.dlc = 3;
 800863e:	2314      	movs	r3, #20
 8008640:	18fb      	adds	r3, r7, r3
 8008642:	2203      	movs	r2, #3
 8008644:	711a      	strb	r2, [r3, #4]
            break;
 8008646:	e01d      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_4:
            rcvMsg.dlc = 4;
 8008648:	2314      	movs	r3, #20
 800864a:	18fb      	adds	r3, r7, r3
 800864c:	2204      	movs	r2, #4
 800864e:	711a      	strb	r2, [r3, #4]
            break;
 8008650:	e018      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_5:
            rcvMsg.dlc = 5;
 8008652:	2314      	movs	r3, #20
 8008654:	18fb      	adds	r3, r7, r3
 8008656:	2205      	movs	r2, #5
 8008658:	711a      	strb	r2, [r3, #4]
            break;
 800865a:	e013      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_6:
            rcvMsg.dlc = 6;
 800865c:	2314      	movs	r3, #20
 800865e:	18fb      	adds	r3, r7, r3
 8008660:	2206      	movs	r2, #6
 8008662:	711a      	strb	r2, [r3, #4]
            break;
 8008664:	e00e      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_7:
            rcvMsg.dlc = 7;
 8008666:	2314      	movs	r3, #20
 8008668:	18fb      	adds	r3, r7, r3
 800866a:	2207      	movs	r2, #7
 800866c:	711a      	strb	r2, [r3, #4]
            break;
 800866e:	e009      	b.n	8008684 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_8:
            rcvMsg.dlc = 8;
 8008670:	2314      	movs	r3, #20
 8008672:	18fb      	adds	r3, r7, r3
 8008674:	2208      	movs	r2, #8
 8008676:	711a      	strb	r2, [r3, #4]
            break;
 8008678:	e004      	b.n	8008684 <prv_read_can_received_msg+0x138>
        default:
            rcvMsg.dlc = 0;
 800867a:	2314      	movs	r3, #20
 800867c:	18fb      	adds	r3, r7, r3
 800867e:	2200      	movs	r2, #0
 8008680:	711a      	strb	r2, [r3, #4]
            break; /* Invalid length when more than 8 */
 8008682:	46c0      	nop			; (mov r8, r8)
    }
    rcvMsgIdent = rcvMsg.ident;
 8008684:	2314      	movs	r3, #20
 8008686:	18fb      	adds	r3, r7, r3
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	627b      	str	r3, [r7, #36]	; 0x24

    /*
     * Hardware filters are not used for the moment
     * \todo: Implement hardware filters...
     */
    if (CANModule_local->useCANrxFilters) {
 800868c:	4b24      	ldr	r3, [pc, #144]	; (8008720 <prv_read_can_received_msg+0x1d4>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	699b      	ldr	r3, [r3, #24]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d001      	beq.n	800869a <prv_read_can_received_msg+0x14e>
        __BKPT(0);
 8008696:	be00      	bkpt	0x0000
 8008698:	e026      	b.n	80086e8 <prv_read_can_received_msg+0x19c>
    } else {
        /*
         * We are not using hardware filters, hence it is necessary
         * to manually match received message ID with all buffers
         */
        buffer = CANModule_local->rxArray;
 800869a:	4b21      	ldr	r3, [pc, #132]	; (8008720 <prv_read_can_received_msg+0x1d4>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 80086a2:	4b1f      	ldr	r3, [pc, #124]	; (8008720 <prv_read_can_received_msg+0x1d4>)
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	232a      	movs	r3, #42	; 0x2a
 80086a8:	18fb      	adds	r3, r7, r3
 80086aa:	8912      	ldrh	r2, [r2, #8]
 80086ac:	801a      	strh	r2, [r3, #0]
 80086ae:	e016      	b.n	80086de <prv_read_can_received_msg+0x192>
            if (((rcvMsgIdent ^ buffer->ident) & buffer->mask) == 0U) {
 80086b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086b2:	881b      	ldrh	r3, [r3, #0]
 80086b4:	001a      	movs	r2, r3
 80086b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b8:	4053      	eors	r3, r2
 80086ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086bc:	8852      	ldrh	r2, [r2, #2]
 80086be:	4013      	ands	r3, r2
 80086c0:	d104      	bne.n	80086cc <prv_read_can_received_msg+0x180>
                messageFound = 1;
 80086c2:	2329      	movs	r3, #41	; 0x29
 80086c4:	18fb      	adds	r3, r7, r3
 80086c6:	2201      	movs	r2, #1
 80086c8:	701a      	strb	r2, [r3, #0]
                break;
 80086ca:	e00d      	b.n	80086e8 <prv_read_can_received_msg+0x19c>
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 80086cc:	222a      	movs	r2, #42	; 0x2a
 80086ce:	18bb      	adds	r3, r7, r2
 80086d0:	18ba      	adds	r2, r7, r2
 80086d2:	8812      	ldrh	r2, [r2, #0]
 80086d4:	3a01      	subs	r2, #1
 80086d6:	801a      	strh	r2, [r3, #0]
 80086d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086da:	330c      	adds	r3, #12
 80086dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086de:	232a      	movs	r3, #42	; 0x2a
 80086e0:	18fb      	adds	r3, r7, r3
 80086e2:	881b      	ldrh	r3, [r3, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d1e3      	bne.n	80086b0 <prv_read_can_received_msg+0x164>
            }
        }
    }

    /* Call specific function, which will process the message */
    if (messageFound && buffer != NULL && buffer->CANrx_callback != NULL) {
 80086e8:	2329      	movs	r3, #41	; 0x29
 80086ea:	18fb      	adds	r3, r7, r3
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d010      	beq.n	8008714 <prv_read_can_received_msg+0x1c8>
 80086f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00d      	beq.n	8008714 <prv_read_can_received_msg+0x1c8>
 80086f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d009      	beq.n	8008714 <prv_read_can_received_msg+0x1c8>
        buffer->CANrx_callback(buffer->object, (void*)&rcvMsg);
 8008700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008702:	689a      	ldr	r2, [r3, #8]
 8008704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	2114      	movs	r1, #20
 800870a:	1879      	adds	r1, r7, r1
 800870c:	0018      	movs	r0, r3
 800870e:	4790      	blx	r2
 8008710:	e000      	b.n	8008714 <prv_read_can_received_msg+0x1c8>
        return;
 8008712:	46c0      	nop			; (mov r8, r8)
    }
}
 8008714:	46bd      	mov	sp, r7
 8008716:	b00c      	add	sp, #48	; 0x30
 8008718:	bd80      	pop	{r7, pc}
 800871a:	46c0      	nop			; (mov r8, r8)
 800871c:	200005c0 	.word	0x200005c0
 8008720:	20000598 	.word	0x20000598

08008724 <HAL_FDCAN_RxFifo0Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo0ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs) {
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
    if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) {
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	2201      	movs	r2, #1
 8008732:	4013      	ands	r3, r2
 8008734:	d005      	beq.n	8008742 <HAL_FDCAN_RxFifo0Callback+0x1e>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO0, RxFifo0ITs);
 8008736:	683a      	ldr	r2, [r7, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2140      	movs	r1, #64	; 0x40
 800873c:	0018      	movs	r0, r3
 800873e:	f7ff ff05 	bl	800854c <prv_read_can_received_msg>
    }
}
 8008742:	46c0      	nop			; (mov r8, r8)
 8008744:	46bd      	mov	sp, r7
 8008746:	b002      	add	sp, #8
 8008748:	bd80      	pop	{r7, pc}

0800874a <HAL_FDCAN_RxFifo1Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo1ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo1ITs) {
 800874a:	b580      	push	{r7, lr}
 800874c:	b082      	sub	sp, #8
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	6039      	str	r1, [r7, #0]
    if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) {
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	2208      	movs	r2, #8
 8008758:	4013      	ands	r3, r2
 800875a:	d005      	beq.n	8008768 <HAL_FDCAN_RxFifo1Callback+0x1e>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO1, RxFifo1ITs);
 800875c:	683a      	ldr	r2, [r7, #0]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2141      	movs	r1, #65	; 0x41
 8008762:	0018      	movs	r0, r3
 8008764:	f7ff fef2 	bl	800854c <prv_read_can_received_msg>
    }
}
 8008768:	46c0      	nop			; (mov r8, r8)
 800876a:	46bd      	mov	sp, r7
 800876c:	b002      	add	sp, #8
 800876e:	bd80      	pop	{r7, pc}

08008770 <HAL_FDCAN_TxBufferCompleteCallback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       BufferIndexes: Bits of successfully sent TX buffers
 */
void
HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef* hfdcan, uint32_t BufferIndexes) {
 8008770:	b580      	push	{r7, lr}
 8008772:	b086      	sub	sp, #24
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
    CANModule_local->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 800877a:	4b2d      	ldr	r3, [pc, #180]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2200      	movs	r2, #0
 8008780:	621a      	str	r2, [r3, #32]
    CANModule_local->bufferInhibitFlag = false;            /* Clear flag from previous message */
 8008782:	4b2b      	ldr	r3, [pc, #172]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2200      	movs	r2, #0
 8008788:	61da      	str	r2, [r3, #28]
    if (CANModule_local->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 800878a:	4b29      	ldr	r3, [pc, #164]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008790:	b29b      	uxth	r3, r3
 8008792:	2b00      	cmp	r3, #0
 8008794:	d047      	beq.n	8008826 <HAL_FDCAN_TxBufferCompleteCallback+0xb6>
        CO_CANtx_t* buffer = &CANModule_local->txArray[0]; /* Start with first buffer handle */
 8008796:	4b26      	ldr	r3, [pc, #152]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	617b      	str	r3, [r7, #20]
         * This function is always called from interrupt,
         * however to make sure no preemption can happen, interrupts are anyway locked
         * (unless you can guarantee no higher priority interrupt will try to access to FDCAN instance and send data,
         *  then no need to lock interrupts..)
         */
        CO_LOCK_CAN_SEND(CANModule_local);
 800879e:	4b24      	ldr	r3, [pc, #144]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 80087a0:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087a2:	f3ef 8210 	mrs	r2, PRIMASK
 80087a6:	60fa      	str	r2, [r7, #12]
  return(result);
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80087ac:	b672      	cpsid	i
}
 80087ae:	46c0      	nop			; (mov r8, r8)
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 80087b0:	4b1f      	ldr	r3, [pc, #124]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	2312      	movs	r3, #18
 80087b6:	18fb      	adds	r3, r7, r3
 80087b8:	8a12      	ldrh	r2, [r2, #16]
 80087ba:	801a      	strh	r2, [r3, #0]
 80087bc:	e024      	b.n	8008808 <HAL_FDCAN_TxBufferCompleteCallback+0x98>
            /* Try to send message */
            if (buffer->bufferFull) {
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d017      	beq.n	80087f6 <HAL_FDCAN_TxBufferCompleteCallback+0x86>
                if (prv_send_can_message(CANModule_local, buffer)) {
 80087c6:	4b1a      	ldr	r3, [pc, #104]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	0011      	movs	r1, r2
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7ff fd2c 	bl	800822c <prv_send_can_message>
 80087d4:	1e03      	subs	r3, r0, #0
 80087d6:	d01d      	beq.n	8008814 <HAL_FDCAN_TxBufferCompleteCallback+0xa4>
                    buffer->bufferFull = false;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	2200      	movs	r2, #0
 80087dc:	611a      	str	r2, [r3, #16]
                    CANModule_local->CANtxCount--;
 80087de:	4b14      	ldr	r3, [pc, #80]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 80087e4:	b292      	uxth	r2, r2
 80087e6:	3a01      	subs	r2, #1
 80087e8:	b292      	uxth	r2, r2
 80087ea:	849a      	strh	r2, [r3, #36]	; 0x24
                    CANModule_local->bufferInhibitFlag = buffer->syncFlag;
 80087ec:	4b10      	ldr	r3, [pc, #64]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	697a      	ldr	r2, [r7, #20]
 80087f2:	6952      	ldr	r2, [r2, #20]
 80087f4:	61da      	str	r2, [r3, #28]
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 80087f6:	2212      	movs	r2, #18
 80087f8:	18bb      	adds	r3, r7, r2
 80087fa:	18ba      	adds	r2, r7, r2
 80087fc:	8812      	ldrh	r2, [r2, #0]
 80087fe:	3a01      	subs	r2, #1
 8008800:	801a      	strh	r2, [r3, #0]
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	3318      	adds	r3, #24
 8008806:	617b      	str	r3, [r7, #20]
 8008808:	2312      	movs	r3, #18
 800880a:	18fb      	adds	r3, r7, r3
 800880c:	881b      	ldrh	r3, [r3, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d1d5      	bne.n	80087be <HAL_FDCAN_TxBufferCompleteCallback+0x4e>
 8008812:	e000      	b.n	8008816 <HAL_FDCAN_TxBufferCompleteCallback+0xa6>
                } else {
                    break;  // if we could not send the message, break out of the loop (the tx buffers are full)
 8008814:	46c0      	nop			; (mov r8, r8)
                }
            }
        }
        CO_UNLOCK_CAN_SEND(CANModule_local);
 8008816:	4b06      	ldr	r3, [pc, #24]	; (8008830 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800881c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f383 8810 	msr	PRIMASK, r3
}
 8008824:	46c0      	nop			; (mov r8, r8)
    }
}
 8008826:	46c0      	nop			; (mov r8, r8)
 8008828:	46bd      	mov	sp, r7
 800882a:	b006      	add	sp, #24
 800882c:	bd80      	pop	{r7, pc}
 800882e:	46c0      	nop			; (mov r8, r8)
 8008830:	20000598 	.word	0x20000598

08008834 <toggleOutputPin>:
				{OUT15_GPIO_Port, OUT15_Pin, &outputsTimers[14]},
				{OUT16_GPIO_Port, OUT16_Pin, &outputsTimers[15]},
		};

void toggleOutputPin(void * param)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
	DigitalOutput *digitalOutput = (DigitalOutput *)param;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_TogglePin(digitalOutput->port, digitalOutput->pin);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	889b      	ldrh	r3, [r3, #4]
 8008848:	0019      	movs	r1, r3
 800884a:	0010      	movs	r0, r2
 800884c:	f003 fb9e 	bl	800bf8c <HAL_GPIO_TogglePin>
}
 8008850:	46c0      	nop			; (mov r8, r8)
 8008852:	46bd      	mov	sp, r7
 8008854:	b004      	add	sp, #16
 8008856:	bd80      	pop	{r7, pc}

08008858 <processFunctionData>:


void processFunctionData(DigitalOutput *digitalOutput, const uint8_t functionData)
{
 8008858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800885a:	b087      	sub	sp, #28
 800885c:	af02      	add	r7, sp, #8
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	000a      	movs	r2, r1
 8008862:	1cfb      	adds	r3, r7, #3
 8008864:	701a      	strb	r2, [r3, #0]
	//enter critical section
	HAL_NVIC_DisableIRQ(TIM14_IRQn);
 8008866:	2013      	movs	r0, #19
 8008868:	f002 f97f 	bl	800ab6a <HAL_NVIC_DisableIRQ>

	deInitSoftwareTimer(digitalOutput->timer);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	0018      	movs	r0, r3
 8008872:	f001 fc2d 	bl	800a0d0 <deInitSoftwareTimer>
	uint8_t property = (functionData >> 1) & 0b111;
 8008876:	1cfb      	adds	r3, r7, #3
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	085b      	lsrs	r3, r3, #1
 800887c:	b2da      	uxtb	r2, r3
 800887e:	250f      	movs	r5, #15
 8008880:	197b      	adds	r3, r7, r5
 8008882:	2107      	movs	r1, #7
 8008884:	400a      	ands	r2, r1
 8008886:	701a      	strb	r2, [r3, #0]
	uint8_t parameter = (functionData >> 4) & 0b111;
 8008888:	1cfb      	adds	r3, r7, #3
 800888a:	781b      	ldrb	r3, [r3, #0]
 800888c:	091b      	lsrs	r3, r3, #4
 800888e:	b2da      	uxtb	r2, r3
 8008890:	260e      	movs	r6, #14
 8008892:	19bb      	adds	r3, r7, r6
 8008894:	2107      	movs	r1, #7
 8008896:	400a      	ands	r2, r1
 8008898:	701a      	strb	r2, [r3, #0]
	uint8_t state = (functionData & 1) != 0;
 800889a:	1cfb      	adds	r3, r7, #3
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	2201      	movs	r2, #1
 80088a0:	4013      	ands	r3, r2
 80088a2:	1e5a      	subs	r2, r3, #1
 80088a4:	4193      	sbcs	r3, r2
 80088a6:	b2da      	uxtb	r2, r3
 80088a8:	230d      	movs	r3, #13
 80088aa:	18fb      	adds	r3, r7, r3
 80088ac:	701a      	strb	r2, [r3, #0]
	uint8_t repeat;
	uint16_t duration = 0;
 80088ae:	240a      	movs	r4, #10
 80088b0:	193b      	adds	r3, r7, r4
 80088b2:	2200      	movs	r2, #0
 80088b4:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(digitalOutput->port, digitalOutput->pin, state);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6818      	ldr	r0, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	8899      	ldrh	r1, [r3, #4]
 80088be:	230d      	movs	r3, #13
 80088c0:	18fb      	adds	r3, r7, r3
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	001a      	movs	r2, r3
 80088c6:	f003 fb44 	bl	800bf52 <HAL_GPIO_WritePin>

	if(property == IMPULS_SIGNAL)
 80088ca:	197b      	adds	r3, r7, r5
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	d11c      	bne.n	800890c <processFunctionData+0xb4>
	{
		repeat = 0;
 80088d2:	2509      	movs	r5, #9
 80088d4:	197b      	adds	r3, r7, r5
 80088d6:	2200      	movs	r2, #0
 80088d8:	701a      	strb	r2, [r3, #0]
		duration = impulseDurations[parameter];
 80088da:	19bb      	adds	r3, r7, r6
 80088dc:	7819      	ldrb	r1, [r3, #0]
 80088de:	193b      	adds	r3, r7, r4
 80088e0:	4a1f      	ldr	r2, [pc, #124]	; (8008960 <processFunctionData+0x108>)
 80088e2:	0049      	lsls	r1, r1, #1
 80088e4:	5a8a      	ldrh	r2, [r1, r2]
 80088e6:	801a      	strh	r2, [r3, #0]

		initSoftwareTimer(digitalOutput->timer, duration, toggleOutputPin, repeat, digitalOutput);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6898      	ldr	r0, [r3, #8]
 80088ec:	193b      	adds	r3, r7, r4
 80088ee:	8819      	ldrh	r1, [r3, #0]
 80088f0:	197b      	adds	r3, r7, r5
 80088f2:	781c      	ldrb	r4, [r3, #0]
 80088f4:	4a1b      	ldr	r2, [pc, #108]	; (8008964 <processFunctionData+0x10c>)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	0023      	movs	r3, r4
 80088fc:	f001 fb94 	bl	800a028 <initSoftwareTimer>
		startSoftwareTimer(digitalOutput->timer);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	0018      	movs	r0, r3
 8008906:	f001 fc29 	bl	800a15c <startSoftwareTimer>
 800890a:	e022      	b.n	8008952 <processFunctionData+0xfa>
	}
	else if(property == FLASHING_SIGNAL)
 800890c:	230f      	movs	r3, #15
 800890e:	18fb      	adds	r3, r7, r3
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	2b03      	cmp	r3, #3
 8008914:	d11d      	bne.n	8008952 <processFunctionData+0xfa>
	{
		repeat = 1;
 8008916:	2409      	movs	r4, #9
 8008918:	193b      	adds	r3, r7, r4
 800891a:	2201      	movs	r2, #1
 800891c:	701a      	strb	r2, [r3, #0]
		duration = flashingDurations[parameter];
 800891e:	230e      	movs	r3, #14
 8008920:	18fb      	adds	r3, r7, r3
 8008922:	7819      	ldrb	r1, [r3, #0]
 8008924:	250a      	movs	r5, #10
 8008926:	197b      	adds	r3, r7, r5
 8008928:	4a0f      	ldr	r2, [pc, #60]	; (8008968 <processFunctionData+0x110>)
 800892a:	0049      	lsls	r1, r1, #1
 800892c:	5a8a      	ldrh	r2, [r1, r2]
 800892e:	801a      	strh	r2, [r3, #0]

		initSoftwareTimer(digitalOutput->timer, duration, toggleOutputPin, repeat, digitalOutput);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6898      	ldr	r0, [r3, #8]
 8008934:	197b      	adds	r3, r7, r5
 8008936:	8819      	ldrh	r1, [r3, #0]
 8008938:	193b      	adds	r3, r7, r4
 800893a:	781c      	ldrb	r4, [r3, #0]
 800893c:	4a09      	ldr	r2, [pc, #36]	; (8008964 <processFunctionData+0x10c>)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	0023      	movs	r3, r4
 8008944:	f001 fb70 	bl	800a028 <initSoftwareTimer>
		startSoftwareTimer(digitalOutput->timer);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	0018      	movs	r0, r3
 800894e:	f001 fc05 	bl	800a15c <startSoftwareTimer>
	}

	//exit critical section
	HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8008952:	2013      	movs	r0, #19
 8008954:	f002 f8f9 	bl	800ab4a <HAL_NVIC_EnableIRQ>

}
 8008958:	46c0      	nop			; (mov r8, r8)
 800895a:	46bd      	mov	sp, r7
 800895c:	b005      	add	sp, #20
 800895e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008960:	08012f1c 	.word	0x08012f1c
 8008964:	08008835 	.word	0x08008835
 8008968:	08012f0c 	.word	0x08012f0c

0800896c <virtualInputMappingRead>:
#include "canOpen_data.h"
#include "OD.h"
#include "DigitalOutput.h"

ODR_t virtualInputMappingRead(OD_stream_t* const stream, void* const buffer, const OD_size_t size, OD_size_t* const bytesRead)
{
 800896c:	b590      	push	{r4, r7, lr}
 800896e:	b087      	sub	sp, #28
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
 8008978:	603b      	str	r3, [r7, #0]
	if (pendingVirtualInputMappings > 0)
 800897a:	4b24      	ldr	r3, [pc, #144]	; (8008a0c <virtualInputMappingRead+0xa0>)
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d039      	beq.n	80089f6 <virtualInputMappingRead+0x8a>
	{
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008982:	2317      	movs	r3, #23
 8008984:	18fb      	adds	r3, r7, r3
 8008986:	2200      	movs	r2, #0
 8008988:	701a      	strb	r2, [r3, #0]
 800898a:	e02f      	b.n	80089ec <virtualInputMappingRead+0x80>
		{
			//find first pending input
			if(virtualInputMapping[i].pending)
 800898c:	2417      	movs	r4, #23
 800898e:	193b      	adds	r3, r7, r4
 8008990:	781a      	ldrb	r2, [r3, #0]
 8008992:	491f      	ldr	r1, [pc, #124]	; (8008a10 <virtualInputMappingRead+0xa4>)
 8008994:	0013      	movs	r3, r2
 8008996:	00db      	lsls	r3, r3, #3
 8008998:	1a9b      	subs	r3, r3, r2
 800899a:	18cb      	adds	r3, r1, r3
 800899c:	3306      	adds	r3, #6
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d01d      	beq.n	80089e0 <virtualInputMappingRead+0x74>
			{
				virtualInputMapping[i].pending = 0; //Clear pending input
 80089a4:	193b      	adds	r3, r7, r4
 80089a6:	781a      	ldrb	r2, [r3, #0]
 80089a8:	4919      	ldr	r1, [pc, #100]	; (8008a10 <virtualInputMappingRead+0xa4>)
 80089aa:	0013      	movs	r3, r2
 80089ac:	00db      	lsls	r3, r3, #3
 80089ae:	1a9b      	subs	r3, r3, r2
 80089b0:	18cb      	adds	r3, r1, r3
 80089b2:	3306      	adds	r3, #6
 80089b4:	2200      	movs	r2, #0
 80089b6:	701a      	strb	r2, [r3, #0]
				--pendingVirtualInputMappings; //Decrease pending inputs count
 80089b8:	4b14      	ldr	r3, [pc, #80]	; (8008a0c <virtualInputMappingRead+0xa0>)
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	3b01      	subs	r3, #1
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	4b12      	ldr	r3, [pc, #72]	; (8008a0c <virtualInputMappingRead+0xa0>)
 80089c2:	701a      	strb	r2, [r3, #0]

				memcpy(stream->dataOrig, virtualInputMapping[i].InputFunctionID, sizeof(virtualInputMapping[i].InputFunctionID));
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6818      	ldr	r0, [r3, #0]
 80089c8:	193b      	adds	r3, r7, r4
 80089ca:	781a      	ldrb	r2, [r3, #0]
 80089cc:	0013      	movs	r3, r2
 80089ce:	00db      	lsls	r3, r3, #3
 80089d0:	1a9b      	subs	r3, r3, r2
 80089d2:	4a0f      	ldr	r2, [pc, #60]	; (8008a10 <virtualInputMappingRead+0xa4>)
 80089d4:	189b      	adds	r3, r3, r2
 80089d6:	2206      	movs	r2, #6
 80089d8:	0019      	movs	r1, r3
 80089da:	f008 fff7 	bl	80119cc <memcpy>
				break;
 80089de:	e00a      	b.n	80089f6 <virtualInputMappingRead+0x8a>
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 80089e0:	2217      	movs	r2, #23
 80089e2:	18bb      	adds	r3, r7, r2
 80089e4:	18ba      	adds	r2, r7, r2
 80089e6:	7812      	ldrb	r2, [r2, #0]
 80089e8:	3201      	adds	r2, #1
 80089ea:	701a      	strb	r2, [r3, #0]
 80089ec:	2317      	movs	r3, #23
 80089ee:	18fb      	adds	r3, r7, r3
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	2b0f      	cmp	r3, #15
 80089f4:	d9ca      	bls.n	800898c <virtualInputMappingRead+0x20>
			}
		}
	}

	return OD_readOriginal(stream, buffer, size, bytesRead);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	68b9      	ldr	r1, [r7, #8]
 80089fc:	68f8      	ldr	r0, [r7, #12]
 80089fe:	f7f9 f934 	bl	8001c6a <OD_readOriginal>
 8008a02:	0003      	movs	r3, r0
}
 8008a04:	0018      	movs	r0, r3
 8008a06:	46bd      	mov	sp, r7
 8008a08:	b007      	add	sp, #28
 8008a0a:	bd90      	pop	{r4, r7, pc}
 8008a0c:	20005534 	.word	0x20005534
 8008a10:	20005538 	.word	0x20005538

08008a14 <virtualOutputMappingWrite>:

ODR_t virtualOutputMappingWrite(OD_stream_t* const stream, const void* const buffer, const OD_size_t size, OD_size_t* const bytesWritten)
{
 8008a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a16:	b097      	sub	sp, #92	; 0x5c
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	607a      	str	r2, [r7, #4]
 8008a20:	603b      	str	r3, [r7, #0]
	ODR_t result = OD_writeOriginal(stream, buffer, size, bytesWritten);
 8008a22:	2556      	movs	r5, #86	; 0x56
 8008a24:	197c      	adds	r4, r7, r5
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	68b9      	ldr	r1, [r7, #8]
 8008a2c:	68f8      	ldr	r0, [r7, #12]
 8008a2e:	f7f9 f97b 	bl	8001d28 <OD_writeOriginal>
 8008a32:	0003      	movs	r3, r0
 8008a34:	7023      	strb	r3, [r4, #0]

	if(result != ODR_OK)
 8008a36:	197b      	adds	r3, r7, r5
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	b25b      	sxtb	r3, r3
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d003      	beq.n	8008a48 <virtualOutputMappingWrite+0x34>
	{
		return result;
 8008a40:	197b      	adds	r3, r7, r5
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	b25b      	sxtb	r3, r3
 8008a46:	e05b      	b.n	8008b00 <virtualOutputMappingWrite+0xec>
	}

	OD_entry_t *entry = OD_find(OD, 0x6200);
 8008a48:	4b2f      	ldr	r3, [pc, #188]	; (8008b08 <virtualOutputMappingWrite+0xf4>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	22c4      	movs	r2, #196	; 0xc4
 8008a4e:	01d2      	lsls	r2, r2, #7
 8008a50:	0011      	movs	r1, r2
 8008a52:	0018      	movs	r0, r3
 8008a54:	f7f9 f9e5 	bl	8001e22 <OD_find>
 8008a58:	0003      	movs	r3, r0
 8008a5a:	653b      	str	r3, [r7, #80]	; 0x50

	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008a5c:	2357      	movs	r3, #87	; 0x57
 8008a5e:	18fb      	adds	r3, r7, r3
 8008a60:	2201      	movs	r2, #1
 8008a62:	701a      	strb	r2, [r3, #0]
 8008a64:	e046      	b.n	8008af4 <virtualOutputMappingWrite+0xe0>
	{
		uint8_t identifier[6];

		OD_IO_t io;
		{
			result = OD_getSub(entry, subIndex, &io, false);
 8008a66:	2656      	movs	r6, #86	; 0x56
 8008a68:	19bc      	adds	r4, r7, r6
 8008a6a:	252c      	movs	r5, #44	; 0x2c
 8008a6c:	197a      	adds	r2, r7, r5
 8008a6e:	2357      	movs	r3, #87	; 0x57
 8008a70:	18fb      	adds	r3, r7, r3
 8008a72:	7819      	ldrb	r1, [r3, #0]
 8008a74:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008a76:	2300      	movs	r3, #0
 8008a78:	f7f9 fa4e 	bl	8001f18 <OD_getSub>
 8008a7c:	0003      	movs	r3, r0
 8008a7e:	7023      	strb	r3, [r4, #0]
		}

		OD_stream_t ioStreamCopy = io.stream;
 8008a80:	2318      	movs	r3, #24
 8008a82:	18fb      	adds	r3, r7, r3
 8008a84:	197a      	adds	r2, r7, r5
 8008a86:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008a88:	c313      	stmia	r3!, {r0, r1, r4}
 8008a8a:	ca12      	ldmia	r2!, {r1, r4}
 8008a8c:	c312      	stmia	r3!, {r1, r4}
		{
			OD_size_t bytesRead;
			result = io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008a8e:	002a      	movs	r2, r5
 8008a90:	197b      	adds	r3, r7, r5
 8008a92:	695d      	ldr	r5, [r3, #20]
 8008a94:	19bc      	adds	r4, r7, r6
 8008a96:	2114      	movs	r1, #20
 8008a98:	187b      	adds	r3, r7, r1
 8008a9a:	2148      	movs	r1, #72	; 0x48
 8008a9c:	1879      	adds	r1, r7, r1
 8008a9e:	18b8      	adds	r0, r7, r2
 8008aa0:	2206      	movs	r2, #6
 8008aa2:	47a8      	blx	r5
 8008aa4:	0003      	movs	r3, r0
 8008aa6:	7023      	strb	r3, [r4, #0]
		}

		if(memcmp(identifier, buffer, size - 1))
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	1e5a      	subs	r2, r3, #1
 8008aac:	68b9      	ldr	r1, [r7, #8]
 8008aae:	2448      	movs	r4, #72	; 0x48
 8008ab0:	193b      	adds	r3, r7, r4
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	f008 ff7c 	bl	80119b0 <memcmp>
 8008ab8:	1e03      	subs	r3, r0, #0
 8008aba:	d114      	bne.n	8008ae6 <virtualOutputMappingWrite+0xd2>
		{
			continue;
		}

		result = io.write(&ioStreamCopy, buffer, size, bytesWritten);
 8008abc:	222c      	movs	r2, #44	; 0x2c
 8008abe:	18bb      	adds	r3, r7, r2
 8008ac0:	699d      	ldr	r5, [r3, #24]
 8008ac2:	19bc      	adds	r4, r7, r6
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	68b9      	ldr	r1, [r7, #8]
 8008aca:	2018      	movs	r0, #24
 8008acc:	1838      	adds	r0, r7, r0
 8008ace:	47a8      	blx	r5
 8008ad0:	0003      	movs	r3, r0
 8008ad2:	7023      	strb	r3, [r4, #0]

		if(result != ODR_OK)
 8008ad4:	19bb      	adds	r3, r7, r6
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	b25b      	sxtb	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d004      	beq.n	8008ae8 <virtualOutputMappingWrite+0xd4>
		{
			return result;
 8008ade:	19bb      	adds	r3, r7, r6
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	b25b      	sxtb	r3, r3
 8008ae4:	e00c      	b.n	8008b00 <virtualOutputMappingWrite+0xec>
			continue;
 8008ae6:	46c0      	nop			; (mov r8, r8)
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008ae8:	2257      	movs	r2, #87	; 0x57
 8008aea:	18bb      	adds	r3, r7, r2
 8008aec:	18ba      	adds	r2, r7, r2
 8008aee:	7812      	ldrb	r2, [r2, #0]
 8008af0:	3201      	adds	r2, #1
 8008af2:	701a      	strb	r2, [r3, #0]
 8008af4:	2357      	movs	r3, #87	; 0x57
 8008af6:	18fb      	adds	r3, r7, r3
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	2b10      	cmp	r3, #16
 8008afc:	d9b3      	bls.n	8008a66 <virtualOutputMappingWrite+0x52>
		}
	}

	return ODR_OK;
 8008afe:	2300      	movs	r3, #0

}
 8008b00:	0018      	movs	r0, r3
 8008b02:	46bd      	mov	sp, r7
 8008b04:	b017      	add	sp, #92	; 0x5c
 8008b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b08:	20000338 	.word	0x20000338

08008b0c <outputGroupWrite>:

ODR_t outputGroupWrite(OD_stream_t* const stream, const void* const buffer, const OD_size_t size, OD_size_t* const bytesWritten)
{
 8008b0c:	b5b0      	push	{r4, r5, r7, lr}
 8008b0e:	b086      	sub	sp, #24
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	607a      	str	r2, [r7, #4]
 8008b18:	603b      	str	r3, [r7, #0]
	ODR_t result = OD_writeOriginal(stream, buffer, size, bytesWritten);
 8008b1a:	2517      	movs	r5, #23
 8008b1c:	197c      	adds	r4, r7, r5
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	68b9      	ldr	r1, [r7, #8]
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f7f9 f8ff 	bl	8001d28 <OD_writeOriginal>
 8008b2a:	0003      	movs	r3, r0
 8008b2c:	7023      	strb	r3, [r4, #0]

	if(result != ODR_OK)
 8008b2e:	197b      	adds	r3, r7, r5
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	b25b      	sxtb	r3, r3
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d003      	beq.n	8008b40 <outputGroupWrite+0x34>
	{
		return result;
 8008b38:	197b      	adds	r3, r7, r5
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	b25b      	sxtb	r3, r3
 8008b3e:	e029      	b.n	8008b94 <outputGroupWrite+0x88>
	}

	uint8_t outputsShift = VIRTUAL_OUTPUT_MAPPING_SIZE - DIGITAL_OUTPUTS_COUNT;
 8008b40:	2016      	movs	r0, #22
 8008b42:	183b      	adds	r3, r7, r0
 8008b44:	2200      	movs	r2, #0
 8008b46:	701a      	strb	r2, [r3, #0]
	uint8_t subIndex = stream->subIndex;
 8008b48:	2115      	movs	r1, #21
 8008b4a:	187b      	adds	r3, r7, r1
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	7c52      	ldrb	r2, [r2, #17]
 8008b50:	701a      	strb	r2, [r3, #0]

	if (subIndex <= outputsShift || subIndex > OD_CNT_ARR_6200)	// non-existent output?
 8008b52:	187a      	adds	r2, r7, r1
 8008b54:	183b      	adds	r3, r7, r0
 8008b56:	7812      	ldrb	r2, [r2, #0]
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d903      	bls.n	8008b66 <outputGroupWrite+0x5a>
 8008b5e:	187b      	adds	r3, r7, r1
 8008b60:	781b      	ldrb	r3, [r3, #0]
 8008b62:	2b10      	cmp	r3, #16
 8008b64:	d901      	bls.n	8008b6a <outputGroupWrite+0x5e>
		return ODR_OK;	// just ignore it...
 8008b66:	2300      	movs	r3, #0
 8008b68:	e014      	b.n	8008b94 <outputGroupWrite+0x88>

	const uint8_t *functionData = (const uint8_t *)buffer;
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	613b      	str	r3, [r7, #16]
	processFunctionData(&digitaloutputs[subIndex - 1], functionData[size - 1]);
 8008b6e:	2315      	movs	r3, #21
 8008b70:	18fb      	adds	r3, r7, r3
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	1e5a      	subs	r2, r3, #1
 8008b76:	0013      	movs	r3, r2
 8008b78:	005b      	lsls	r3, r3, #1
 8008b7a:	189b      	adds	r3, r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4a07      	ldr	r2, [pc, #28]	; (8008b9c <outputGroupWrite+0x90>)
 8008b80:	1898      	adds	r0, r3, r2
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	18d3      	adds	r3, r2, r3
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	0019      	movs	r1, r3
 8008b8e:	f7ff fe63 	bl	8008858 <processFunctionData>

	return ODR_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	0018      	movs	r0, r3
 8008b96:	46bd      	mov	sp, r7
 8008b98:	b006      	add	sp, #24
 8008b9a:	bdb0      	pop	{r4, r5, r7, pc}
 8008b9c:	200003bc 	.word	0x200003bc

08008ba0 <nmtStateChangedCallback>:
#include "flash.h"

#define FLASH_PAGE 255

void nmtStateChangedCallback(const CO_NMT_internalState_t state)
{
 8008ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ba2:	b0c9      	sub	sp, #292	; 0x124
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	0002      	movs	r2, r0
 8008ba8:	4bd5      	ldr	r3, [pc, #852]	; (8008f00 <nmtStateChangedCallback+0x360>)
 8008baa:	2190      	movs	r1, #144	; 0x90
 8008bac:	0049      	lsls	r1, r1, #1
 8008bae:	468c      	mov	ip, r1
 8008bb0:	44bc      	add	ip, r7
 8008bb2:	4463      	add	r3, ip
 8008bb4:	701a      	strb	r2, [r3, #0]
	CO_LOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8008bb6:	4bd3      	ldr	r3, [pc, #844]	; (8008f04 <nmtStateChangedCallback+0x364>)
 8008bb8:	695b      	ldr	r3, [r3, #20]
 8008bba:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bbc:	f3ef 8210 	mrs	r2, PRIMASK
 8008bc0:	2184      	movs	r1, #132	; 0x84
 8008bc2:	0049      	lsls	r1, r1, #1
 8008bc4:	1878      	adds	r0, r7, r1
 8008bc6:	6002      	str	r2, [r0, #0]
  return(result);
 8008bc8:	187a      	adds	r2, r7, r1
 8008bca:	6812      	ldr	r2, [r2, #0]
 8008bcc:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8008bce:	b672      	cpsid	i
}
 8008bd0:	46c0      	nop			; (mov r8, r8)

	OD_entry_t *entry;

	if(state != CO_NMT_OPERATIONAL)
 8008bd2:	4bcb      	ldr	r3, [pc, #812]	; (8008f00 <nmtStateChangedCallback+0x360>)
 8008bd4:	2290      	movs	r2, #144	; 0x90
 8008bd6:	0052      	lsls	r2, r2, #1
 8008bd8:	4694      	mov	ip, r2
 8008bda:	44bc      	add	ip, r7
 8008bdc:	4463      	add	r3, ip
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	b25b      	sxtb	r3, r3
 8008be2:	2b05      	cmp	r3, #5
 8008be4:	d100      	bne.n	8008be8 <nmtStateChangedCallback+0x48>
 8008be6:	e0d9      	b.n	8008d9c <nmtStateChangedCallback+0x1fc>
	{
		Flash_ReadStruct(FLASH_PAGE, &flash_virtualInputOutput);
 8008be8:	4bc7      	ldr	r3, [pc, #796]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008bea:	0019      	movs	r1, r3
 8008bec:	20ff      	movs	r0, #255	; 0xff
 8008bee:	f000 ff9f 	bl	8009b30 <Flash_ReadStruct>

		uint8_t isNotEmpty = !checkStructEmpty(&flash_virtualInputOutput);
 8008bf2:	4bc5      	ldr	r3, [pc, #788]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008bf4:	0018      	movs	r0, r3
 8008bf6:	f000 ffaf 	bl	8009b58 <checkStructEmpty>
 8008bfa:	0003      	movs	r3, r0
 8008bfc:	425a      	negs	r2, r3
 8008bfe:	4153      	adcs	r3, r2
 8008c00:	b2da      	uxtb	r2, r3
 8008c02:	2114      	movs	r1, #20
 8008c04:	31ff      	adds	r1, #255	; 0xff
 8008c06:	187b      	adds	r3, r7, r1
 8008c08:	701a      	strb	r2, [r3, #0]

		if(isNotEmpty)
 8008c0a:	187b      	adds	r3, r7, r1
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d053      	beq.n	8008cba <nmtStateChangedCallback+0x11a>
		{
			entry = OD_find(OD, 0x6100);
 8008c12:	4bbe      	ldr	r3, [pc, #760]	; (8008f0c <nmtStateChangedCallback+0x36c>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	22c2      	movs	r2, #194	; 0xc2
 8008c18:	01d2      	lsls	r2, r2, #7
 8008c1a:	0011      	movs	r1, r2
 8008c1c:	0018      	movs	r0, r3
 8008c1e:	f7f9 f900 	bl	8001e22 <OD_find>
 8008c22:	0003      	movs	r3, r0
 8008c24:	228a      	movs	r2, #138	; 0x8a
 8008c26:	0052      	lsls	r2, r2, #1
 8008c28:	18ba      	adds	r2, r7, r2
 8008c2a:	6013      	str	r3, [r2, #0]

			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008c2c:	2320      	movs	r3, #32
 8008c2e:	33ff      	adds	r3, #255	; 0xff
 8008c30:	18fb      	adds	r3, r7, r3
 8008c32:	2201      	movs	r2, #1
 8008c34:	701a      	strb	r2, [r3, #0]
 8008c36:	e03a      	b.n	8008cae <nmtStateChangedCallback+0x10e>
			{
				OD_IO_t io;
				{
					OD_getSub(entry, subIndex, &io, false);
 8008c38:	25e4      	movs	r5, #228	; 0xe4
 8008c3a:	197a      	adds	r2, r7, r5
 8008c3c:	2620      	movs	r6, #32
 8008c3e:	36ff      	adds	r6, #255	; 0xff
 8008c40:	19bb      	adds	r3, r7, r6
 8008c42:	7819      	ldrb	r1, [r3, #0]
 8008c44:	238a      	movs	r3, #138	; 0x8a
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	18fb      	adds	r3, r7, r3
 8008c4a:	6818      	ldr	r0, [r3, #0]
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	f7f9 f963 	bl	8001f18 <OD_getSub>
				}

				uint8_t identifier[6];

				OD_stream_t ioStreamCopy = io.stream;
 8008c52:	23c8      	movs	r3, #200	; 0xc8
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	197a      	adds	r2, r7, r5
 8008c58:	ca13      	ldmia	r2!, {r0, r1, r4}
 8008c5a:	c313      	stmia	r3!, {r0, r1, r4}
 8008c5c:	ca03      	ldmia	r2!, {r0, r1}
 8008c5e:	c303      	stmia	r3!, {r0, r1}
				{
					OD_size_t bytesRead;
					io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008c60:	197b      	adds	r3, r7, r5
 8008c62:	695c      	ldr	r4, [r3, #20]
 8008c64:	21c0      	movs	r1, #192	; 0xc0
 8008c66:	187b      	adds	r3, r7, r1
 8008c68:	22dc      	movs	r2, #220	; 0xdc
 8008c6a:	18b9      	adds	r1, r7, r2
 8008c6c:	1978      	adds	r0, r7, r5
 8008c6e:	2206      	movs	r2, #6
 8008c70:	47a0      	blx	r4
				}

				memcpy(identifier, flash_virtualInputOutput.virtualInputs[subIndex-1], 5);	// load saved input functions
 8008c72:	19bb      	adds	r3, r7, r6
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	1e5a      	subs	r2, r3, #1
 8008c78:	0013      	movs	r3, r2
 8008c7a:	005b      	lsls	r3, r3, #1
 8008c7c:	189b      	adds	r3, r3, r2
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	4aa1      	ldr	r2, [pc, #644]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008c82:	1899      	adds	r1, r3, r2
 8008c84:	22dc      	movs	r2, #220	; 0xdc
 8008c86:	18bb      	adds	r3, r7, r2
 8008c88:	2205      	movs	r2, #5
 8008c8a:	0018      	movs	r0, r3
 8008c8c:	f008 fe9e 	bl	80119cc <memcpy>

				OD_size_t bytesWritten;
				io.write(&ioStreamCopy, identifier, sizeof(identifier), &bytesWritten);
 8008c90:	197b      	adds	r3, r7, r5
 8008c92:	699c      	ldr	r4, [r3, #24]
 8008c94:	21c4      	movs	r1, #196	; 0xc4
 8008c96:	187b      	adds	r3, r7, r1
 8008c98:	22dc      	movs	r2, #220	; 0xdc
 8008c9a:	18b9      	adds	r1, r7, r2
 8008c9c:	22c8      	movs	r2, #200	; 0xc8
 8008c9e:	18b8      	adds	r0, r7, r2
 8008ca0:	2206      	movs	r2, #6
 8008ca2:	47a0      	blx	r4
			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008ca4:	19bb      	adds	r3, r7, r6
 8008ca6:	19ba      	adds	r2, r7, r6
 8008ca8:	7812      	ldrb	r2, [r2, #0]
 8008caa:	3201      	adds	r2, #1
 8008cac:	701a      	strb	r2, [r3, #0]
 8008cae:	2320      	movs	r3, #32
 8008cb0:	33ff      	adds	r3, #255	; 0xff
 8008cb2:	18fb      	adds	r3, r7, r3
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b10      	cmp	r3, #16
 8008cb8:	d9be      	bls.n	8008c38 <nmtStateChangedCallback+0x98>
			}
		}


		OD_entry_t *entry = OD_find(OD, 0x6200);
 8008cba:	4b94      	ldr	r3, [pc, #592]	; (8008f0c <nmtStateChangedCallback+0x36c>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	22c4      	movs	r2, #196	; 0xc4
 8008cc0:	01d2      	lsls	r2, r2, #7
 8008cc2:	0011      	movs	r1, r2
 8008cc4:	0018      	movs	r0, r3
 8008cc6:	f7f9 f8ac 	bl	8001e22 <OD_find>
 8008cca:	0003      	movs	r3, r0
 8008ccc:	2286      	movs	r2, #134	; 0x86
 8008cce:	0052      	lsls	r2, r2, #1
 8008cd0:	18ba      	adds	r2, r7, r2
 8008cd2:	6013      	str	r3, [r2, #0]

			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008cd4:	238f      	movs	r3, #143	; 0x8f
 8008cd6:	005b      	lsls	r3, r3, #1
 8008cd8:	18fb      	adds	r3, r7, r3
 8008cda:	2201      	movs	r2, #1
 8008cdc:	701a      	strb	r2, [r3, #0]
 8008cde:	e049      	b.n	8008d74 <nmtStateChangedCallback+0x1d4>
			{
				OD_IO_t io;
				{
					OD_getSub(entry, subIndex, &io, false);
 8008ce0:	24a4      	movs	r4, #164	; 0xa4
 8008ce2:	193a      	adds	r2, r7, r4
 8008ce4:	268f      	movs	r6, #143	; 0x8f
 8008ce6:	0076      	lsls	r6, r6, #1
 8008ce8:	19bb      	adds	r3, r7, r6
 8008cea:	7819      	ldrb	r1, [r3, #0]
 8008cec:	2386      	movs	r3, #134	; 0x86
 8008cee:	005b      	lsls	r3, r3, #1
 8008cf0:	18fb      	adds	r3, r7, r3
 8008cf2:	6818      	ldr	r0, [r3, #0]
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	f7f9 f90f 	bl	8001f18 <OD_getSub>
				}

				uint8_t identifier[6];

				OD_stream_t ioStreamCopy = io.stream;
 8008cfa:	2388      	movs	r3, #136	; 0x88
 8008cfc:	18fb      	adds	r3, r7, r3
 8008cfe:	193a      	adds	r2, r7, r4
 8008d00:	ca23      	ldmia	r2!, {r0, r1, r5}
 8008d02:	c323      	stmia	r3!, {r0, r1, r5}
 8008d04:	ca03      	ldmia	r2!, {r0, r1}
 8008d06:	c303      	stmia	r3!, {r0, r1}
				{
					OD_size_t bytesRead;
					io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008d08:	0022      	movs	r2, r4
 8008d0a:	193b      	adds	r3, r7, r4
 8008d0c:	695c      	ldr	r4, [r3, #20]
 8008d0e:	2380      	movs	r3, #128	; 0x80
 8008d10:	18fb      	adds	r3, r7, r3
 8008d12:	259c      	movs	r5, #156	; 0x9c
 8008d14:	1979      	adds	r1, r7, r5
 8008d16:	18b8      	adds	r0, r7, r2
 8008d18:	2206      	movs	r2, #6
 8008d1a:	47a0      	blx	r4
				}

				identifier[5] = 0;	// reset output
 8008d1c:	0028      	movs	r0, r5
 8008d1e:	183b      	adds	r3, r7, r0
 8008d20:	2200      	movs	r2, #0
 8008d22:	715a      	strb	r2, [r3, #5]

				if(isNotEmpty)
 8008d24:	2314      	movs	r3, #20
 8008d26:	33ff      	adds	r3, #255	; 0xff
 8008d28:	18fb      	adds	r3, r7, r3
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00f      	beq.n	8008d50 <nmtStateChangedCallback+0x1b0>
				{
					memcpy(identifier, flash_virtualInputOutput.virtualOutputs[subIndex-1], 5); //load saved output function
 8008d30:	19bb      	adds	r3, r7, r6
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	1e5a      	subs	r2, r3, #1
 8008d36:	0013      	movs	r3, r2
 8008d38:	005b      	lsls	r3, r3, #1
 8008d3a:	189b      	adds	r3, r3, r2
 8008d3c:	005b      	lsls	r3, r3, #1
 8008d3e:	3360      	adds	r3, #96	; 0x60
 8008d40:	001a      	movs	r2, r3
 8008d42:	4b71      	ldr	r3, [pc, #452]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008d44:	18d1      	adds	r1, r2, r3
 8008d46:	183b      	adds	r3, r7, r0
 8008d48:	2205      	movs	r2, #5
 8008d4a:	0018      	movs	r0, r3
 8008d4c:	f008 fe3e 	bl	80119cc <memcpy>
				}

				OD_size_t bytesWritten;
				io.write(&ioStreamCopy, identifier, sizeof(identifier), &bytesWritten);
 8008d50:	23a4      	movs	r3, #164	; 0xa4
 8008d52:	18fb      	adds	r3, r7, r3
 8008d54:	699c      	ldr	r4, [r3, #24]
 8008d56:	2384      	movs	r3, #132	; 0x84
 8008d58:	18fb      	adds	r3, r7, r3
 8008d5a:	229c      	movs	r2, #156	; 0x9c
 8008d5c:	18b9      	adds	r1, r7, r2
 8008d5e:	2288      	movs	r2, #136	; 0x88
 8008d60:	18b8      	adds	r0, r7, r2
 8008d62:	2206      	movs	r2, #6
 8008d64:	47a0      	blx	r4
			for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008d66:	228f      	movs	r2, #143	; 0x8f
 8008d68:	0052      	lsls	r2, r2, #1
 8008d6a:	18bb      	adds	r3, r7, r2
 8008d6c:	18ba      	adds	r2, r7, r2
 8008d6e:	7812      	ldrb	r2, [r2, #0]
 8008d70:	3201      	adds	r2, #1
 8008d72:	701a      	strb	r2, [r3, #0]
 8008d74:	238f      	movs	r3, #143	; 0x8f
 8008d76:	005b      	lsls	r3, r3, #1
 8008d78:	18fb      	adds	r3, r7, r3
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	2b10      	cmp	r3, #16
 8008d7e:	d9af      	bls.n	8008ce0 <nmtStateChangedCallback+0x140>
			}
			CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8008d80:	4b60      	ldr	r3, [pc, #384]	; (8008f04 <nmtStateChangedCallback+0x364>)
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d88:	1d7a      	adds	r2, r7, #5
 8008d8a:	32ff      	adds	r2, #255	; 0xff
 8008d8c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d8e:	1d7b      	adds	r3, r7, #5
 8008d90:	33ff      	adds	r3, #255	; 0xff
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f383 8810 	msr	PRIMASK, r3
}
 8008d98:	46c0      	nop			; (mov r8, r8)
			return;
 8008d9a:	e12f      	b.n	8008ffc <nmtStateChangedCallback+0x45c>

	}

//if it is operational clear pending input messages
	if(state == CO_NMT_OPERATIONAL)
 8008d9c:	4b58      	ldr	r3, [pc, #352]	; (8008f00 <nmtStateChangedCallback+0x360>)
 8008d9e:	2290      	movs	r2, #144	; 0x90
 8008da0:	0052      	lsls	r2, r2, #1
 8008da2:	4694      	mov	ip, r2
 8008da4:	44bc      	add	ip, r7
 8008da6:	4463      	add	r3, ip
 8008da8:	781b      	ldrb	r3, [r3, #0]
 8008daa:	b25b      	sxtb	r3, r3
 8008dac:	2b05      	cmp	r3, #5
 8008dae:	d000      	beq.n	8008db2 <nmtStateChangedCallback+0x212>
 8008db0:	e117      	b.n	8008fe2 <nmtStateChangedCallback+0x442>
	{
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008db2:	231e      	movs	r3, #30
 8008db4:	33ff      	adds	r3, #255	; 0xff
 8008db6:	18fb      	adds	r3, r7, r3
 8008db8:	2200      	movs	r2, #0
 8008dba:	701a      	strb	r2, [r3, #0]
 8008dbc:	e01d      	b.n	8008dfa <nmtStateChangedCallback+0x25a>
		{
			memset(virtualInputMapping[i].InputFunctionID, 0, sizeof(virtualInputMapping[i].InputFunctionID));
 8008dbe:	241e      	movs	r4, #30
 8008dc0:	34ff      	adds	r4, #255	; 0xff
 8008dc2:	193b      	adds	r3, r7, r4
 8008dc4:	781a      	ldrb	r2, [r3, #0]
 8008dc6:	0013      	movs	r3, r2
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	1a9b      	subs	r3, r3, r2
 8008dcc:	4a50      	ldr	r2, [pc, #320]	; (8008f10 <nmtStateChangedCallback+0x370>)
 8008dce:	189b      	adds	r3, r3, r2
 8008dd0:	2206      	movs	r2, #6
 8008dd2:	2100      	movs	r1, #0
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	f008 fe15 	bl	8011a04 <memset>
			virtualInputMapping[i].pending = 0;
 8008dda:	0020      	movs	r0, r4
 8008ddc:	183b      	adds	r3, r7, r0
 8008dde:	781a      	ldrb	r2, [r3, #0]
 8008de0:	494b      	ldr	r1, [pc, #300]	; (8008f10 <nmtStateChangedCallback+0x370>)
 8008de2:	0013      	movs	r3, r2
 8008de4:	00db      	lsls	r3, r3, #3
 8008de6:	1a9b      	subs	r3, r3, r2
 8008de8:	18cb      	adds	r3, r1, r3
 8008dea:	3306      	adds	r3, #6
 8008dec:	2200      	movs	r2, #0
 8008dee:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < VIRTUAL_INPUT_MAPPING_SIZE; ++i)
 8008df0:	183b      	adds	r3, r7, r0
 8008df2:	183a      	adds	r2, r7, r0
 8008df4:	7812      	ldrb	r2, [r2, #0]
 8008df6:	3201      	adds	r2, #1
 8008df8:	701a      	strb	r2, [r3, #0]
 8008dfa:	231e      	movs	r3, #30
 8008dfc:	33ff      	adds	r3, #255	; 0xff
 8008dfe:	18fb      	adds	r3, r7, r3
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	2b0f      	cmp	r3, #15
 8008e04:	d9db      	bls.n	8008dbe <nmtStateChangedCallback+0x21e>
		}

		pendingVirtualInputMappings = 0;
 8008e06:	4b43      	ldr	r3, [pc, #268]	; (8008f14 <nmtStateChangedCallback+0x374>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	701a      	strb	r2, [r3, #0]

		uint8_t valuesChanged = 0;
 8008e0c:	238e      	movs	r3, #142	; 0x8e
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	18fb      	adds	r3, r7, r3
 8008e12:	2200      	movs	r2, #0
 8008e14:	701a      	strb	r2, [r3, #0]

		entry = OD_find(OD, 0x6100);
 8008e16:	4b3d      	ldr	r3, [pc, #244]	; (8008f0c <nmtStateChangedCallback+0x36c>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	22c2      	movs	r2, #194	; 0xc2
 8008e1c:	01d2      	lsls	r2, r2, #7
 8008e1e:	0011      	movs	r1, r2
 8008e20:	0018      	movs	r0, r3
 8008e22:	f7f8 fffe 	bl	8001e22 <OD_find>
 8008e26:	0003      	movs	r3, r0
 8008e28:	228a      	movs	r2, #138	; 0x8a
 8008e2a:	0052      	lsls	r2, r2, #1
 8008e2c:	18ba      	adds	r2, r7, r2
 8008e2e:	6013      	str	r3, [r2, #0]

		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008e30:	231c      	movs	r3, #28
 8008e32:	33ff      	adds	r3, #255	; 0xff
 8008e34:	18fb      	adds	r3, r7, r3
 8008e36:	2201      	movs	r2, #1
 8008e38:	701a      	strb	r2, [r3, #0]
 8008e3a:	e048      	b.n	8008ece <nmtStateChangedCallback+0x32e>
		{
			OD_IO_t io;
			{
				OD_getSub(entry, subIndex, &io, false);
 8008e3c:	2464      	movs	r4, #100	; 0x64
 8008e3e:	193a      	adds	r2, r7, r4
 8008e40:	251c      	movs	r5, #28
 8008e42:	35ff      	adds	r5, #255	; 0xff
 8008e44:	197b      	adds	r3, r7, r5
 8008e46:	7819      	ldrb	r1, [r3, #0]
 8008e48:	238a      	movs	r3, #138	; 0x8a
 8008e4a:	005b      	lsls	r3, r3, #1
 8008e4c:	18fb      	adds	r3, r7, r3
 8008e4e:	6818      	ldr	r0, [r3, #0]
 8008e50:	2300      	movs	r3, #0
 8008e52:	f7f9 f861 	bl	8001f18 <OD_getSub>
			}

			uint8_t identifier[6];

			OD_stream_t ioStreamCopy = io.stream;
 8008e56:	2348      	movs	r3, #72	; 0x48
 8008e58:	18fb      	adds	r3, r7, r3
 8008e5a:	193a      	adds	r2, r7, r4
 8008e5c:	ca43      	ldmia	r2!, {r0, r1, r6}
 8008e5e:	c343      	stmia	r3!, {r0, r1, r6}
 8008e60:	ca03      	ldmia	r2!, {r0, r1}
 8008e62:	c303      	stmia	r3!, {r0, r1}
			{
				OD_size_t bytesRead;
				io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008e64:	0022      	movs	r2, r4
 8008e66:	193b      	adds	r3, r7, r4
 8008e68:	695c      	ldr	r4, [r3, #20]
 8008e6a:	2344      	movs	r3, #68	; 0x44
 8008e6c:	18fb      	adds	r3, r7, r3
 8008e6e:	265c      	movs	r6, #92	; 0x5c
 8008e70:	19b9      	adds	r1, r7, r6
 8008e72:	18b8      	adds	r0, r7, r2
 8008e74:	2206      	movs	r2, #6
 8008e76:	47a0      	blx	r4
			}
			if(memcmp(identifier, flash_virtualInputOutput.virtualInputs[subIndex-1], 5))
 8008e78:	197b      	adds	r3, r7, r5
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	1e5a      	subs	r2, r3, #1
 8008e7e:	0013      	movs	r3, r2
 8008e80:	005b      	lsls	r3, r3, #1
 8008e82:	189b      	adds	r3, r3, r2
 8008e84:	005b      	lsls	r3, r3, #1
 8008e86:	4a20      	ldr	r2, [pc, #128]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008e88:	1899      	adds	r1, r3, r2
 8008e8a:	19bb      	adds	r3, r7, r6
 8008e8c:	2205      	movs	r2, #5
 8008e8e:	0018      	movs	r0, r3
 8008e90:	f008 fd8e 	bl	80119b0 <memcmp>
 8008e94:	1e03      	subs	r3, r0, #0
 8008e96:	d004      	beq.n	8008ea2 <nmtStateChangedCallback+0x302>
			{
				valuesChanged = 1;
 8008e98:	238e      	movs	r3, #142	; 0x8e
 8008e9a:	005b      	lsls	r3, r3, #1
 8008e9c:	18fb      	adds	r3, r7, r3
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	701a      	strb	r2, [r3, #0]
			}

			memcpy(flash_virtualInputOutput.virtualInputs[subIndex-1], identifier, 5);	// save input function
 8008ea2:	241c      	movs	r4, #28
 8008ea4:	34ff      	adds	r4, #255	; 0xff
 8008ea6:	193b      	adds	r3, r7, r4
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	1e5a      	subs	r2, r3, #1
 8008eac:	0013      	movs	r3, r2
 8008eae:	005b      	lsls	r3, r3, #1
 8008eb0:	189b      	adds	r3, r3, r2
 8008eb2:	005b      	lsls	r3, r3, #1
 8008eb4:	4a14      	ldr	r2, [pc, #80]	; (8008f08 <nmtStateChangedCallback+0x368>)
 8008eb6:	189b      	adds	r3, r3, r2
 8008eb8:	225c      	movs	r2, #92	; 0x5c
 8008eba:	18b9      	adds	r1, r7, r2
 8008ebc:	2205      	movs	r2, #5
 8008ebe:	0018      	movs	r0, r3
 8008ec0:	f008 fd84 	bl	80119cc <memcpy>
		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8008ec4:	193b      	adds	r3, r7, r4
 8008ec6:	193a      	adds	r2, r7, r4
 8008ec8:	7812      	ldrb	r2, [r2, #0]
 8008eca:	3201      	adds	r2, #1
 8008ecc:	701a      	strb	r2, [r3, #0]
 8008ece:	231c      	movs	r3, #28
 8008ed0:	33ff      	adds	r3, #255	; 0xff
 8008ed2:	18fb      	adds	r3, r7, r3
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	2b10      	cmp	r3, #16
 8008ed8:	d9b0      	bls.n	8008e3c <nmtStateChangedCallback+0x29c>
		}

		entry = OD_find(OD, 0x6200);
 8008eda:	4b0c      	ldr	r3, [pc, #48]	; (8008f0c <nmtStateChangedCallback+0x36c>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	22c4      	movs	r2, #196	; 0xc4
 8008ee0:	01d2      	lsls	r2, r2, #7
 8008ee2:	0011      	movs	r1, r2
 8008ee4:	0018      	movs	r0, r3
 8008ee6:	f7f8 ff9c 	bl	8001e22 <OD_find>
 8008eea:	0003      	movs	r3, r0
 8008eec:	228a      	movs	r2, #138	; 0x8a
 8008eee:	0052      	lsls	r2, r2, #1
 8008ef0:	18ba      	adds	r2, r7, r2
 8008ef2:	6013      	str	r3, [r2, #0]

		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008ef4:	238d      	movs	r3, #141	; 0x8d
 8008ef6:	005b      	lsls	r3, r3, #1
 8008ef8:	18fb      	adds	r3, r7, r3
 8008efa:	2201      	movs	r2, #1
 8008efc:	701a      	strb	r2, [r3, #0]
 8008efe:	e05c      	b.n	8008fba <nmtStateChangedCallback+0x41a>
 8008f00:	fffffee7 	.word	0xfffffee7
 8008f04:	200055a8 	.word	0x200055a8
 8008f08:	20000734 	.word	0x20000734
 8008f0c:	20000338 	.word	0x20000338
 8008f10:	20005538 	.word	0x20005538
 8008f14:	20005534 	.word	0x20005534
		{
			OD_IO_t io;
			{
				OD_getSub(entry, subIndex, &io, false);
 8008f18:	2428      	movs	r4, #40	; 0x28
 8008f1a:	193a      	adds	r2, r7, r4
 8008f1c:	258d      	movs	r5, #141	; 0x8d
 8008f1e:	006d      	lsls	r5, r5, #1
 8008f20:	197b      	adds	r3, r7, r5
 8008f22:	7819      	ldrb	r1, [r3, #0]
 8008f24:	238a      	movs	r3, #138	; 0x8a
 8008f26:	005b      	lsls	r3, r3, #1
 8008f28:	18fb      	adds	r3, r7, r3
 8008f2a:	6818      	ldr	r0, [r3, #0]
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f7f8 fff3 	bl	8001f18 <OD_getSub>
			}

			uint8_t identifier[6];

			OD_stream_t ioStreamCopy = io.stream;
 8008f32:	4b34      	ldr	r3, [pc, #208]	; (8009004 <nmtStateChangedCallback+0x464>)
 8008f34:	2290      	movs	r2, #144	; 0x90
 8008f36:	0052      	lsls	r2, r2, #1
 8008f38:	4694      	mov	ip, r2
 8008f3a:	44bc      	add	ip, r7
 8008f3c:	4463      	add	r3, ip
 8008f3e:	193a      	adds	r2, r7, r4
 8008f40:	ca43      	ldmia	r2!, {r0, r1, r6}
 8008f42:	c343      	stmia	r3!, {r0, r1, r6}
 8008f44:	ca03      	ldmia	r2!, {r0, r1}
 8008f46:	c303      	stmia	r3!, {r0, r1}
			{
				OD_size_t bytesRead;
				io.read(&io.stream, identifier, sizeof(identifier), &bytesRead);
 8008f48:	0022      	movs	r2, r4
 8008f4a:	193b      	adds	r3, r7, r4
 8008f4c:	695c      	ldr	r4, [r3, #20]
 8008f4e:	2308      	movs	r3, #8
 8008f50:	18fb      	adds	r3, r7, r3
 8008f52:	2620      	movs	r6, #32
 8008f54:	19b9      	adds	r1, r7, r6
 8008f56:	18b8      	adds	r0, r7, r2
 8008f58:	2206      	movs	r2, #6
 8008f5a:	47a0      	blx	r4
			}
			if(memcmp(identifier, flash_virtualInputOutput.virtualOutputs[subIndex-1], 5))
 8008f5c:	197b      	adds	r3, r7, r5
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	1e5a      	subs	r2, r3, #1
 8008f62:	0013      	movs	r3, r2
 8008f64:	005b      	lsls	r3, r3, #1
 8008f66:	189b      	adds	r3, r3, r2
 8008f68:	005b      	lsls	r3, r3, #1
 8008f6a:	3360      	adds	r3, #96	; 0x60
 8008f6c:	001a      	movs	r2, r3
 8008f6e:	4b26      	ldr	r3, [pc, #152]	; (8009008 <nmtStateChangedCallback+0x468>)
 8008f70:	18d1      	adds	r1, r2, r3
 8008f72:	19bb      	adds	r3, r7, r6
 8008f74:	2205      	movs	r2, #5
 8008f76:	0018      	movs	r0, r3
 8008f78:	f008 fd1a 	bl	80119b0 <memcmp>
 8008f7c:	1e03      	subs	r3, r0, #0
 8008f7e:	d004      	beq.n	8008f8a <nmtStateChangedCallback+0x3ea>
			{
				valuesChanged = 1;
 8008f80:	238e      	movs	r3, #142	; 0x8e
 8008f82:	005b      	lsls	r3, r3, #1
 8008f84:	18fb      	adds	r3, r7, r3
 8008f86:	2201      	movs	r2, #1
 8008f88:	701a      	strb	r2, [r3, #0]
			}

			memcpy(flash_virtualInputOutput.virtualOutputs[subIndex-1], identifier, 5);	// save input function
 8008f8a:	248d      	movs	r4, #141	; 0x8d
 8008f8c:	0064      	lsls	r4, r4, #1
 8008f8e:	193b      	adds	r3, r7, r4
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	1e5a      	subs	r2, r3, #1
 8008f94:	0013      	movs	r3, r2
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	189b      	adds	r3, r3, r2
 8008f9a:	005b      	lsls	r3, r3, #1
 8008f9c:	3360      	adds	r3, #96	; 0x60
 8008f9e:	001a      	movs	r2, r3
 8008fa0:	4b19      	ldr	r3, [pc, #100]	; (8009008 <nmtStateChangedCallback+0x468>)
 8008fa2:	18d3      	adds	r3, r2, r3
 8008fa4:	2220      	movs	r2, #32
 8008fa6:	18b9      	adds	r1, r7, r2
 8008fa8:	2205      	movs	r2, #5
 8008faa:	0018      	movs	r0, r3
 8008fac:	f008 fd0e 	bl	80119cc <memcpy>
		for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6200; ++subIndex)
 8008fb0:	193b      	adds	r3, r7, r4
 8008fb2:	193a      	adds	r2, r7, r4
 8008fb4:	7812      	ldrb	r2, [r2, #0]
 8008fb6:	3201      	adds	r2, #1
 8008fb8:	701a      	strb	r2, [r3, #0]
 8008fba:	238d      	movs	r3, #141	; 0x8d
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	18fb      	adds	r3, r7, r3
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	2b10      	cmp	r3, #16
 8008fc4:	d9a8      	bls.n	8008f18 <nmtStateChangedCallback+0x378>
		}

		if(valuesChanged)
 8008fc6:	238e      	movs	r3, #142	; 0x8e
 8008fc8:	005b      	lsls	r3, r3, #1
 8008fca:	18fb      	adds	r3, r7, r3
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d007      	beq.n	8008fe2 <nmtStateChangedCallback+0x442>
		{
			Flash_ErasePage(FLASH_PAGE);
 8008fd2:	20ff      	movs	r0, #255	; 0xff
 8008fd4:	f000 fd44 	bl	8009a60 <Flash_ErasePage>
			Flash_WriteStruct(FLASH_PAGE, &flash_virtualInputOutput);
 8008fd8:	4b0b      	ldr	r3, [pc, #44]	; (8009008 <nmtStateChangedCallback+0x468>)
 8008fda:	0019      	movs	r1, r3
 8008fdc:	20ff      	movs	r0, #255	; 0xff
 8008fde:	f000 fd6a 	bl	8009ab6 <Flash_WriteStruct>
		}

	}

	CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8008fe2:	4b0a      	ldr	r3, [pc, #40]	; (800900c <nmtStateChangedCallback+0x46c>)
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fea:	1c7a      	adds	r2, r7, #1
 8008fec:	32ff      	adds	r2, #255	; 0xff
 8008fee:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ff0:	1c7b      	adds	r3, r7, #1
 8008ff2:	33ff      	adds	r3, #255	; 0xff
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f383 8810 	msr	PRIMASK, r3
}
 8008ffa:	46c0      	nop			; (mov r8, r8)
}
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	b049      	add	sp, #292	; 0x124
 8009000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009002:	46c0      	nop			; (mov r8, r8)
 8009004:	fffffeec 	.word	0xfffffeec
 8009008:	20000734 	.word	0x20000734
 800900c:	200055a8 	.word	0x200055a8

08009010 <OD_getFlagsPDO>:
static inline uint8_t *OD_getFlagsPDO(OD_entry_t *entry) {
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
    if (entry != NULL && entry->extension != NULL) {
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d007      	beq.n	800902e <OD_getFlagsPDO+0x1e>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d003      	beq.n	800902e <OD_getFlagsPDO+0x1e>
        return &entry->extension->flagsPDO[0];
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	330c      	adds	r3, #12
 800902c:	e000      	b.n	8009030 <OD_getFlagsPDO+0x20>
    return 0;
 800902e:	2300      	movs	r3, #0
}
 8009030:	0018      	movs	r0, r3
 8009032:	46bd      	mov	sp, r7
 8009034:	b002      	add	sp, #8
 8009036:	bd80      	pop	{r7, pc}

08009038 <OD_requestTPDO>:
static inline void OD_requestTPDO(uint8_t *flagsPDO, uint8_t subIndex) {
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	6078      	str	r0, [r7, #4]
 8009040:	000a      	movs	r2, r1
 8009042:	1cfb      	adds	r3, r7, #3
 8009044:	701a      	strb	r2, [r3, #0]
    if (flagsPDO != NULL && subIndex < (OD_FLAGS_PDO_SIZE * 8)) {
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d023      	beq.n	8009094 <OD_requestTPDO+0x5c>
 800904c:	1cfb      	adds	r3, r7, #3
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	2b1f      	cmp	r3, #31
 8009052:	d81f      	bhi.n	8009094 <OD_requestTPDO+0x5c>
        uint8_t mask = ~(1 << (subIndex & 0x07));
 8009054:	1cfb      	adds	r3, r7, #3
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	2207      	movs	r2, #7
 800905a:	4013      	ands	r3, r2
 800905c:	2201      	movs	r2, #1
 800905e:	409a      	lsls	r2, r3
 8009060:	0013      	movs	r3, r2
 8009062:	b2da      	uxtb	r2, r3
 8009064:	200f      	movs	r0, #15
 8009066:	183b      	adds	r3, r7, r0
 8009068:	43d2      	mvns	r2, r2
 800906a:	701a      	strb	r2, [r3, #0]
        flagsPDO[subIndex >> 3] &= mask;
 800906c:	1cfb      	adds	r3, r7, #3
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	08db      	lsrs	r3, r3, #3
 8009072:	b2db      	uxtb	r3, r3
 8009074:	001a      	movs	r2, r3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	189b      	adds	r3, r3, r2
 800907a:	781a      	ldrb	r2, [r3, #0]
 800907c:	1cfb      	adds	r3, r7, #3
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	08db      	lsrs	r3, r3, #3
 8009082:	b2db      	uxtb	r3, r3
 8009084:	0019      	movs	r1, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	185b      	adds	r3, r3, r1
 800908a:	1839      	adds	r1, r7, r0
 800908c:	7809      	ldrb	r1, [r1, #0]
 800908e:	400a      	ands	r2, r1
 8009090:	b2d2      	uxtb	r2, r2
 8009092:	701a      	strb	r2, [r3, #0]
}
 8009094:	46c0      	nop			; (mov r8, r8)
 8009096:	46bd      	mov	sp, r7
 8009098:	b004      	add	sp, #16
 800909a:	bd80      	pop	{r7, pc}

0800909c <OD_TPDOtransmitted>:
static inline bool_t OD_TPDOtransmitted(uint8_t *flagsPDO, uint8_t subIndex) {
 800909c:	b580      	push	{r7, lr}
 800909e:	b084      	sub	sp, #16
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	000a      	movs	r2, r1
 80090a6:	1cfb      	adds	r3, r7, #3
 80090a8:	701a      	strb	r2, [r3, #0]
    if (flagsPDO != NULL && subIndex < (OD_FLAGS_PDO_SIZE * 8)) {
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d01c      	beq.n	80090ea <OD_TPDOtransmitted+0x4e>
 80090b0:	1cfb      	adds	r3, r7, #3
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	2b1f      	cmp	r3, #31
 80090b6:	d818      	bhi.n	80090ea <OD_TPDOtransmitted+0x4e>
        uint8_t mask = 1 << (subIndex & 0x07);
 80090b8:	1cfb      	adds	r3, r7, #3
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	2207      	movs	r2, #7
 80090be:	4013      	ands	r3, r2
 80090c0:	2201      	movs	r2, #1
 80090c2:	409a      	lsls	r2, r3
 80090c4:	210f      	movs	r1, #15
 80090c6:	187b      	adds	r3, r7, r1
 80090c8:	701a      	strb	r2, [r3, #0]
        if ((flagsPDO[subIndex >> 3] & mask) != 0) {
 80090ca:	1cfb      	adds	r3, r7, #3
 80090cc:	781b      	ldrb	r3, [r3, #0]
 80090ce:	08db      	lsrs	r3, r3, #3
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	001a      	movs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	189b      	adds	r3, r3, r2
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	187a      	adds	r2, r7, r1
 80090dc:	7812      	ldrb	r2, [r2, #0]
 80090de:	4013      	ands	r3, r2
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <OD_TPDOtransmitted+0x4e>
            return true;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e000      	b.n	80090ec <OD_TPDOtransmitted+0x50>
    return false;
 80090ea:	2300      	movs	r3, #0
}
 80090ec:	0018      	movs	r0, r3
 80090ee:	46bd      	mov	sp, r7
 80090f0:	b004      	add	sp, #16
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <OD_extension_init>:
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d101      	bne.n	8009108 <OD_extension_init+0x14>
 8009104:	2305      	movs	r3, #5
 8009106:	e003      	b.n	8009110 <OD_extension_init+0x1c>
    entry->extension = extension;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	683a      	ldr	r2, [r7, #0]
 800910c:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	0018      	movs	r0, r3
 8009112:	46bd      	mov	sp, r7
 8009114:	b002      	add	sp, #8
 8009116:	bd80      	pop	{r7, pc}

08009118 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800911c:	46c0      	nop			; (mov r8, r8)
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8009122:	b580      	push	{r7, lr}
 8009124:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8009126:	46c0      	nop			; (mov r8, r8)
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8009136:	46c0      	nop			; (mov r8, r8)
 8009138:	46bd      	mov	sp, r7
 800913a:	b002      	add	sp, #8
 800913c:	bd80      	pop	{r7, pc}

0800913e <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8009142:	46c0      	nop			; (mov r8, r8)
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	af00      	add	r7, sp, #0
}
 800914c:	46c0      	nop			; (mov r8, r8)
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
	...

08009154 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8009154:	b580      	push	{r7, lr}
 8009156:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of tpdoRequesterT */
  tpdoRequesterTHandle = osThreadNew(tpdoRequester, NULL, &tpdoRequesterT_attributes);
 8009158:	4a0e      	ldr	r2, [pc, #56]	; (8009194 <MX_FREERTOS_Init+0x40>)
 800915a:	4b0f      	ldr	r3, [pc, #60]	; (8009198 <MX_FREERTOS_Init+0x44>)
 800915c:	2100      	movs	r1, #0
 800915e:	0018      	movs	r0, r3
 8009160:	f005 ffdc 	bl	800f11c <osThreadNew>
 8009164:	0002      	movs	r2, r0
 8009166:	4b0d      	ldr	r3, [pc, #52]	; (800919c <MX_FREERTOS_Init+0x48>)
 8009168:	601a      	str	r2, [r3, #0]

  /* creation of CanOpenMenagerT */
  CanOpenMenagerTHandle = osThreadNew(CanOpenMenager, NULL, &CanOpenMenagerT_attributes);
 800916a:	4a0d      	ldr	r2, [pc, #52]	; (80091a0 <MX_FREERTOS_Init+0x4c>)
 800916c:	4b0d      	ldr	r3, [pc, #52]	; (80091a4 <MX_FREERTOS_Init+0x50>)
 800916e:	2100      	movs	r1, #0
 8009170:	0018      	movs	r0, r3
 8009172:	f005 ffd3 	bl	800f11c <osThreadNew>
 8009176:	0002      	movs	r2, r0
 8009178:	4b0b      	ldr	r3, [pc, #44]	; (80091a8 <MX_FREERTOS_Init+0x54>)
 800917a:	601a      	str	r2, [r3, #0]

  /* creation of InputCheckT */
  InputCheckTHandle = osThreadNew(InputCheck, NULL, &InputCheckT_attributes);
 800917c:	4a0b      	ldr	r2, [pc, #44]	; (80091ac <MX_FREERTOS_Init+0x58>)
 800917e:	4b0c      	ldr	r3, [pc, #48]	; (80091b0 <MX_FREERTOS_Init+0x5c>)
 8009180:	2100      	movs	r1, #0
 8009182:	0018      	movs	r0, r3
 8009184:	f005 ffca 	bl	800f11c <osThreadNew>
 8009188:	0002      	movs	r2, r0
 800918a:	4b0a      	ldr	r3, [pc, #40]	; (80091b4 <MX_FREERTOS_Init+0x60>)
 800918c:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800918e:	46c0      	nop			; (mov r8, r8)
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	08012f2c 	.word	0x08012f2c
 8009198:	080091b9 	.word	0x080091b9
 800919c:	200055c0 	.word	0x200055c0
 80091a0:	08012f50 	.word	0x08012f50
 80091a4:	08009289 	.word	0x08009289
 80091a8:	200055c4 	.word	0x200055c4
 80091ac:	08012f74 	.word	0x08012f74
 80091b0:	08009439 	.word	0x08009439
 80091b4:	200055c8 	.word	0x200055c8

080091b8 <tpdoRequester>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_tpdoRequester */
void tpdoRequester(void *argument)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b088      	sub	sp, #32
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tpdoRequester */
	uint8_t *flags6010 = OD_getFlagsPDO(OD_find(OD,0x6010));
 80091c0:	4b2c      	ldr	r3, [pc, #176]	; (8009274 <tpdoRequester+0xbc>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a2c      	ldr	r2, [pc, #176]	; (8009278 <tpdoRequester+0xc0>)
 80091c6:	0011      	movs	r1, r2
 80091c8:	0018      	movs	r0, r3
 80091ca:	f7f8 fe2a 	bl	8001e22 <OD_find>
 80091ce:	0003      	movs	r3, r0
 80091d0:	0018      	movs	r0, r3
 80091d2:	f7ff ff1d 	bl	8009010 <OD_getFlagsPDO>
 80091d6:	0003      	movs	r3, r0
 80091d8:	61fb      	str	r3, [r7, #28]
  /* Infinite loop */
  for(;;)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 80091da:	4b28      	ldr	r3, [pc, #160]	; (800927c <tpdoRequester+0xc4>)
 80091dc:	0018      	movs	r0, r3
 80091de:	f002 ff3b 	bl	800c058 <HAL_IWDG_Refresh>
	  osDelay(pdMS_TO_TICKS(TPDO_REQUESTER_TASK_DELAY_MS));
 80091e2:	2001      	movs	r0, #1
 80091e4:	f006 f830 	bl	800f248 <osDelay>
	  CO_LOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 80091e8:	4b25      	ldr	r3, [pc, #148]	; (8009280 <tpdoRequester+0xc8>)
 80091ea:	695b      	ldr	r3, [r3, #20]
 80091ec:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091ee:	f3ef 8210 	mrs	r2, PRIMASK
 80091f2:	61ba      	str	r2, [r7, #24]
  return(result);
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 80091f8:	b672      	cpsid	i
}
 80091fa:	46c0      	nop			; (mov r8, r8)

	  if(pendingVirtualInputMappings == 0) //check if there is any virtual input mapping pending
 80091fc:	4b21      	ldr	r3, [pc, #132]	; (8009284 <tpdoRequester+0xcc>)
 80091fe:	781b      	ldrb	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d030      	beq.n	8009266 <tpdoRequester+0xae>
	  {
		  continue;
	  }

	  if(OD_TPDOtransmitted(flags6010, 0) == false) //check if there is any 6010 Od tpdo transmited
 8009204:	69fb      	ldr	r3, [r7, #28]
 8009206:	2100      	movs	r1, #0
 8009208:	0018      	movs	r0, r3
 800920a:	f7ff ff47 	bl	800909c <OD_TPDOtransmitted>
 800920e:	1e03      	subs	r3, r0, #0
 8009210:	d02b      	beq.n	800926a <tpdoRequester+0xb2>
	  {
		  continue;
	  }

	  CO_LOCK_CAN_SEND(canOpenNodeSTM32.canOpenStack->CANmodule);
 8009212:	4b1b      	ldr	r3, [pc, #108]	; (8009280 <tpdoRequester+0xc8>)
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009218:	f3ef 8210 	mrs	r2, PRIMASK
 800921c:	617a      	str	r2, [r7, #20]
  return(result);
 800921e:	697a      	ldr	r2, [r7, #20]
 8009220:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8009222:	b672      	cpsid	i
}
 8009224:	46c0      	nop			; (mov r8, r8)

	  if(canOpenNodeSTM32.canOpenStack->TPDO[0].CANtxBuff->bufferFull == true)
 8009226:	4b16      	ldr	r3, [pc, #88]	; (8009280 <tpdoRequester+0xc8>)
 8009228:	695b      	ldr	r3, [r3, #20]
 800922a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800922c:	23a4      	movs	r3, #164	; 0xa4
 800922e:	005b      	lsls	r3, r3, #1
 8009230:	58d3      	ldr	r3, [r2, r3]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d01a      	beq.n	800926e <tpdoRequester+0xb6>
	  {
		  continue;
	  }

	  OD_requestTPDO(flags6010, 0);
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	2100      	movs	r1, #0
 800923c:	0018      	movs	r0, r3
 800923e:	f7ff fefb 	bl	8009038 <OD_requestTPDO>
	  CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 8009242:	4b0f      	ldr	r3, [pc, #60]	; (8009280 <tpdoRequester+0xc8>)
 8009244:	695b      	ldr	r3, [r3, #20]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800924a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f383 8810 	msr	PRIMASK, r3
}
 8009252:	46c0      	nop			; (mov r8, r8)
	  CO_UNLOCK_CAN_SEND(canOpenNodeSTM32.canOpenStack->CANmodule);
 8009254:	4b0a      	ldr	r3, [pc, #40]	; (8009280 <tpdoRequester+0xc8>)
 8009256:	695b      	ldr	r3, [r3, #20]
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	f383 8810 	msr	PRIMASK, r3
}
 8009264:	e004      	b.n	8009270 <tpdoRequester+0xb8>
		  continue;
 8009266:	46c0      	nop			; (mov r8, r8)
 8009268:	e7b7      	b.n	80091da <tpdoRequester+0x22>
		  continue;
 800926a:	46c0      	nop			; (mov r8, r8)
 800926c:	e7b5      	b.n	80091da <tpdoRequester+0x22>
		  continue;
 800926e:	46c0      	nop			; (mov r8, r8)
	  HAL_IWDG_Refresh(&hiwdg);
 8009270:	e7b3      	b.n	80091da <tpdoRequester+0x22>
 8009272:	46c0      	nop			; (mov r8, r8)
 8009274:	20000338 	.word	0x20000338
 8009278:	00006010 	.word	0x00006010
 800927c:	200056ac 	.word	0x200056ac
 8009280:	200055a8 	.word	0x200055a8
 8009284:	20005534 	.word	0x20005534

08009288 <CanOpenMenager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CanOpenMenager */
void CanOpenMenager(void *argument)
{
 8009288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800928a:	b09b      	sub	sp, #108	; 0x6c
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CanOpenMenager */
  setCanOpenID();
 8009290:	f000 f9e2 	bl	8009658 <setCanOpenID>
  readBuzzerInput();
 8009294:	f000 fa8e 	bl	80097b4 <readBuzzerInput>

  OD_extension_t virtualInputMappingExtension = {0, virtualInputMappingRead, OD_writeOriginal, 0};
 8009298:	2648      	movs	r6, #72	; 0x48
 800929a:	19bb      	adds	r3, r7, r6
 800929c:	4a59      	ldr	r2, [pc, #356]	; (8009404 <CanOpenMenager+0x17c>)
 800929e:	ca13      	ldmia	r2!, {r0, r1, r4}
 80092a0:	c313      	stmia	r3!, {r0, r1, r4}
 80092a2:	6812      	ldr	r2, [r2, #0]
 80092a4:	601a      	str	r2, [r3, #0]
  ODR_t result = OD_extension_init(OD_find(OD, 0x6010), &virtualInputMappingExtension);
 80092a6:	4b58      	ldr	r3, [pc, #352]	; (8009408 <CanOpenMenager+0x180>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a58      	ldr	r2, [pc, #352]	; (800940c <CanOpenMenager+0x184>)
 80092ac:	0011      	movs	r1, r2
 80092ae:	0018      	movs	r0, r3
 80092b0:	f7f8 fdb7 	bl	8001e22 <OD_find>
 80092b4:	0002      	movs	r2, r0
 80092b6:	2567      	movs	r5, #103	; 0x67
 80092b8:	197c      	adds	r4, r7, r5
 80092ba:	19bb      	adds	r3, r7, r6
 80092bc:	0019      	movs	r1, r3
 80092be:	0010      	movs	r0, r2
 80092c0:	f7ff ff18 	bl	80090f4 <OD_extension_init>
 80092c4:	0003      	movs	r3, r0
 80092c6:	7023      	strb	r3, [r4, #0]

  OD_extension_t virtualOutputMappingExtension = {0, OD_readOriginal, virtualOutputMappingWrite, 0};
 80092c8:	2638      	movs	r6, #56	; 0x38
 80092ca:	19bb      	adds	r3, r7, r6
 80092cc:	4a50      	ldr	r2, [pc, #320]	; (8009410 <CanOpenMenager+0x188>)
 80092ce:	ca13      	ldmia	r2!, {r0, r1, r4}
 80092d0:	c313      	stmia	r3!, {r0, r1, r4}
 80092d2:	6812      	ldr	r2, [r2, #0]
 80092d4:	601a      	str	r2, [r3, #0]
  result = OD_extension_init(OD_find(OD, 0x6011), &virtualOutputMappingExtension);
 80092d6:	4b4c      	ldr	r3, [pc, #304]	; (8009408 <CanOpenMenager+0x180>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a4e      	ldr	r2, [pc, #312]	; (8009414 <CanOpenMenager+0x18c>)
 80092dc:	0011      	movs	r1, r2
 80092de:	0018      	movs	r0, r3
 80092e0:	f7f8 fd9f 	bl	8001e22 <OD_find>
 80092e4:	0002      	movs	r2, r0
 80092e6:	197c      	adds	r4, r7, r5
 80092e8:	19bb      	adds	r3, r7, r6
 80092ea:	0019      	movs	r1, r3
 80092ec:	0010      	movs	r0, r2
 80092ee:	f7ff ff01 	bl	80090f4 <OD_extension_init>
 80092f2:	0003      	movs	r3, r0
 80092f4:	7023      	strb	r3, [r4, #0]

  OD_extension_t outputGroupExtension = {0, OD_readOriginal, outputGroupWrite, 0};
 80092f6:	2628      	movs	r6, #40	; 0x28
 80092f8:	19bb      	adds	r3, r7, r6
 80092fa:	4a47      	ldr	r2, [pc, #284]	; (8009418 <CanOpenMenager+0x190>)
 80092fc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80092fe:	c313      	stmia	r3!, {r0, r1, r4}
 8009300:	6812      	ldr	r2, [r2, #0]
 8009302:	601a      	str	r2, [r3, #0]
  result  = OD_extension_init(OD_find(OD, 0x6200), &outputGroupExtension);
 8009304:	4b40      	ldr	r3, [pc, #256]	; (8009408 <CanOpenMenager+0x180>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	22c4      	movs	r2, #196	; 0xc4
 800930a:	01d2      	lsls	r2, r2, #7
 800930c:	0011      	movs	r1, r2
 800930e:	0018      	movs	r0, r3
 8009310:	f7f8 fd87 	bl	8001e22 <OD_find>
 8009314:	0002      	movs	r2, r0
 8009316:	197c      	adds	r4, r7, r5
 8009318:	19bb      	adds	r3, r7, r6
 800931a:	0019      	movs	r1, r3
 800931c:	0010      	movs	r0, r2
 800931e:	f7ff fee9 	bl	80090f4 <OD_extension_init>
 8009322:	0003      	movs	r3, r0
 8009324:	7023      	strb	r3, [r4, #0]

  canOpenNodeSTM32.CANHandle = &hfdcan2;
 8009326:	4b3d      	ldr	r3, [pc, #244]	; (800941c <CanOpenMenager+0x194>)
 8009328:	4a3d      	ldr	r2, [pc, #244]	; (8009420 <CanOpenMenager+0x198>)
 800932a:	609a      	str	r2, [r3, #8]
  canOpenNodeSTM32.HWInitFunction = MX_FDCAN2_Init;
 800932c:	4b3b      	ldr	r3, [pc, #236]	; (800941c <CanOpenMenager+0x194>)
 800932e:	4a3d      	ldr	r2, [pc, #244]	; (8009424 <CanOpenMenager+0x19c>)
 8009330:	60da      	str	r2, [r3, #12]
  canOpenNodeSTM32.timerHandle = &htim14;
 8009332:	4b3a      	ldr	r3, [pc, #232]	; (800941c <CanOpenMenager+0x194>)
 8009334:	4a3c      	ldr	r2, [pc, #240]	; (8009428 <CanOpenMenager+0x1a0>)
 8009336:	605a      	str	r2, [r3, #4]
  canOpenNodeSTM32.desiredNodeID = getCanOpenID();
 8009338:	f000 fa22 	bl	8009780 <getCanOpenID>
 800933c:	0003      	movs	r3, r0
 800933e:	001a      	movs	r2, r3
 8009340:	4b36      	ldr	r3, [pc, #216]	; (800941c <CanOpenMenager+0x194>)
 8009342:	701a      	strb	r2, [r3, #0]

  if(getCanOpenBaudRate() == CANOPEN_BAUDRATE_125)
 8009344:	f000 fa26 	bl	8009794 <getCanOpenBaudRate>
 8009348:	1e03      	subs	r3, r0, #0
 800934a:	d103      	bne.n	8009354 <CanOpenMenager+0xcc>
  {
	  canOpenNodeSTM32.baudrate = 125;
 800934c:	4b33      	ldr	r3, [pc, #204]	; (800941c <CanOpenMenager+0x194>)
 800934e:	227d      	movs	r2, #125	; 0x7d
 8009350:	805a      	strh	r2, [r3, #2]
 8009352:	e002      	b.n	800935a <CanOpenMenager+0xd2>
  }
  else
  {
	  canOpenNodeSTM32.baudrate = 250;
 8009354:	4b31      	ldr	r3, [pc, #196]	; (800941c <CanOpenMenager+0x194>)
 8009356:	22fa      	movs	r2, #250	; 0xfa
 8009358:	805a      	strh	r2, [r3, #2]
  }

  uint32_t correctTpdo1CobId = COB_ID_ZERO + getCanOpenID();
 800935a:	f000 fa11 	bl	8009780 <getCanOpenID>
 800935e:	0003      	movs	r3, r0
 8009360:	2290      	movs	r2, #144	; 0x90
 8009362:	00d2      	lsls	r2, r2, #3
 8009364:	4694      	mov	ip, r2
 8009366:	4463      	add	r3, ip
 8009368:	663b      	str	r3, [r7, #96]	; 0x60

  //Set COB-ID for TPDO
  OD_entry_t *tpdoCommEntry = OD_find(OD, TPDO_INDEX);
 800936a:	4b27      	ldr	r3, [pc, #156]	; (8009408 <CanOpenMenager+0x180>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	22c0      	movs	r2, #192	; 0xc0
 8009370:	0152      	lsls	r2, r2, #5
 8009372:	0011      	movs	r1, r2
 8009374:	0018      	movs	r0, r3
 8009376:	f7f8 fd54 	bl	8001e22 <OD_find>
 800937a:	0003      	movs	r3, r0
 800937c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (tpdoCommEntry != NULL) {
 800937e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009380:	2b00      	cmp	r3, #0
 8009382:	d01b      	beq.n	80093bc <CanOpenMenager+0x134>
      OD_IO_t io;

      // Get subindex 1  COB-ID
      if (OD_getSub(tpdoCommEntry, 1, &io, 0) == ODR_OK) {
 8009384:	240c      	movs	r4, #12
 8009386:	193a      	adds	r2, r7, r4
 8009388:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800938a:	2300      	movs	r3, #0
 800938c:	2101      	movs	r1, #1
 800938e:	f7f8 fdc3 	bl	8001f18 <OD_getSub>
 8009392:	1e03      	subs	r3, r0, #0
 8009394:	d112      	bne.n	80093bc <CanOpenMenager+0x134>
          uint32_t *cobIdPtr = (uint32_t *)io.stream.dataOrig;
 8009396:	193b      	adds	r3, r7, r4
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	65bb      	str	r3, [r7, #88]	; 0x58

          // Disable PDO temporarily (set bit 31)
          *cobIdPtr |= 0x80000000;
 800939c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2280      	movs	r2, #128	; 0x80
 80093a2:	0612      	lsls	r2, r2, #24
 80093a4:	431a      	orrs	r2, r3
 80093a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093a8:	601a      	str	r2, [r3, #0]

          // Update COB-ID
          *cobIdPtr = correctTpdo1CobId;
 80093aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80093ae:	601a      	str	r2, [r3, #0]

          // Re-enable PDO (clear bit 31)
          *cobIdPtr &= ~0x80000000;
 80093b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	005b      	lsls	r3, r3, #1
 80093b6:	085a      	lsrs	r2, r3, #1
 80093b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80093ba:	601a      	str	r2, [r3, #0]
      }
  }

  canopen_app_init(&canOpenNodeSTM32);
 80093bc:	4b17      	ldr	r3, [pc, #92]	; (800941c <CanOpenMenager+0x194>)
 80093be:	0018      	movs	r0, r3
 80093c0:	f7fe fb64 	bl	8007a8c <canopen_app_init>
  CO_NMT_initCallbackChanged(canOpenNodeSTM32.canOpenStack->NMT, nmtStateChangedCallback);
 80093c4:	4b15      	ldr	r3, [pc, #84]	; (800941c <CanOpenMenager+0x194>)
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	691b      	ldr	r3, [r3, #16]
 80093ca:	4a18      	ldr	r2, [pc, #96]	; (800942c <CanOpenMenager+0x1a4>)
 80093cc:	0011      	movs	r1, r2
 80093ce:	0018      	movs	r0, r3
 80093d0:	f7f8 fb0c 	bl	80019ec <CO_NMT_initCallbackChanged>
  /* Infinite loop */
  for(;;)
  {
    HAL_IWDG_Refresh(&hiwdg);
 80093d4:	4b16      	ldr	r3, [pc, #88]	; (8009430 <CanOpenMenager+0x1a8>)
 80093d6:	0018      	movs	r0, r3
 80093d8:	f002 fe3e 	bl	800c058 <HAL_IWDG_Refresh>
	HAL_GPIO_WritePin(CAN_OK_GPIO_Port, CAN_OK_Pin , canOpenNodeSTM32.outStatusLEDGreen);
 80093dc:	4b0f      	ldr	r3, [pc, #60]	; (800941c <CanOpenMenager+0x194>)
 80093de:	7c1b      	ldrb	r3, [r3, #16]
 80093e0:	4814      	ldr	r0, [pc, #80]	; (8009434 <CanOpenMenager+0x1ac>)
 80093e2:	001a      	movs	r2, r3
 80093e4:	2104      	movs	r1, #4
 80093e6:	f002 fdb4 	bl	800bf52 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_FAULT_GPIO_Port, CAN_FAULT_Pin, canOpenNodeSTM32.outStatusLEDRed);
 80093ea:	4b0c      	ldr	r3, [pc, #48]	; (800941c <CanOpenMenager+0x194>)
 80093ec:	7c5b      	ldrb	r3, [r3, #17]
 80093ee:	4811      	ldr	r0, [pc, #68]	; (8009434 <CanOpenMenager+0x1ac>)
 80093f0:	001a      	movs	r2, r3
 80093f2:	2108      	movs	r1, #8
 80093f4:	f002 fdad 	bl	800bf52 <HAL_GPIO_WritePin>

	canopen_app_process();
 80093f8:	f7fe fcb2 	bl	8007d60 <canopen_app_process>

	osDelay(pdMS_TO_TICKS(CANOPEN_TASK_DELAY_MS));
 80093fc:	2001      	movs	r0, #1
 80093fe:	f005 ff23 	bl	800f248 <osDelay>
    HAL_IWDG_Refresh(&hiwdg);
 8009402:	e7e7      	b.n	80093d4 <CanOpenMenager+0x14c>
 8009404:	080128dc 	.word	0x080128dc
 8009408:	20000338 	.word	0x20000338
 800940c:	00006010 	.word	0x00006010
 8009410:	080128ec 	.word	0x080128ec
 8009414:	00006011 	.word	0x00006011
 8009418:	080128fc 	.word	0x080128fc
 800941c:	200055a8 	.word	0x200055a8
 8009420:	20005648 	.word	0x20005648
 8009424:	080097f5 	.word	0x080097f5
 8009428:	20005754 	.word	0x20005754
 800942c:	08008ba1 	.word	0x08008ba1
 8009430:	200056ac 	.word	0x200056ac
 8009434:	50001000 	.word	0x50001000

08009438 <InputCheck>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InputCheck */
void InputCheck(void *argument)
{
 8009438:	b5b0      	push	{r4, r5, r7, lr}
 800943a:	b090      	sub	sp, #64	; 0x40
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InputCheck */
  /* Infinite loop */
  const OD_entry_t *entry = OD_find(OD, 0x6100);
 8009440:	4b7d      	ldr	r3, [pc, #500]	; (8009638 <InputCheck+0x200>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	22c2      	movs	r2, #194	; 0xc2
 8009446:	01d2      	lsls	r2, r2, #7
 8009448:	0011      	movs	r1, r2
 800944a:	0018      	movs	r0, r3
 800944c:	f7f8 fce9 	bl	8001e22 <OD_find>
 8009450:	0003      	movs	r3, r0
 8009452:	63bb      	str	r3, [r7, #56]	; 0x38
  static uint16_t buzzer_counter = 0;

  for(;;)
  {
	HAL_IWDG_Refresh(&hiwdg);
 8009454:	4b79      	ldr	r3, [pc, #484]	; (800963c <InputCheck+0x204>)
 8009456:	0018      	movs	r0, r3
 8009458:	f002 fdfe 	bl	800c058 <HAL_IWDG_Refresh>
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 800945c:	233f      	movs	r3, #63	; 0x3f
 800945e:	18fb      	adds	r3, r7, r3
 8009460:	2201      	movs	r2, #1
 8009462:	701a      	strb	r2, [r3, #0]
 8009464:	e0dd      	b.n	8009622 <InputCheck+0x1ea>
	{
		if(!buzzer_counter)
 8009466:	4b76      	ldr	r3, [pc, #472]	; (8009640 <InputCheck+0x208>)
 8009468:	881b      	ldrh	r3, [r3, #0]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d105      	bne.n	800947a <InputCheck+0x42>
		{
			HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 800946e:	4b75      	ldr	r3, [pc, #468]	; (8009644 <InputCheck+0x20c>)
 8009470:	2100      	movs	r1, #0
 8009472:	0018      	movs	r0, r3
 8009474:	f003 fffa 	bl	800d46c <HAL_TIM_PWM_Stop>
 8009478:	e005      	b.n	8009486 <InputCheck+0x4e>
		}
		else
		{
			buzzer_counter--;
 800947a:	4b71      	ldr	r3, [pc, #452]	; (8009640 <InputCheck+0x208>)
 800947c:	881b      	ldrh	r3, [r3, #0]
 800947e:	3b01      	subs	r3, #1
 8009480:	b29a      	uxth	r2, r3
 8009482:	4b6f      	ldr	r3, [pc, #444]	; (8009640 <InputCheck+0x208>)
 8009484:	801a      	strh	r2, [r3, #0]
		}

		OD_IO_t io;
		{
			ODR_t result = OD_getSub(entry, subIndex, &io, 0);
 8009486:	2337      	movs	r3, #55	; 0x37
 8009488:	18fc      	adds	r4, r7, r3
 800948a:	2508      	movs	r5, #8
 800948c:	197a      	adds	r2, r7, r5
 800948e:	233f      	movs	r3, #63	; 0x3f
 8009490:	18fb      	adds	r3, r7, r3
 8009492:	7819      	ldrb	r1, [r3, #0]
 8009494:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009496:	2300      	movs	r3, #0
 8009498:	f7f8 fd3e 	bl	8001f18 <OD_getSub>
 800949c:	0003      	movs	r3, r0
 800949e:	7023      	strb	r3, [r4, #0]
		}
		CO_LOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 80094a0:	4b69      	ldr	r3, [pc, #420]	; (8009648 <InputCheck+0x210>)
 80094a2:	695b      	ldr	r3, [r3, #20]
 80094a4:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094a6:	f3ef 8210 	mrs	r2, PRIMASK
 80094aa:	62ba      	str	r2, [r7, #40]	; 0x28
  return(result);
 80094ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094ae:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 80094b0:	b672      	cpsid	i
}
 80094b2:	46c0      	nop			; (mov r8, r8)

		//check if input is enabled
		uint8_t enabledInput = 0;
 80094b4:	233e      	movs	r3, #62	; 0x3e
 80094b6:	18fb      	adds	r3, r7, r3
 80094b8:	2200      	movs	r2, #0
 80094ba:	701a      	strb	r2, [r3, #0]
		uint8_t *identifier = (uint8_t *)io.stream.dataOrig;
 80094bc:	197b      	adds	r3, r7, r5
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	633b      	str	r3, [r7, #48]	; 0x30
		uint8_t state = 0;
 80094c2:	233d      	movs	r3, #61	; 0x3d
 80094c4:	18fb      	adds	r3, r7, r3
 80094c6:	2200      	movs	r2, #0
 80094c8:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 5; ++i)
 80094ca:	233c      	movs	r3, #60	; 0x3c
 80094cc:	18fb      	adds	r3, r7, r3
 80094ce:	2200      	movs	r2, #0
 80094d0:	701a      	strb	r2, [r3, #0]
 80094d2:	e012      	b.n	80094fa <InputCheck+0xc2>
		{
			if(identifier[i])
 80094d4:	233c      	movs	r3, #60	; 0x3c
 80094d6:	18fb      	adds	r3, r7, r3
 80094d8:	781b      	ldrb	r3, [r3, #0]
 80094da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094dc:	18d3      	adds	r3, r2, r3
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d004      	beq.n	80094ee <InputCheck+0xb6>
			{
				enabledInput = 1;
 80094e4:	233e      	movs	r3, #62	; 0x3e
 80094e6:	18fb      	adds	r3, r7, r3
 80094e8:	2201      	movs	r2, #1
 80094ea:	701a      	strb	r2, [r3, #0]
				break;
 80094ec:	e00a      	b.n	8009504 <InputCheck+0xcc>
		for(uint8_t i = 0; i < 5; ++i)
 80094ee:	223c      	movs	r2, #60	; 0x3c
 80094f0:	18bb      	adds	r3, r7, r2
 80094f2:	18ba      	adds	r2, r7, r2
 80094f4:	7812      	ldrb	r2, [r2, #0]
 80094f6:	3201      	adds	r2, #1
 80094f8:	701a      	strb	r2, [r3, #0]
 80094fa:	233c      	movs	r3, #60	; 0x3c
 80094fc:	18fb      	adds	r3, r7, r3
 80094fe:	781b      	ldrb	r3, [r3, #0]
 8009500:	2b04      	cmp	r3, #4
 8009502:	d9e7      	bls.n	80094d4 <InputCheck+0x9c>
			}
		}

		if(enabledInput)
 8009504:	233e      	movs	r3, #62	; 0x3e
 8009506:	18fb      	adds	r3, r7, r3
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d01a      	beq.n	8009544 <InputCheck+0x10c>
		{
			state = HAL_GPIO_ReadPin(digitalInput[subIndex - 1].port, digitalInput[subIndex - 1].pin);
 800950e:	213f      	movs	r1, #63	; 0x3f
 8009510:	187b      	adds	r3, r7, r1
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	1e5a      	subs	r2, r3, #1
 8009516:	4b4d      	ldr	r3, [pc, #308]	; (800964c <InputCheck+0x214>)
 8009518:	00d2      	lsls	r2, r2, #3
 800951a:	58d0      	ldr	r0, [r2, r3]
 800951c:	187b      	adds	r3, r7, r1
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	3b01      	subs	r3, #1
 8009522:	4a4a      	ldr	r2, [pc, #296]	; (800964c <InputCheck+0x214>)
 8009524:	00db      	lsls	r3, r3, #3
 8009526:	18d3      	adds	r3, r2, r3
 8009528:	3304      	adds	r3, #4
 800952a:	881b      	ldrh	r3, [r3, #0]
 800952c:	253d      	movs	r5, #61	; 0x3d
 800952e:	197c      	adds	r4, r7, r5
 8009530:	0019      	movs	r1, r3
 8009532:	f002 fcf1 	bl	800bf18 <HAL_GPIO_ReadPin>
 8009536:	0003      	movs	r3, r0
 8009538:	7023      	strb	r3, [r4, #0]
			identifier[5] = state;
 800953a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800953c:	3305      	adds	r3, #5
 800953e:	197a      	adds	r2, r7, r5
 8009540:	7812      	ldrb	r2, [r2, #0]
 8009542:	701a      	strb	r2, [r3, #0]
		}

		// check if input has changed
		uint8_t inputChanged = memcmp(virtualInputMapping[subIndex - 1].InputFunctionID, identifier, sizeof(virtualInputMapping[subIndex - 1].InputFunctionID)) == 0;
 8009544:	243f      	movs	r4, #63	; 0x3f
 8009546:	193b      	adds	r3, r7, r4
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	1e5a      	subs	r2, r3, #1
 800954c:	0013      	movs	r3, r2
 800954e:	00db      	lsls	r3, r3, #3
 8009550:	1a9b      	subs	r3, r3, r2
 8009552:	4a3f      	ldr	r2, [pc, #252]	; (8009650 <InputCheck+0x218>)
 8009554:	189b      	adds	r3, r3, r2
 8009556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009558:	2206      	movs	r2, #6
 800955a:	0018      	movs	r0, r3
 800955c:	f008 fa28 	bl	80119b0 <memcmp>
 8009560:	0003      	movs	r3, r0
 8009562:	425a      	negs	r2, r3
 8009564:	4153      	adcs	r3, r2
 8009566:	b2da      	uxtb	r2, r3
 8009568:	212f      	movs	r1, #47	; 0x2f
 800956a:	187b      	adds	r3, r7, r1
 800956c:	701a      	strb	r2, [r3, #0]

		if(inputChanged)
 800956e:	187b      	adds	r3, r7, r1
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d14c      	bne.n	8009610 <InputCheck+0x1d8>
		{
			continue;
		}

		memcpy(virtualInputMapping[subIndex - 1].InputFunctionID, identifier, sizeof(virtualInputMapping[subIndex - 1].InputFunctionID));
 8009576:	193b      	adds	r3, r7, r4
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	1e5a      	subs	r2, r3, #1
 800957c:	0013      	movs	r3, r2
 800957e:	00db      	lsls	r3, r3, #3
 8009580:	1a9b      	subs	r3, r3, r2
 8009582:	4a33      	ldr	r2, [pc, #204]	; (8009650 <InputCheck+0x218>)
 8009584:	189b      	adds	r3, r3, r2
 8009586:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009588:	2206      	movs	r2, #6
 800958a:	0018      	movs	r0, r3
 800958c:	f008 fa1e 	bl	80119cc <memcpy>

		if((subIndex == 1 || subIndex == 2) && getBuzzerOnOff() && state)
 8009590:	193b      	adds	r3, r7, r4
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	2b01      	cmp	r3, #1
 8009596:	d003      	beq.n	80095a0 <InputCheck+0x168>
 8009598:	193b      	adds	r3, r7, r4
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	2b02      	cmp	r3, #2
 800959e:	d110      	bne.n	80095c2 <InputCheck+0x18a>
 80095a0:	f000 f91e 	bl	80097e0 <getBuzzerOnOff>
 80095a4:	1e03      	subs	r3, r0, #0
 80095a6:	d00c      	beq.n	80095c2 <InputCheck+0x18a>
 80095a8:	233d      	movs	r3, #61	; 0x3d
 80095aa:	18fb      	adds	r3, r7, r3
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d007      	beq.n	80095c2 <InputCheck+0x18a>
		{
			HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 80095b2:	4b24      	ldr	r3, [pc, #144]	; (8009644 <InputCheck+0x20c>)
 80095b4:	2100      	movs	r1, #0
 80095b6:	0018      	movs	r0, r3
 80095b8:	f003 fe68 	bl	800d28c <HAL_TIM_PWM_Start>
			buzzer_counter = BUZZER_TIME;
 80095bc:	4b20      	ldr	r3, [pc, #128]	; (8009640 <InputCheck+0x208>)
 80095be:	2264      	movs	r2, #100	; 0x64
 80095c0:	801a      	strh	r2, [r3, #0]
		}

		if(virtualInputMapping[subIndex - 1].pending) //check if already pending
 80095c2:	203f      	movs	r0, #63	; 0x3f
 80095c4:	183b      	adds	r3, r7, r0
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	1e5a      	subs	r2, r3, #1
 80095ca:	4921      	ldr	r1, [pc, #132]	; (8009650 <InputCheck+0x218>)
 80095cc:	0013      	movs	r3, r2
 80095ce:	00db      	lsls	r3, r3, #3
 80095d0:	1a9b      	subs	r3, r3, r2
 80095d2:	18cb      	adds	r3, r1, r3
 80095d4:	3306      	adds	r3, #6
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d11b      	bne.n	8009614 <InputCheck+0x1dc>
		{
			continue;
		}

		virtualInputMapping[subIndex - 1].pending = 1;
 80095dc:	183b      	adds	r3, r7, r0
 80095de:	781b      	ldrb	r3, [r3, #0]
 80095e0:	1e5a      	subs	r2, r3, #1
 80095e2:	491b      	ldr	r1, [pc, #108]	; (8009650 <InputCheck+0x218>)
 80095e4:	0013      	movs	r3, r2
 80095e6:	00db      	lsls	r3, r3, #3
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	18cb      	adds	r3, r1, r3
 80095ec:	3306      	adds	r3, #6
 80095ee:	2201      	movs	r2, #1
 80095f0:	701a      	strb	r2, [r3, #0]
		++pendingVirtualInputMappings;
 80095f2:	4b18      	ldr	r3, [pc, #96]	; (8009654 <InputCheck+0x21c>)
 80095f4:	781b      	ldrb	r3, [r3, #0]
 80095f6:	3301      	adds	r3, #1
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	4b16      	ldr	r3, [pc, #88]	; (8009654 <InputCheck+0x21c>)
 80095fc:	701a      	strb	r2, [r3, #0]

		CO_UNLOCK_OD(canOpenNodeSTM32.canOpenStack->CANmodule);
 80095fe:	4b12      	ldr	r3, [pc, #72]	; (8009648 <InputCheck+0x210>)
 8009600:	695b      	ldr	r3, [r3, #20]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009606:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	f383 8810 	msr	PRIMASK, r3
}
 800960e:	e002      	b.n	8009616 <InputCheck+0x1de>
			continue;
 8009610:	46c0      	nop			; (mov r8, r8)
 8009612:	e000      	b.n	8009616 <InputCheck+0x1de>
			continue;
 8009614:	46c0      	nop			; (mov r8, r8)
	for(uint8_t subIndex = 1; subIndex <= OD_CNT_ARR_6100; ++subIndex)
 8009616:	223f      	movs	r2, #63	; 0x3f
 8009618:	18bb      	adds	r3, r7, r2
 800961a:	18ba      	adds	r2, r7, r2
 800961c:	7812      	ldrb	r2, [r2, #0]
 800961e:	3201      	adds	r2, #1
 8009620:	701a      	strb	r2, [r3, #0]
 8009622:	233f      	movs	r3, #63	; 0x3f
 8009624:	18fb      	adds	r3, r7, r3
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	2b10      	cmp	r3, #16
 800962a:	d800      	bhi.n	800962e <InputCheck+0x1f6>
 800962c:	e71b      	b.n	8009466 <InputCheck+0x2e>

	}

    osDelay(pdMS_TO_TICKS(INPUT_CHECK_TASK_DELAY_MS));
 800962e:	2014      	movs	r0, #20
 8009630:	f005 fe0a 	bl	800f248 <osDelay>
	HAL_IWDG_Refresh(&hiwdg);
 8009634:	e70e      	b.n	8009454 <InputCheck+0x1c>
 8009636:	46c0      	nop			; (mov r8, r8)
 8009638:	20000338 	.word	0x20000338
 800963c:	200056ac 	.word	0x200056ac
 8009640:	20000728 	.word	0x20000728
 8009644:	20005708 	.word	0x20005708
 8009648:	200055a8 	.word	0x200055a8
 800964c:	2000033c 	.word	0x2000033c
 8009650:	20005538 	.word	0x20005538
 8009654:	20005534 	.word	0x20005534

08009658 <setCanOpenID>:
static CanOpenNodeID canOpenNodeID;
static uint8_t buzzerOnOff;


void setCanOpenID(void)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	af00      	add	r7, sp, #0
	canOpenNodeID.id_0 = !HAL_GPIO_ReadPin(ADD_S0_GPIO_Port, ADD_S0_Pin);
 800965c:	4b44      	ldr	r3, [pc, #272]	; (8009770 <setCanOpenID+0x118>)
 800965e:	2108      	movs	r1, #8
 8009660:	0018      	movs	r0, r3
 8009662:	f002 fc59 	bl	800bf18 <HAL_GPIO_ReadPin>
 8009666:	0003      	movs	r3, r0
 8009668:	425a      	negs	r2, r3
 800966a:	4153      	adcs	r3, r2
 800966c:	b2da      	uxtb	r2, r3
 800966e:	4b41      	ldr	r3, [pc, #260]	; (8009774 <setCanOpenID+0x11c>)
 8009670:	2101      	movs	r1, #1
 8009672:	400a      	ands	r2, r1
 8009674:	0010      	movs	r0, r2
 8009676:	781a      	ldrb	r2, [r3, #0]
 8009678:	2101      	movs	r1, #1
 800967a:	438a      	bics	r2, r1
 800967c:	1c11      	adds	r1, r2, #0
 800967e:	1c02      	adds	r2, r0, #0
 8009680:	430a      	orrs	r2, r1
 8009682:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_1 = !HAL_GPIO_ReadPin(ADD_S1_GPIO_Port, ADD_S1_Pin);
 8009684:	2380      	movs	r3, #128	; 0x80
 8009686:	021b      	lsls	r3, r3, #8
 8009688:	4a3b      	ldr	r2, [pc, #236]	; (8009778 <setCanOpenID+0x120>)
 800968a:	0019      	movs	r1, r3
 800968c:	0010      	movs	r0, r2
 800968e:	f002 fc43 	bl	800bf18 <HAL_GPIO_ReadPin>
 8009692:	0003      	movs	r3, r0
 8009694:	425a      	negs	r2, r3
 8009696:	4153      	adcs	r3, r2
 8009698:	b2da      	uxtb	r2, r3
 800969a:	4b36      	ldr	r3, [pc, #216]	; (8009774 <setCanOpenID+0x11c>)
 800969c:	2101      	movs	r1, #1
 800969e:	400a      	ands	r2, r1
 80096a0:	1890      	adds	r0, r2, r2
 80096a2:	781a      	ldrb	r2, [r3, #0]
 80096a4:	2102      	movs	r1, #2
 80096a6:	438a      	bics	r2, r1
 80096a8:	1c11      	adds	r1, r2, #0
 80096aa:	1c02      	adds	r2, r0, #0
 80096ac:	430a      	orrs	r2, r1
 80096ae:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_2 = !HAL_GPIO_ReadPin(ADD_S2_GPIO_Port, ADD_S2_Pin);
 80096b0:	2380      	movs	r3, #128	; 0x80
 80096b2:	01db      	lsls	r3, r3, #7
 80096b4:	4a30      	ldr	r2, [pc, #192]	; (8009778 <setCanOpenID+0x120>)
 80096b6:	0019      	movs	r1, r3
 80096b8:	0010      	movs	r0, r2
 80096ba:	f002 fc2d 	bl	800bf18 <HAL_GPIO_ReadPin>
 80096be:	0003      	movs	r3, r0
 80096c0:	425a      	negs	r2, r3
 80096c2:	4153      	adcs	r3, r2
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	4b2b      	ldr	r3, [pc, #172]	; (8009774 <setCanOpenID+0x11c>)
 80096c8:	2101      	movs	r1, #1
 80096ca:	400a      	ands	r2, r1
 80096cc:	0090      	lsls	r0, r2, #2
 80096ce:	781a      	ldrb	r2, [r3, #0]
 80096d0:	2104      	movs	r1, #4
 80096d2:	438a      	bics	r2, r1
 80096d4:	1c11      	adds	r1, r2, #0
 80096d6:	1c02      	adds	r2, r0, #0
 80096d8:	430a      	orrs	r2, r1
 80096da:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_3 = !HAL_GPIO_ReadPin(ADD_S3_GPIO_Port, ADD_S3_Pin);
 80096dc:	2380      	movs	r3, #128	; 0x80
 80096de:	019b      	lsls	r3, r3, #6
 80096e0:	4a25      	ldr	r2, [pc, #148]	; (8009778 <setCanOpenID+0x120>)
 80096e2:	0019      	movs	r1, r3
 80096e4:	0010      	movs	r0, r2
 80096e6:	f002 fc17 	bl	800bf18 <HAL_GPIO_ReadPin>
 80096ea:	0003      	movs	r3, r0
 80096ec:	425a      	negs	r2, r3
 80096ee:	4153      	adcs	r3, r2
 80096f0:	b2da      	uxtb	r2, r3
 80096f2:	4b20      	ldr	r3, [pc, #128]	; (8009774 <setCanOpenID+0x11c>)
 80096f4:	2101      	movs	r1, #1
 80096f6:	400a      	ands	r2, r1
 80096f8:	00d0      	lsls	r0, r2, #3
 80096fa:	781a      	ldrb	r2, [r3, #0]
 80096fc:	2108      	movs	r1, #8
 80096fe:	438a      	bics	r2, r1
 8009700:	1c11      	adds	r1, r2, #0
 8009702:	1c02      	adds	r2, r0, #0
 8009704:	430a      	orrs	r2, r1
 8009706:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_4 = !HAL_GPIO_ReadPin(ADD_S4_GPIO_Port, ADD_S4_Pin);
 8009708:	2380      	movs	r3, #128	; 0x80
 800970a:	015b      	lsls	r3, r3, #5
 800970c:	4a1a      	ldr	r2, [pc, #104]	; (8009778 <setCanOpenID+0x120>)
 800970e:	0019      	movs	r1, r3
 8009710:	0010      	movs	r0, r2
 8009712:	f002 fc01 	bl	800bf18 <HAL_GPIO_ReadPin>
 8009716:	0003      	movs	r3, r0
 8009718:	425a      	negs	r2, r3
 800971a:	4153      	adcs	r3, r2
 800971c:	b2da      	uxtb	r2, r3
 800971e:	4b15      	ldr	r3, [pc, #84]	; (8009774 <setCanOpenID+0x11c>)
 8009720:	2101      	movs	r1, #1
 8009722:	400a      	ands	r2, r1
 8009724:	0110      	lsls	r0, r2, #4
 8009726:	781a      	ldrb	r2, [r3, #0]
 8009728:	2110      	movs	r1, #16
 800972a:	438a      	bics	r2, r1
 800972c:	1c11      	adds	r1, r2, #0
 800972e:	1c02      	adds	r2, r0, #0
 8009730:	430a      	orrs	r2, r1
 8009732:	701a      	strb	r2, [r3, #0]
	canOpenNodeID.id_5 = !HAL_GPIO_ReadPin(ADD_S5_GPIO_Port, ADD_S5_Pin);
 8009734:	4b11      	ldr	r3, [pc, #68]	; (800977c <setCanOpenID+0x124>)
 8009736:	2140      	movs	r1, #64	; 0x40
 8009738:	0018      	movs	r0, r3
 800973a:	f002 fbed 	bl	800bf18 <HAL_GPIO_ReadPin>
 800973e:	0003      	movs	r3, r0
 8009740:	425a      	negs	r2, r3
 8009742:	4153      	adcs	r3, r2
 8009744:	b2da      	uxtb	r2, r3
 8009746:	4b0b      	ldr	r3, [pc, #44]	; (8009774 <setCanOpenID+0x11c>)
 8009748:	2101      	movs	r1, #1
 800974a:	400a      	ands	r2, r1
 800974c:	0150      	lsls	r0, r2, #5
 800974e:	781a      	ldrb	r2, [r3, #0]
 8009750:	2120      	movs	r1, #32
 8009752:	438a      	bics	r2, r1
 8009754:	1c11      	adds	r1, r2, #0
 8009756:	1c02      	adds	r2, r0, #0
 8009758:	430a      	orrs	r2, r1
 800975a:	701a      	strb	r2, [r3, #0]

	canOpenNodeID.nodeID += DEFAULT_NODE_ID;
 800975c:	4b05      	ldr	r3, [pc, #20]	; (8009774 <setCanOpenID+0x11c>)
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	3315      	adds	r3, #21
 8009762:	b2da      	uxtb	r2, r3
 8009764:	4b03      	ldr	r3, [pc, #12]	; (8009774 <setCanOpenID+0x11c>)
 8009766:	701a      	strb	r2, [r3, #0]
}
 8009768:	46c0      	nop			; (mov r8, r8)
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	46c0      	nop			; (mov r8, r8)
 8009770:	50001400 	.word	0x50001400
 8009774:	2000072c 	.word	0x2000072c
 8009778:	50000800 	.word	0x50000800
 800977c:	50001000 	.word	0x50001000

08009780 <getCanOpenID>:
 *
 * \return canOpenID
 */

uint8_t getCanOpenID(void)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	af00      	add	r7, sp, #0
	return canOpenNodeID.nodeID;
 8009784:	4b02      	ldr	r3, [pc, #8]	; (8009790 <getCanOpenID+0x10>)
 8009786:	781b      	ldrb	r3, [r3, #0]
}
 8009788:	0018      	movs	r0, r3
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	46c0      	nop			; (mov r8, r8)
 8009790:	2000072c 	.word	0x2000072c

08009794 <getCanOpenBaudRate>:

uint8_t getCanOpenBaudRate(void)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	af00      	add	r7, sp, #0
	return !HAL_GPIO_ReadPin(CAN_BUAD_RATE_GPIO_Port, CAN_BUAD_RATE_Pin);
 8009798:	4b05      	ldr	r3, [pc, #20]	; (80097b0 <getCanOpenBaudRate+0x1c>)
 800979a:	2120      	movs	r1, #32
 800979c:	0018      	movs	r0, r3
 800979e:	f002 fbbb 	bl	800bf18 <HAL_GPIO_ReadPin>
 80097a2:	0003      	movs	r3, r0
 80097a4:	425a      	negs	r2, r3
 80097a6:	4153      	adcs	r3, r2
 80097a8:	b2db      	uxtb	r3, r3
}
 80097aa:	0018      	movs	r0, r3
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}
 80097b0:	50001000 	.word	0x50001000

080097b4 <readBuzzerInput>:

void readBuzzerInput(void)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	af00      	add	r7, sp, #0
	buzzerOnOff = !HAL_GPIO_ReadPin(BUZZER_IN_GPIO_Port, BUZZER_IN_Pin);
 80097b8:	4b07      	ldr	r3, [pc, #28]	; (80097d8 <readBuzzerInput+0x24>)
 80097ba:	2110      	movs	r1, #16
 80097bc:	0018      	movs	r0, r3
 80097be:	f002 fbab 	bl	800bf18 <HAL_GPIO_ReadPin>
 80097c2:	0003      	movs	r3, r0
 80097c4:	425a      	negs	r2, r3
 80097c6:	4153      	adcs	r3, r2
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	001a      	movs	r2, r3
 80097cc:	4b03      	ldr	r3, [pc, #12]	; (80097dc <readBuzzerInput+0x28>)
 80097ce:	701a      	strb	r2, [r3, #0]
}
 80097d0:	46c0      	nop			; (mov r8, r8)
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	46c0      	nop			; (mov r8, r8)
 80097d8:	50001000 	.word	0x50001000
 80097dc:	2000072d 	.word	0x2000072d

080097e0 <getBuzzerOnOff>:

uint8_t getBuzzerOnOff(void)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	af00      	add	r7, sp, #0
	return buzzerOnOff;
 80097e4:	4b02      	ldr	r3, [pc, #8]	; (80097f0 <getBuzzerOnOff+0x10>)
 80097e6:	781b      	ldrb	r3, [r3, #0]
}
 80097e8:	0018      	movs	r0, r3
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}
 80097ee:	46c0      	nop			; (mov r8, r8)
 80097f0:	2000072d 	.word	0x2000072d

080097f4 <MX_FDCAN2_Init>:
  /* USER CODE END FDCAN1_Init 2 */

}
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80097f8:	4b22      	ldr	r3, [pc, #136]	; (8009884 <MX_FDCAN2_Init+0x90>)
 80097fa:	4a23      	ldr	r2, [pc, #140]	; (8009888 <MX_FDCAN2_Init+0x94>)
 80097fc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80097fe:	4b21      	ldr	r3, [pc, #132]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009800:	2200      	movs	r2, #0
 8009802:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8009804:	4b1f      	ldr	r3, [pc, #124]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009806:	2200      	movs	r2, #0
 8009808:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 800980a:	4b1e      	ldr	r3, [pc, #120]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800980c:	2201      	movs	r2, #1
 800980e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = ENABLE;
 8009810:	4b1c      	ldr	r3, [pc, #112]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009812:	2201      	movs	r2, #1
 8009814:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8009816:	4b1b      	ldr	r3, [pc, #108]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009818:	2201      	movs	r2, #1
 800981a:	749a      	strb	r2, [r3, #18]

  if(getCanOpenBaudRate() == CANOPEN_BAUDRATE_125)
 800981c:	f7ff ffba 	bl	8009794 <getCanOpenBaudRate>
 8009820:	1e03      	subs	r3, r0, #0
 8009822:	d103      	bne.n	800982c <MX_FDCAN2_Init+0x38>
  {
	  hfdcan2.Init.NominalPrescaler = 32;
 8009824:	4b17      	ldr	r3, [pc, #92]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009826:	2220      	movs	r2, #32
 8009828:	615a      	str	r2, [r3, #20]
 800982a:	e002      	b.n	8009832 <MX_FDCAN2_Init+0x3e>
  }
  else
  {
	  hfdcan2.Init.NominalPrescaler = 16;
 800982c:	4b15      	ldr	r3, [pc, #84]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800982e:	2210      	movs	r2, #16
 8009830:	615a      	str	r2, [r3, #20]
  }

  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8009832:	4b14      	ldr	r3, [pc, #80]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009834:	2201      	movs	r2, #1
 8009836:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8009838:	4b12      	ldr	r3, [pc, #72]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800983a:	220d      	movs	r2, #13
 800983c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800983e:	4b11      	ldr	r3, [pc, #68]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009840:	2202      	movs	r2, #2
 8009842:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 32;
 8009844:	4b0f      	ldr	r3, [pc, #60]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009846:	2220      	movs	r2, #32
 8009848:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800984a:	4b0e      	ldr	r3, [pc, #56]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800984c:	2201      	movs	r2, #1
 800984e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8009850:	4b0c      	ldr	r3, [pc, #48]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009852:	220d      	movs	r2, #13
 8009854:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8009856:	4b0b      	ldr	r3, [pc, #44]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009858:	2202      	movs	r2, #2
 800985a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800985c:	4b09      	ldr	r3, [pc, #36]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800985e:	2200      	movs	r2, #0
 8009860:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8009862:	4b08      	ldr	r3, [pc, #32]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009864:	2200      	movs	r2, #0
 8009866:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8009868:	4b06      	ldr	r3, [pc, #24]	; (8009884 <MX_FDCAN2_Init+0x90>)
 800986a:	2200      	movs	r2, #0
 800986c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800986e:	4b05      	ldr	r3, [pc, #20]	; (8009884 <MX_FDCAN2_Init+0x90>)
 8009870:	0018      	movs	r0, r3
 8009872:	f001 f98f 	bl	800ab94 <HAL_FDCAN_Init>
 8009876:	1e03      	subs	r3, r0, #0
 8009878:	d001      	beq.n	800987e <MX_FDCAN2_Init+0x8a>
  {
    Error_Handler();
 800987a:	f000 fbcf 	bl	800a01c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800987e:	46c0      	nop			; (mov r8, r8)
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	20005648 	.word	0x20005648
 8009888:	40006800 	.word	0x40006800

0800988c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800988c:	b590      	push	{r4, r7, lr}
 800988e:	b08d      	sub	sp, #52	; 0x34
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009894:	231c      	movs	r3, #28
 8009896:	18fb      	adds	r3, r7, r3
 8009898:	0018      	movs	r0, r3
 800989a:	2314      	movs	r3, #20
 800989c:	001a      	movs	r2, r3
 800989e:	2100      	movs	r1, #0
 80098a0:	f008 f8b0 	bl	8011a04 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a60      	ldr	r2, [pc, #384]	; (8009a2c <HAL_FDCAN_MspInit+0x1a0>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d16c      	bne.n	8009988 <HAL_FDCAN_MspInit+0xfc>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80098ae:	4b60      	ldr	r3, [pc, #384]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	4b5e      	ldr	r3, [pc, #376]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 80098b6:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80098b8:	4b5d      	ldr	r3, [pc, #372]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d10d      	bne.n	80098dc <HAL_FDCAN_MspInit+0x50>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80098c0:	4b5c      	ldr	r3, [pc, #368]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098c4:	4b5b      	ldr	r3, [pc, #364]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098c6:	2180      	movs	r1, #128	; 0x80
 80098c8:	0149      	lsls	r1, r1, #5
 80098ca:	430a      	orrs	r2, r1
 80098cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80098ce:	4b59      	ldr	r3, [pc, #356]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098d2:	2380      	movs	r3, #128	; 0x80
 80098d4:	015b      	lsls	r3, r3, #5
 80098d6:	4013      	ands	r3, r2
 80098d8:	61bb      	str	r3, [r7, #24]
 80098da:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80098dc:	4b55      	ldr	r3, [pc, #340]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098e0:	4b54      	ldr	r3, [pc, #336]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098e2:	2104      	movs	r1, #4
 80098e4:	430a      	orrs	r2, r1
 80098e6:	635a      	str	r2, [r3, #52]	; 0x34
 80098e8:	4b52      	ldr	r3, [pc, #328]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ec:	2204      	movs	r2, #4
 80098ee:	4013      	ands	r3, r2
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80098f4:	4b4f      	ldr	r3, [pc, #316]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098f8:	4b4e      	ldr	r3, [pc, #312]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80098fa:	2108      	movs	r1, #8
 80098fc:	430a      	orrs	r2, r1
 80098fe:	635a      	str	r2, [r3, #52]	; 0x34
 8009900:	4b4c      	ldr	r3, [pc, #304]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 8009902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009904:	2208      	movs	r2, #8
 8009906:	4013      	ands	r3, r2
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PC4     ------> FDCAN1_RX
    PD13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800990c:	241c      	movs	r4, #28
 800990e:	193b      	adds	r3, r7, r4
 8009910:	2210      	movs	r2, #16
 8009912:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009914:	193b      	adds	r3, r7, r4
 8009916:	2202      	movs	r2, #2
 8009918:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800991a:	193b      	adds	r3, r7, r4
 800991c:	2200      	movs	r2, #0
 800991e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009920:	193b      	adds	r3, r7, r4
 8009922:	2200      	movs	r2, #0
 8009924:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8009926:	193b      	adds	r3, r7, r4
 8009928:	2203      	movs	r2, #3
 800992a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800992c:	193b      	adds	r3, r7, r4
 800992e:	4a42      	ldr	r2, [pc, #264]	; (8009a38 <HAL_FDCAN_MspInit+0x1ac>)
 8009930:	0019      	movs	r1, r3
 8009932:	0010      	movs	r0, r2
 8009934:	f002 f984 	bl	800bc40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009938:	0021      	movs	r1, r4
 800993a:	187b      	adds	r3, r7, r1
 800993c:	2280      	movs	r2, #128	; 0x80
 800993e:	0192      	lsls	r2, r2, #6
 8009940:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009942:	187b      	adds	r3, r7, r1
 8009944:	2202      	movs	r2, #2
 8009946:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009948:	187b      	adds	r3, r7, r1
 800994a:	2200      	movs	r2, #0
 800994c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800994e:	187b      	adds	r3, r7, r1
 8009950:	2200      	movs	r2, #0
 8009952:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8009954:	187b      	adds	r3, r7, r1
 8009956:	2203      	movs	r2, #3
 8009958:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800995a:	187b      	adds	r3, r7, r1
 800995c:	4a37      	ldr	r2, [pc, #220]	; (8009a3c <HAL_FDCAN_MspInit+0x1b0>)
 800995e:	0019      	movs	r1, r3
 8009960:	0010      	movs	r0, r2
 8009962:	f002 f96d 	bl	800bc40 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 3, 0);
 8009966:	2200      	movs	r2, #0
 8009968:	2103      	movs	r1, #3
 800996a:	2015      	movs	r0, #21
 800996c:	f001 f8d8 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8009970:	2015      	movs	r0, #21
 8009972:	f001 f8ea 	bl	800ab4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 8009976:	2200      	movs	r2, #0
 8009978:	2103      	movs	r1, #3
 800997a:	2016      	movs	r0, #22
 800997c:	f001 f8d0 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8009980:	2016      	movs	r0, #22
 8009982:	f001 f8e2 	bl	800ab4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8009986:	e04d      	b.n	8009a24 <HAL_FDCAN_MspInit+0x198>
  else if(fdcanHandle->Instance==FDCAN2)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a2c      	ldr	r2, [pc, #176]	; (8009a40 <HAL_FDCAN_MspInit+0x1b4>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d148      	bne.n	8009a24 <HAL_FDCAN_MspInit+0x198>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8009992:	4b27      	ldr	r3, [pc, #156]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	1c5a      	adds	r2, r3, #1
 8009998:	4b25      	ldr	r3, [pc, #148]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 800999a:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800999c:	4b24      	ldr	r3, [pc, #144]	; (8009a30 <HAL_FDCAN_MspInit+0x1a4>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d10d      	bne.n	80099c0 <HAL_FDCAN_MspInit+0x134>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80099a4:	4b23      	ldr	r3, [pc, #140]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099a8:	4b22      	ldr	r3, [pc, #136]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099aa:	2180      	movs	r1, #128	; 0x80
 80099ac:	0149      	lsls	r1, r1, #5
 80099ae:	430a      	orrs	r2, r1
 80099b0:	63da      	str	r2, [r3, #60]	; 0x3c
 80099b2:	4b20      	ldr	r3, [pc, #128]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099b6:	2380      	movs	r3, #128	; 0x80
 80099b8:	015b      	lsls	r3, r3, #5
 80099ba:	4013      	ands	r3, r2
 80099bc:	60fb      	str	r3, [r7, #12]
 80099be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80099c0:	4b1c      	ldr	r3, [pc, #112]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80099c4:	4b1b      	ldr	r3, [pc, #108]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099c6:	2104      	movs	r1, #4
 80099c8:	430a      	orrs	r2, r1
 80099ca:	635a      	str	r2, [r3, #52]	; 0x34
 80099cc:	4b19      	ldr	r3, [pc, #100]	; (8009a34 <HAL_FDCAN_MspInit+0x1a8>)
 80099ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099d0:	2204      	movs	r2, #4
 80099d2:	4013      	ands	r3, r2
 80099d4:	60bb      	str	r3, [r7, #8]
 80099d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80099d8:	211c      	movs	r1, #28
 80099da:	187b      	adds	r3, r7, r1
 80099dc:	220c      	movs	r2, #12
 80099de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099e0:	187b      	adds	r3, r7, r1
 80099e2:	2202      	movs	r2, #2
 80099e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099e6:	187b      	adds	r3, r7, r1
 80099e8:	2200      	movs	r2, #0
 80099ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099ec:	187b      	adds	r3, r7, r1
 80099ee:	2200      	movs	r2, #0
 80099f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 80099f2:	187b      	adds	r3, r7, r1
 80099f4:	2203      	movs	r2, #3
 80099f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80099f8:	187b      	adds	r3, r7, r1
 80099fa:	4a0f      	ldr	r2, [pc, #60]	; (8009a38 <HAL_FDCAN_MspInit+0x1ac>)
 80099fc:	0019      	movs	r1, r3
 80099fe:	0010      	movs	r0, r2
 8009a00:	f002 f91e 	bl	800bc40 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 3, 0);
 8009a04:	2200      	movs	r2, #0
 8009a06:	2103      	movs	r1, #3
 8009a08:	2015      	movs	r0, #21
 8009a0a:	f001 f889 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8009a0e:	2015      	movs	r0, #21
 8009a10:	f001 f89b 	bl	800ab4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 8009a14:	2200      	movs	r2, #0
 8009a16:	2103      	movs	r1, #3
 8009a18:	2016      	movs	r0, #22
 8009a1a:	f001 f881 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8009a1e:	2016      	movs	r0, #22
 8009a20:	f001 f893 	bl	800ab4a <HAL_NVIC_EnableIRQ>
}
 8009a24:	46c0      	nop			; (mov r8, r8)
 8009a26:	46bd      	mov	sp, r7
 8009a28:	b00d      	add	sp, #52	; 0x34
 8009a2a:	bd90      	pop	{r4, r7, pc}
 8009a2c:	40006400 	.word	0x40006400
 8009a30:	20000730 	.word	0x20000730
 8009a34:	40021000 	.word	0x40021000
 8009a38:	50000800 	.word	0x50000800
 8009a3c:	50000c00 	.word	0x50000c00
 8009a40:	40006800 	.word	0x40006800

08009a44 <Flash_GetPageAddress>:

Flash_virtualInputOutput flash_virtualInputOutput = {};

// Calculate page start address
uint32_t Flash_GetPageAddress(uint32_t pageIndex)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b082      	sub	sp, #8
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
    return FLASH_BASE_ADDR + (pageIndex * FLASH_PAGE_SIZE);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2280      	movs	r2, #128	; 0x80
 8009a50:	0252      	lsls	r2, r2, #9
 8009a52:	4694      	mov	ip, r2
 8009a54:	4463      	add	r3, ip
 8009a56:	02db      	lsls	r3, r3, #11
}
 8009a58:	0018      	movs	r0, r3
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	b002      	add	sp, #8
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <Flash_ErasePage>:

void Flash_ErasePage(uint32_t pageIndex)
{
 8009a60:	b590      	push	{r4, r7, lr}
 8009a62:	b089      	sub	sp, #36	; 0x24
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8009a68:	f001 ff8c 	bl	800b984 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef eraseInit = {0};
 8009a6c:	2410      	movs	r4, #16
 8009a6e:	193b      	adds	r3, r7, r4
 8009a70:	0018      	movs	r0, r3
 8009a72:	2310      	movs	r3, #16
 8009a74:	001a      	movs	r2, r3
 8009a76:	2100      	movs	r1, #0
 8009a78:	f007 ffc4 	bl	8011a04 <memset>
    uint32_t pageError = 0;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	60fb      	str	r3, [r7, #12]

    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8009a80:	0021      	movs	r1, r4
 8009a82:	187b      	adds	r3, r7, r1
 8009a84:	2202      	movs	r2, #2
 8009a86:	601a      	str	r2, [r3, #0]
    eraseInit.Page = pageIndex;
 8009a88:	187b      	adds	r3, r7, r1
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	609a      	str	r2, [r3, #8]
    eraseInit.NbPages = 1;
 8009a8e:	187b      	adds	r3, r7, r1
 8009a90:	2201      	movs	r2, #1
 8009a92:	60da      	str	r2, [r3, #12]

    if (HAL_FLASHEx_Erase(&eraseInit, &pageError) != HAL_OK) {
 8009a94:	230c      	movs	r3, #12
 8009a96:	18fa      	adds	r2, r7, r3
 8009a98:	187b      	adds	r3, r7, r1
 8009a9a:	0011      	movs	r1, r2
 8009a9c:	0018      	movs	r0, r3
 8009a9e:	f002 f81f 	bl	800bae0 <HAL_FLASHEx_Erase>
 8009aa2:	1e03      	subs	r3, r0, #0
 8009aa4:	d002      	beq.n	8009aac <Flash_ErasePage+0x4c>
        // Handle error
        HAL_FLASH_Lock();
 8009aa6:	f001 ff91 	bl	800b9cc <HAL_FLASH_Lock>
 8009aaa:	e001      	b.n	8009ab0 <Flash_ErasePage+0x50>
        return;
    }

    HAL_FLASH_Lock();
 8009aac:	f001 ff8e 	bl	800b9cc <HAL_FLASH_Lock>
}
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	b009      	add	sp, #36	; 0x24
 8009ab4:	bd90      	pop	{r4, r7, pc}

08009ab6 <Flash_WriteStruct>:

void Flash_WriteStruct(uint32_t pageIndex, const Flash_virtualInputOutput *data)
{
 8009ab6:	b580      	push	{r7, lr}
 8009ab8:	b088      	sub	sp, #32
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
 8009abe:	6039      	str	r1, [r7, #0]
    HAL_FLASH_Unlock();
 8009ac0:	f001 ff60 	bl	800b984 <HAL_FLASH_Unlock>

    uint32_t address = Flash_GetPageAddress(pageIndex);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	0018      	movs	r0, r3
 8009ac8:	f7ff ffbc 	bl	8009a44 <Flash_GetPageAddress>
 8009acc:	0003      	movs	r3, r0
 8009ace:	61bb      	str	r3, [r7, #24]
    const uint8_t *src = (const uint8_t *)data;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < sizeof(Flash_virtualInputOutput); i += 8) {
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	61fb      	str	r3, [r7, #28]
 8009ad8:	e01f      	b.n	8009b1a <Flash_WriteStruct+0x64>
        uint64_t dword = 0xFFFFFFFFFFFFFFFFULL;
 8009ada:	2201      	movs	r2, #1
 8009adc:	4252      	negs	r2, r2
 8009ade:	17d3      	asrs	r3, r2, #31
 8009ae0:	60ba      	str	r2, [r7, #8]
 8009ae2:	60fb      	str	r3, [r7, #12]
        memcpy(&dword, src + i, (sizeof(Flash_virtualInputOutput) - i >= 8) ? 8 : (sizeof(Flash_virtualInputOutput) - i));
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	69fb      	ldr	r3, [r7, #28]
 8009ae8:	18d1      	adds	r1, r2, r3
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	22c0      	movs	r2, #192	; 0xc0
 8009aee:	1ad3      	subs	r3, r2, r3
 8009af0:	2b08      	cmp	r3, #8
 8009af2:	d900      	bls.n	8009af6 <Flash_WriteStruct+0x40>
 8009af4:	2308      	movs	r3, #8
 8009af6:	2208      	movs	r2, #8
 8009af8:	18b8      	adds	r0, r7, r2
 8009afa:	001a      	movs	r2, r3
 8009afc:	f007 ff66 	bl	80119cc <memcpy>

        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address + i, dword) != HAL_OK) {
 8009b00:	69ba      	ldr	r2, [r7, #24]
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	18d1      	adds	r1, r2, r3
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	f001 feec 	bl	800b8e8 <HAL_FLASH_Program>
 8009b10:	1e03      	subs	r3, r0, #0
 8009b12:	d106      	bne.n	8009b22 <Flash_WriteStruct+0x6c>
    for (uint32_t i = 0; i < sizeof(Flash_virtualInputOutput); i += 8) {
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	3308      	adds	r3, #8
 8009b18:	61fb      	str	r3, [r7, #28]
 8009b1a:	69fb      	ldr	r3, [r7, #28]
 8009b1c:	2bbf      	cmp	r3, #191	; 0xbf
 8009b1e:	d9dc      	bls.n	8009ada <Flash_WriteStruct+0x24>
 8009b20:	e000      	b.n	8009b24 <Flash_WriteStruct+0x6e>
            // Handle error
            break;
 8009b22:	46c0      	nop			; (mov r8, r8)
        }
    }

    HAL_FLASH_Lock();
 8009b24:	f001 ff52 	bl	800b9cc <HAL_FLASH_Lock>
}
 8009b28:	46c0      	nop			; (mov r8, r8)
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	b008      	add	sp, #32
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <Flash_ReadStruct>:

void Flash_ReadStruct(uint32_t pageIndex, Flash_virtualInputOutput *data)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
    memcpy(data, (const void *)Flash_GetPageAddress(pageIndex), sizeof(Flash_virtualInputOutput));
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	0018      	movs	r0, r3
 8009b3e:	f7ff ff81 	bl	8009a44 <Flash_GetPageAddress>
 8009b42:	0003      	movs	r3, r0
 8009b44:	0019      	movs	r1, r3
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	22c0      	movs	r2, #192	; 0xc0
 8009b4a:	0018      	movs	r0, r3
 8009b4c:	f007 ff3e 	bl	80119cc <memcpy>
}
 8009b50:	46c0      	nop			; (mov r8, r8)
 8009b52:	46bd      	mov	sp, r7
 8009b54:	b002      	add	sp, #8
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <checkStructEmpty>:

uint8_t checkStructEmpty(const Flash_virtualInputOutput *data)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b084      	sub	sp, #16
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
	const uint8_t *src = (const uint8_t *)data;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	60fb      	str	r3, [r7, #12]

	for(uint16_t i = 0; i < sizeof(*data); ++i)
 8009b64:	230a      	movs	r3, #10
 8009b66:	18fb      	adds	r3, r7, r3
 8009b68:	2200      	movs	r2, #0
 8009b6a:	801a      	strh	r2, [r3, #0]
 8009b6c:	e00e      	b.n	8009b8c <checkStructEmpty+0x34>
	{
		if(*src != 0xFF)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	781b      	ldrb	r3, [r3, #0]
 8009b72:	2bff      	cmp	r3, #255	; 0xff
 8009b74:	d001      	beq.n	8009b7a <checkStructEmpty+0x22>
		{
			return 0;
 8009b76:	2300      	movs	r3, #0
 8009b78:	e00e      	b.n	8009b98 <checkStructEmpty+0x40>
		}

		src++;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	60fb      	str	r3, [r7, #12]
	for(uint16_t i = 0; i < sizeof(*data); ++i)
 8009b80:	220a      	movs	r2, #10
 8009b82:	18bb      	adds	r3, r7, r2
 8009b84:	18ba      	adds	r2, r7, r2
 8009b86:	8812      	ldrh	r2, [r2, #0]
 8009b88:	3201      	adds	r2, #1
 8009b8a:	801a      	strh	r2, [r3, #0]
 8009b8c:	230a      	movs	r3, #10
 8009b8e:	18fb      	adds	r3, r7, r3
 8009b90:	881b      	ldrh	r3, [r3, #0]
 8009b92:	2bbf      	cmp	r3, #191	; 0xbf
 8009b94:	d9eb      	bls.n	8009b6e <checkStructEmpty+0x16>
	}
	return 1;
 8009b96:	2301      	movs	r3, #1
}
 8009b98:	0018      	movs	r0, r3
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	b004      	add	sp, #16
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8009ba0:	b590      	push	{r4, r7, lr}
 8009ba2:	b08d      	sub	sp, #52	; 0x34
 8009ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ba6:	241c      	movs	r4, #28
 8009ba8:	193b      	adds	r3, r7, r4
 8009baa:	0018      	movs	r0, r3
 8009bac:	2314      	movs	r3, #20
 8009bae:	001a      	movs	r2, r3
 8009bb0:	2100      	movs	r1, #0
 8009bb2:	f007 ff27 	bl	8011a04 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009bb6:	4ba9      	ldr	r3, [pc, #676]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bba:	4ba8      	ldr	r3, [pc, #672]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bbc:	2102      	movs	r1, #2
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	635a      	str	r2, [r3, #52]	; 0x34
 8009bc2:	4ba6      	ldr	r3, [pc, #664]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bc6:	2202      	movs	r2, #2
 8009bc8:	4013      	ands	r3, r2
 8009bca:	61bb      	str	r3, [r7, #24]
 8009bcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8009bce:	4ba3      	ldr	r3, [pc, #652]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bd2:	4ba2      	ldr	r3, [pc, #648]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bd4:	2110      	movs	r1, #16
 8009bd6:	430a      	orrs	r2, r1
 8009bd8:	635a      	str	r2, [r3, #52]	; 0x34
 8009bda:	4ba0      	ldr	r3, [pc, #640]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bde:	2210      	movs	r2, #16
 8009be0:	4013      	ands	r3, r2
 8009be2:	617b      	str	r3, [r7, #20]
 8009be4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009be6:	4b9d      	ldr	r3, [pc, #628]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009be8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bea:	4b9c      	ldr	r3, [pc, #624]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bec:	2104      	movs	r1, #4
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	635a      	str	r2, [r3, #52]	; 0x34
 8009bf2:	4b9a      	ldr	r3, [pc, #616]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bf6:	2204      	movs	r2, #4
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	613b      	str	r3, [r7, #16]
 8009bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009bfe:	4b97      	ldr	r3, [pc, #604]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c02:	4b96      	ldr	r3, [pc, #600]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c04:	2120      	movs	r1, #32
 8009c06:	430a      	orrs	r2, r1
 8009c08:	635a      	str	r2, [r3, #52]	; 0x34
 8009c0a:	4b94      	ldr	r3, [pc, #592]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c0e:	2220      	movs	r2, #32
 8009c10:	4013      	ands	r3, r2
 8009c12:	60fb      	str	r3, [r7, #12]
 8009c14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009c16:	4b91      	ldr	r3, [pc, #580]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c1a:	4b90      	ldr	r3, [pc, #576]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c1c:	2101      	movs	r1, #1
 8009c1e:	430a      	orrs	r2, r1
 8009c20:	635a      	str	r2, [r3, #52]	; 0x34
 8009c22:	4b8e      	ldr	r3, [pc, #568]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c26:	2201      	movs	r2, #1
 8009c28:	4013      	ands	r3, r2
 8009c2a:	60bb      	str	r3, [r7, #8]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009c2e:	4b8b      	ldr	r3, [pc, #556]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c32:	4b8a      	ldr	r3, [pc, #552]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c34:	2108      	movs	r1, #8
 8009c36:	430a      	orrs	r2, r1
 8009c38:	635a      	str	r2, [r3, #52]	; 0x34
 8009c3a:	4b88      	ldr	r3, [pc, #544]	; (8009e5c <MX_GPIO_Init+0x2bc>)
 8009c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c3e:	2208      	movs	r2, #8
 8009c40:	4013      	ands	r3, r2
 8009c42:	607b      	str	r3, [r7, #4]
 8009c44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);
 8009c46:	23a0      	movs	r3, #160	; 0xa0
 8009c48:	05db      	lsls	r3, r3, #23
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	211e      	movs	r1, #30
 8009c4e:	0018      	movs	r0, r3
 8009c50:	f002 f97f 	bl	800bf52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT8_GPIO_Port, OUT8_Pin, GPIO_PIN_RESET);
 8009c54:	4b82      	ldr	r3, [pc, #520]	; (8009e60 <MX_GPIO_Init+0x2c0>)
 8009c56:	2200      	movs	r2, #0
 8009c58:	2120      	movs	r1, #32
 8009c5a:	0018      	movs	r0, r3
 8009c5c:	f002 f979 	bl	800bf52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT9_Pin|OUT10_Pin|OUT11_Pin|OUT1_Pin
 8009c60:	23c8      	movs	r3, #200	; 0xc8
 8009c62:	33ff      	adds	r3, #255	; 0xff
 8009c64:	487f      	ldr	r0, [pc, #508]	; (8009e64 <MX_GPIO_Init+0x2c4>)
 8009c66:	2200      	movs	r2, #0
 8009c68:	0019      	movs	r1, r3
 8009c6a:	f002 f972 	bl	800bf52 <HAL_GPIO_WritePin>
                          |OUT2_Pin|OUT3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OUT12_Pin|OUT13_Pin, GPIO_PIN_RESET);
 8009c6e:	4b7e      	ldr	r3, [pc, #504]	; (8009e68 <MX_GPIO_Init+0x2c8>)
 8009c70:	2200      	movs	r2, #0
 8009c72:	21c0      	movs	r1, #192	; 0xc0
 8009c74:	0018      	movs	r0, r3
 8009c76:	f002 f96c 	bl	800bf52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_OK_Pin
 8009c7a:	23e3      	movs	r3, #227	; 0xe3
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	487b      	ldr	r0, [pc, #492]	; (8009e6c <MX_GPIO_Init+0x2cc>)
 8009c80:	2200      	movs	r2, #0
 8009c82:	0019      	movs	r1, r3
 8009c84:	f002 f965 	bl	800bf52 <HAL_GPIO_WritePin>
                          |CAN_FAULT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZZER_IN_Pin;
 8009c88:	193b      	adds	r3, r7, r4
 8009c8a:	2210      	movs	r2, #16
 8009c8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009c8e:	193b      	adds	r3, r7, r4
 8009c90:	2200      	movs	r2, #0
 8009c92:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c94:	193b      	adds	r3, r7, r4
 8009c96:	2200      	movs	r2, #0
 8009c98:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUZZER_IN_GPIO_Port, &GPIO_InitStruct);
 8009c9a:	193b      	adds	r3, r7, r4
 8009c9c:	4a73      	ldr	r2, [pc, #460]	; (8009e6c <MX_GPIO_Init+0x2cc>)
 8009c9e:	0019      	movs	r1, r3
 8009ca0:	0010      	movs	r0, r2
 8009ca2:	f001 ffcd 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CAN_BUAD_RATE_Pin|ADD_S5_Pin|IN1_Pin|IN2_Pin
 8009ca6:	193b      	adds	r3, r7, r4
 8009ca8:	4a71      	ldr	r2, [pc, #452]	; (8009e70 <MX_GPIO_Init+0x2d0>)
 8009caa:	601a      	str	r2, [r3, #0]
                          |IN3_Pin|IN4_Pin|IN5_Pin|IN6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009cac:	193b      	adds	r3, r7, r4
 8009cae:	2200      	movs	r2, #0
 8009cb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009cb2:	193b      	adds	r3, r7, r4
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009cb8:	193b      	adds	r3, r7, r4
 8009cba:	4a6c      	ldr	r2, [pc, #432]	; (8009e6c <MX_GPIO_Init+0x2cc>)
 8009cbc:	0019      	movs	r1, r3
 8009cbe:	0010      	movs	r0, r2
 8009cc0:	f001 ffbe 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ADD_S4_Pin|ADD_S3_Pin|ADD_S2_Pin|ADD_S1_Pin
 8009cc4:	193b      	adds	r3, r7, r4
 8009cc6:	4a6b      	ldr	r2, [pc, #428]	; (8009e74 <MX_GPIO_Init+0x2d4>)
 8009cc8:	601a      	str	r2, [r3, #0]
                          |IN12_Pin|IN13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009cca:	193b      	adds	r3, r7, r4
 8009ccc:	2200      	movs	r2, #0
 8009cce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009cd0:	193b      	adds	r3, r7, r4
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009cd6:	193b      	adds	r3, r7, r4
 8009cd8:	4a61      	ldr	r2, [pc, #388]	; (8009e60 <MX_GPIO_Init+0x2c0>)
 8009cda:	0019      	movs	r1, r3
 8009cdc:	0010      	movs	r0, r2
 8009cde:	f001 ffaf 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADD_S0_Pin;
 8009ce2:	193b      	adds	r3, r7, r4
 8009ce4:	2208      	movs	r2, #8
 8009ce6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009ce8:	193b      	adds	r3, r7, r4
 8009cea:	2200      	movs	r2, #0
 8009cec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009cee:	193b      	adds	r3, r7, r4
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADD_S0_GPIO_Port, &GPIO_InitStruct);
 8009cf4:	193b      	adds	r3, r7, r4
 8009cf6:	4a5c      	ldr	r2, [pc, #368]	; (8009e68 <MX_GPIO_Init+0x2c8>)
 8009cf8:	0019      	movs	r1, r3
 8009cfa:	0010      	movs	r0, r2
 8009cfc:	f001 ffa0 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin;
 8009d00:	193b      	adds	r3, r7, r4
 8009d02:	221e      	movs	r2, #30
 8009d04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d06:	193b      	adds	r3, r7, r4
 8009d08:	2201      	movs	r2, #1
 8009d0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d0c:	193b      	adds	r3, r7, r4
 8009d0e:	2201      	movs	r2, #1
 8009d10:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d12:	193b      	adds	r3, r7, r4
 8009d14:	2200      	movs	r2, #0
 8009d16:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009d18:	193a      	adds	r2, r7, r4
 8009d1a:	23a0      	movs	r3, #160	; 0xa0
 8009d1c:	05db      	lsls	r3, r3, #23
 8009d1e:	0011      	movs	r1, r2
 8009d20:	0018      	movs	r0, r3
 8009d22:	f001 ff8d 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT8_Pin;
 8009d26:	193b      	adds	r3, r7, r4
 8009d28:	2220      	movs	r2, #32
 8009d2a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d2c:	193b      	adds	r3, r7, r4
 8009d2e:	2201      	movs	r2, #1
 8009d30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d32:	193b      	adds	r3, r7, r4
 8009d34:	2201      	movs	r2, #1
 8009d36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d38:	193b      	adds	r3, r7, r4
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OUT8_GPIO_Port, &GPIO_InitStruct);
 8009d3e:	193b      	adds	r3, r7, r4
 8009d40:	4a47      	ldr	r2, [pc, #284]	; (8009e60 <MX_GPIO_Init+0x2c0>)
 8009d42:	0019      	movs	r1, r3
 8009d44:	0010      	movs	r0, r2
 8009d46:	f001 ff7b 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = OUT9_Pin|OUT10_Pin|OUT11_Pin|OUT1_Pin
 8009d4a:	0021      	movs	r1, r4
 8009d4c:	187b      	adds	r3, r7, r1
 8009d4e:	22c8      	movs	r2, #200	; 0xc8
 8009d50:	32ff      	adds	r2, #255	; 0xff
 8009d52:	601a      	str	r2, [r3, #0]
                          |OUT2_Pin|OUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d54:	000c      	movs	r4, r1
 8009d56:	193b      	adds	r3, r7, r4
 8009d58:	2201      	movs	r2, #1
 8009d5a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d5c:	193b      	adds	r3, r7, r4
 8009d5e:	2201      	movs	r2, #1
 8009d60:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d62:	193b      	adds	r3, r7, r4
 8009d64:	2200      	movs	r2, #0
 8009d66:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009d68:	193b      	adds	r3, r7, r4
 8009d6a:	4a3e      	ldr	r2, [pc, #248]	; (8009e64 <MX_GPIO_Init+0x2c4>)
 8009d6c:	0019      	movs	r1, r3
 8009d6e:	0010      	movs	r0, r2
 8009d70:	f001 ff66 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OUT12_Pin|OUT13_Pin;
 8009d74:	193b      	adds	r3, r7, r4
 8009d76:	22c0      	movs	r2, #192	; 0xc0
 8009d78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009d7a:	193b      	adds	r3, r7, r4
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d80:	193b      	adds	r3, r7, r4
 8009d82:	2201      	movs	r2, #1
 8009d84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009d86:	193b      	adds	r3, r7, r4
 8009d88:	2200      	movs	r2, #0
 8009d8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8009d8c:	193b      	adds	r3, r7, r4
 8009d8e:	4a36      	ldr	r2, [pc, #216]	; (8009e68 <MX_GPIO_Init+0x2c8>)
 8009d90:	0019      	movs	r1, r3
 8009d92:	0010      	movs	r0, r2
 8009d94:	f001 ff54 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_FAULT_Pin;
 8009d98:	0021      	movs	r1, r4
 8009d9a:	187b      	adds	r3, r7, r1
 8009d9c:	22e2      	movs	r2, #226	; 0xe2
 8009d9e:	0092      	lsls	r2, r2, #2
 8009da0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009da2:	000c      	movs	r4, r1
 8009da4:	193b      	adds	r3, r7, r4
 8009da6:	2201      	movs	r2, #1
 8009da8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009daa:	193b      	adds	r3, r7, r4
 8009dac:	2201      	movs	r2, #1
 8009dae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009db0:	193b      	adds	r3, r7, r4
 8009db2:	2200      	movs	r2, #0
 8009db4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009db6:	193b      	adds	r3, r7, r4
 8009db8:	4a2c      	ldr	r2, [pc, #176]	; (8009e6c <MX_GPIO_Init+0x2cc>)
 8009dba:	0019      	movs	r1, r3
 8009dbc:	0010      	movs	r0, r2
 8009dbe:	f001 ff3f 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN8_Pin|IN9_Pin;
 8009dc2:	0021      	movs	r1, r4
 8009dc4:	187b      	adds	r3, r7, r1
 8009dc6:	22e0      	movs	r2, #224	; 0xe0
 8009dc8:	0152      	lsls	r2, r2, #5
 8009dca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009dcc:	000c      	movs	r4, r1
 8009dce:	193b      	adds	r3, r7, r4
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009dd4:	193b      	adds	r3, r7, r4
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009dda:	193b      	adds	r3, r7, r4
 8009ddc:	4a21      	ldr	r2, [pc, #132]	; (8009e64 <MX_GPIO_Init+0x2c4>)
 8009dde:	0019      	movs	r1, r3
 8009de0:	0010      	movs	r0, r2
 8009de2:	f001 ff2d 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN10_Pin|IN11_Pin;
 8009de6:	193b      	adds	r3, r7, r4
 8009de8:	22c0      	movs	r2, #192	; 0xc0
 8009dea:	0092      	lsls	r2, r2, #2
 8009dec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009dee:	193b      	adds	r3, r7, r4
 8009df0:	2200      	movs	r2, #0
 8009df2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009df4:	193b      	adds	r3, r7, r4
 8009df6:	2201      	movs	r2, #1
 8009df8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009dfa:	193a      	adds	r2, r7, r4
 8009dfc:	23a0      	movs	r3, #160	; 0xa0
 8009dfe:	05db      	lsls	r3, r3, #23
 8009e00:	0011      	movs	r1, r2
 8009e02:	0018      	movs	r0, r3
 8009e04:	f001 ff1c 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN14_Pin|IN15_Pin|IN16_Pin;
 8009e08:	0021      	movs	r1, r4
 8009e0a:	187b      	adds	r3, r7, r1
 8009e0c:	22e0      	movs	r2, #224	; 0xe0
 8009e0e:	00d2      	lsls	r2, r2, #3
 8009e10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e12:	000c      	movs	r4, r1
 8009e14:	193b      	adds	r3, r7, r4
 8009e16:	2200      	movs	r2, #0
 8009e18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e1a:	193b      	adds	r3, r7, r4
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009e20:	193b      	adds	r3, r7, r4
 8009e22:	4a15      	ldr	r2, [pc, #84]	; (8009e78 <MX_GPIO_Init+0x2d8>)
 8009e24:	0019      	movs	r1, r3
 8009e26:	0010      	movs	r0, r2
 8009e28:	f001 ff0a 	bl	800bc40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_OK_Pin;
 8009e2c:	0021      	movs	r1, r4
 8009e2e:	187b      	adds	r3, r7, r1
 8009e30:	2204      	movs	r2, #4
 8009e32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009e34:	187b      	adds	r3, r7, r1
 8009e36:	2201      	movs	r2, #1
 8009e38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e3a:	187b      	adds	r3, r7, r1
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009e40:	187b      	adds	r3, r7, r1
 8009e42:	2200      	movs	r2, #0
 8009e44:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CAN_OK_GPIO_Port, &GPIO_InitStruct);
 8009e46:	187b      	adds	r3, r7, r1
 8009e48:	4a08      	ldr	r2, [pc, #32]	; (8009e6c <MX_GPIO_Init+0x2cc>)
 8009e4a:	0019      	movs	r1, r3
 8009e4c:	0010      	movs	r0, r2
 8009e4e:	f001 fef7 	bl	800bc40 <HAL_GPIO_Init>

}
 8009e52:	46c0      	nop			; (mov r8, r8)
 8009e54:	46bd      	mov	sp, r7
 8009e56:	b00d      	add	sp, #52	; 0x34
 8009e58:	bd90      	pop	{r4, r7, pc}
 8009e5a:	46c0      	nop			; (mov r8, r8)
 8009e5c:	40021000 	.word	0x40021000
 8009e60:	50000800 	.word	0x50000800
 8009e64:	50000400 	.word	0x50000400
 8009e68:	50001400 	.word	0x50001400
 8009e6c:	50001000 	.word	0x50001000
 8009e70:	0000fc60 	.word	0x0000fc60
 8009e74:	0000f0c0 	.word	0x0000f0c0
 8009e78:	50000c00 	.word	0x50000c00

08009e7c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8009e80:	4b0b      	ldr	r3, [pc, #44]	; (8009eb0 <MX_IWDG_Init+0x34>)
 8009e82:	4a0c      	ldr	r2, [pc, #48]	; (8009eb4 <MX_IWDG_Init+0x38>)
 8009e84:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8009e86:	4b0a      	ldr	r3, [pc, #40]	; (8009eb0 <MX_IWDG_Init+0x34>)
 8009e88:	2200      	movs	r2, #0
 8009e8a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8009e8c:	4b08      	ldr	r3, [pc, #32]	; (8009eb0 <MX_IWDG_Init+0x34>)
 8009e8e:	4a0a      	ldr	r2, [pc, #40]	; (8009eb8 <MX_IWDG_Init+0x3c>)
 8009e90:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8009e92:	4b07      	ldr	r3, [pc, #28]	; (8009eb0 <MX_IWDG_Init+0x34>)
 8009e94:	4a08      	ldr	r2, [pc, #32]	; (8009eb8 <MX_IWDG_Init+0x3c>)
 8009e96:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8009e98:	4b05      	ldr	r3, [pc, #20]	; (8009eb0 <MX_IWDG_Init+0x34>)
 8009e9a:	0018      	movs	r0, r3
 8009e9c:	f002 f892 	bl	800bfc4 <HAL_IWDG_Init>
 8009ea0:	1e03      	subs	r3, r0, #0
 8009ea2:	d001      	beq.n	8009ea8 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8009ea4:	f000 f8ba 	bl	800a01c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8009ea8:	46c0      	nop			; (mov r8, r8)
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	200056ac 	.word	0x200056ac
 8009eb4:	40003000 	.word	0x40003000
 8009eb8:	00000fff 	.word	0x00000fff

08009ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009ec0:	f000 fd20 	bl	800a904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009ec4:	f000 f814 	bl	8009ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009ec8:	f7ff fe6a 	bl	8009ba0 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8009ecc:	f7ff fc92 	bl	80097f4 <MX_FDCAN2_Init>
  MX_TIM14_Init();
 8009ed0:	f000 fb00 	bl	800a4d4 <MX_TIM14_Init>
  MX_IWDG_Init();
 8009ed4:	f7ff ffd2 	bl	8009e7c <MX_IWDG_Init>
  MX_TIM17_Init();
 8009ed8:	f000 fb22 	bl	800a520 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8009edc:	f000 fc2c 	bl	800a738 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8009ee0:	f005 f8d4 	bl	800f08c <osKernelInitialize>
  MX_FREERTOS_Init();
 8009ee4:	f7ff f936 	bl	8009154 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8009ee8:	f005 f8f2 	bl	800f0d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8009eec:	e7fe      	b.n	8009eec <main+0x30>
	...

08009ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009ef0:	b590      	push	{r4, r7, lr}
 8009ef2:	b0a7      	sub	sp, #156	; 0x9c
 8009ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009ef6:	245c      	movs	r4, #92	; 0x5c
 8009ef8:	193b      	adds	r3, r7, r4
 8009efa:	0018      	movs	r0, r3
 8009efc:	233c      	movs	r3, #60	; 0x3c
 8009efe:	001a      	movs	r2, r3
 8009f00:	2100      	movs	r1, #0
 8009f02:	f007 fd7f 	bl	8011a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009f06:	234c      	movs	r3, #76	; 0x4c
 8009f08:	18fb      	adds	r3, r7, r3
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	2310      	movs	r3, #16
 8009f0e:	001a      	movs	r2, r3
 8009f10:	2100      	movs	r1, #0
 8009f12:	f007 fd77 	bl	8011a04 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009f16:	003b      	movs	r3, r7
 8009f18:	0018      	movs	r0, r3
 8009f1a:	234c      	movs	r3, #76	; 0x4c
 8009f1c:	001a      	movs	r2, r3
 8009f1e:	2100      	movs	r1, #0
 8009f20:	f007 fd70 	bl	8011a04 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009f24:	2380      	movs	r3, #128	; 0x80
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	0018      	movs	r0, r3
 8009f2a:	f002 f8a5 	bl	800c078 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8009f2e:	193b      	adds	r3, r7, r4
 8009f30:	2209      	movs	r2, #9
 8009f32:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009f34:	193b      	adds	r3, r7, r4
 8009f36:	2280      	movs	r2, #128	; 0x80
 8009f38:	0252      	lsls	r2, r2, #9
 8009f3a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009f3c:	0021      	movs	r1, r4
 8009f3e:	187b      	adds	r3, r7, r1
 8009f40:	2201      	movs	r2, #1
 8009f42:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009f44:	187b      	adds	r3, r7, r1
 8009f46:	2202      	movs	r2, #2
 8009f48:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009f4a:	187b      	adds	r3, r7, r1
 8009f4c:	2203      	movs	r2, #3
 8009f4e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8009f50:	187b      	adds	r3, r7, r1
 8009f52:	2200      	movs	r2, #0
 8009f54:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 16;
 8009f56:	187b      	adds	r3, r7, r1
 8009f58:	2210      	movs	r2, #16
 8009f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009f5c:	187b      	adds	r3, r7, r1
 8009f5e:	2280      	movs	r2, #128	; 0x80
 8009f60:	0292      	lsls	r2, r2, #10
 8009f62:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009f64:	187b      	adds	r3, r7, r1
 8009f66:	2280      	movs	r2, #128	; 0x80
 8009f68:	0492      	lsls	r2, r2, #18
 8009f6a:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009f6c:	187b      	adds	r3, r7, r1
 8009f6e:	2280      	movs	r2, #128	; 0x80
 8009f70:	0592      	lsls	r2, r2, #22
 8009f72:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009f74:	187b      	adds	r3, r7, r1
 8009f76:	0018      	movs	r0, r3
 8009f78:	f002 f8ca 	bl	800c110 <HAL_RCC_OscConfig>
 8009f7c:	1e03      	subs	r3, r0, #0
 8009f7e:	d001      	beq.n	8009f84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009f80:	f000 f84c 	bl	800a01c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009f84:	214c      	movs	r1, #76	; 0x4c
 8009f86:	187b      	adds	r3, r7, r1
 8009f88:	2207      	movs	r2, #7
 8009f8a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009f8c:	187b      	adds	r3, r7, r1
 8009f8e:	2202      	movs	r2, #2
 8009f90:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009f92:	187b      	adds	r3, r7, r1
 8009f94:	2200      	movs	r2, #0
 8009f96:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009f98:	187b      	adds	r3, r7, r1
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009f9e:	187b      	adds	r3, r7, r1
 8009fa0:	2102      	movs	r1, #2
 8009fa2:	0018      	movs	r0, r3
 8009fa4:	f002 fc1a 	bl	800c7dc <HAL_RCC_ClockConfig>
 8009fa8:	1e03      	subs	r3, r0, #0
 8009faa:	d001      	beq.n	8009fb0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8009fac:	f000 f836 	bl	800a01c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN|RCC_PERIPHCLK_USART1;
 8009fb0:	003b      	movs	r3, r7
 8009fb2:	4a0a      	ldr	r2, [pc, #40]	; (8009fdc <SystemClock_Config+0xec>)
 8009fb4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8009fb6:	003b      	movs	r3, r7
 8009fb8:	2200      	movs	r2, #0
 8009fba:	605a      	str	r2, [r3, #4]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8009fbc:	003b      	movs	r3, r7
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	649a      	str	r2, [r3, #72]	; 0x48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009fc2:	003b      	movs	r3, r7
 8009fc4:	0018      	movs	r0, r3
 8009fc6:	f002 fddd 	bl	800cb84 <HAL_RCCEx_PeriphCLKConfig>
 8009fca:	1e03      	subs	r3, r0, #0
 8009fcc:	d001      	beq.n	8009fd2 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8009fce:	f000 f825 	bl	800a01c <Error_Handler>
  }
}
 8009fd2:	46c0      	nop			; (mov r8, r8)
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	b027      	add	sp, #156	; 0x9c
 8009fd8:	bd90      	pop	{r4, r7, pc}
 8009fda:	46c0      	nop			; (mov r8, r8)
 8009fdc:	02000001 	.word	0x02000001

08009fe0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a09      	ldr	r2, [pc, #36]	; (800a014 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d101      	bne.n	8009ff6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8009ff2:	f000 fca7 	bl	800a944 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim == canopenNodeSTM32->timerHandle)
 8009ff6:	4b08      	ldr	r3, [pc, #32]	; (800a018 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	687a      	ldr	r2, [r7, #4]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d103      	bne.n	800a00a <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
	  canopen_app_interrupt();
 800a002:	f7fd ff1f 	bl	8007e44 <canopen_app_interrupt>
	  timersHandler();
 800a006:	f000 f8b7 	bl	800a178 <timersHandler>
  }

  /* USER CODE END Callback 1 */
}
 800a00a:	46c0      	nop			; (mov r8, r8)
 800a00c:	46bd      	mov	sp, r7
 800a00e:	b002      	add	sp, #8
 800a010:	bd80      	pop	{r7, pc}
 800a012:	46c0      	nop			; (mov r8, r8)
 800a014:	40012c00 	.word	0x40012c00
 800a018:	20005528 	.word	0x20005528

0800a01c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a020:	b672      	cpsid	i
}
 800a022:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a024:	e7fe      	b.n	800a024 <Error_Handler+0x8>
	...

0800a028 <initSoftwareTimer>:
}SoftwareTimersObject;

SoftwareTimersObject *timersObjectsList = 0;

void initSoftwareTimer(SoftwareTimerHandler * timer, uint32_t period, void * callback, uint8_t repeat, void *param)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b088      	sub	sp, #32
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	60f8      	str	r0, [r7, #12]
 800a030:	60b9      	str	r1, [r7, #8]
 800a032:	607a      	str	r2, [r7, #4]
 800a034:	001a      	movs	r2, r3
 800a036:	1cfb      	adds	r3, r7, #3
 800a038:	701a      	strb	r2, [r3, #0]
	SoftwareTimersObject *current = timersObjectsList;
 800a03a:	4b24      	ldr	r3, [pc, #144]	; (800a0cc <initSoftwareTimer+0xa4>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	61fb      	str	r3, [r7, #28]

    while (current != NULL)
 800a040:	e007      	b.n	800a052 <initSoftwareTimer+0x2a>
    {
        if (current->timerHandler == timer)
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	68fa      	ldr	r2, [r7, #12]
 800a048:	429a      	cmp	r2, r3
 800a04a:	d03b      	beq.n	800a0c4 <initSoftwareTimer+0x9c>
        {
            return;
        }
        current = current->nextObject;
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	61fb      	str	r3, [r7, #28]
    while (current != NULL)
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1f4      	bne.n	800a042 <initSoftwareTimer+0x1a>
    }

	timer->callback = callback;
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	605a      	str	r2, [r3, #4]
	timer->period = period;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	601a      	str	r2, [r3, #0]
	timer->repeat = repeat;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	1cfa      	adds	r2, r7, #3
 800a068:	7812      	ldrb	r2, [r2, #0]
 800a06a:	725a      	strb	r2, [r3, #9]
	timer->ticks = 0;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2200      	movs	r2, #0
 800a070:	60da      	str	r2, [r3, #12]
	timer->param = param;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a076:	611a      	str	r2, [r3, #16]

	SoftwareTimersObject *timerObject = (SoftwareTimersObject *)malloc(sizeof(SoftwareTimersObject));
 800a078:	2008      	movs	r0, #8
 800a07a:	f007 fc85 	bl	8011988 <malloc>
 800a07e:	0003      	movs	r3, r0
 800a080:	617b      	str	r3, [r7, #20]
	timerObject->timerHandler = timer;
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	601a      	str	r2, [r3, #0]
	timerObject->nextObject = 0;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	2200      	movs	r2, #0
 800a08c:	605a      	str	r2, [r3, #4]

	if(timersObjectsList == 0)
 800a08e:	4b0f      	ldr	r3, [pc, #60]	; (800a0cc <initSoftwareTimer+0xa4>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d107      	bne.n	800a0a6 <initSoftwareTimer+0x7e>
	{
		timersObjectsList = timerObject;
 800a096:	4b0d      	ldr	r3, [pc, #52]	; (800a0cc <initSoftwareTimer+0xa4>)
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	601a      	str	r2, [r3, #0]
		timersObjectsList->nextObject = 0;
 800a09c:	4b0b      	ldr	r3, [pc, #44]	; (800a0cc <initSoftwareTimer+0xa4>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	605a      	str	r2, [r3, #4]
 800a0a4:	e00f      	b.n	800a0c6 <initSoftwareTimer+0x9e>
	}
	else
	{
		SoftwareTimersObject *temp = timersObjectsList;
 800a0a6:	4b09      	ldr	r3, [pc, #36]	; (800a0cc <initSoftwareTimer+0xa4>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	61bb      	str	r3, [r7, #24]

		while(temp->nextObject != 0)
 800a0ac:	e002      	b.n	800a0b4 <initSoftwareTimer+0x8c>
		{
			temp = temp->nextObject;
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	685b      	ldr	r3, [r3, #4]
 800a0b2:	61bb      	str	r3, [r7, #24]
		while(temp->nextObject != 0)
 800a0b4:	69bb      	ldr	r3, [r7, #24]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1f8      	bne.n	800a0ae <initSoftwareTimer+0x86>
		}

		temp->nextObject = timerObject;
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	697a      	ldr	r2, [r7, #20]
 800a0c0:	605a      	str	r2, [r3, #4]
 800a0c2:	e000      	b.n	800a0c6 <initSoftwareTimer+0x9e>
            return;
 800a0c4:	46c0      	nop			; (mov r8, r8)
	}

}
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	b008      	add	sp, #32
 800a0ca:	bd80      	pop	{r7, pc}
 800a0cc:	200007f4 	.word	0x200007f4

0800a0d0 <deInitSoftwareTimer>:

void deInitSoftwareTimer(SoftwareTimerHandler * timer)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
    if (timer == 0 || timersObjectsList == 0)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d036      	beq.n	800a14c <deInitSoftwareTimer+0x7c>
 800a0de:	4b1e      	ldr	r3, [pc, #120]	; (800a158 <deInitSoftwareTimer+0x88>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d032      	beq.n	800a14c <deInitSoftwareTimer+0x7c>
        return;

	timer->callback = 0;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	605a      	str	r2, [r3, #4]
	timer->period = 0;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	601a      	str	r2, [r3, #0]
	timer->repeat = 0;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	725a      	strb	r2, [r3, #9]
	timer->ticks = 0;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	60da      	str	r2, [r3, #12]

	SoftwareTimersObject *temp = timersObjectsList;
 800a0fe:	4b16      	ldr	r3, [pc, #88]	; (800a158 <deInitSoftwareTimer+0x88>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	60fb      	str	r3, [r7, #12]
	SoftwareTimersObject *prev = 0;
 800a104:	2300      	movs	r3, #0
 800a106:	60bb      	str	r3, [r7, #8]

	while(temp != 0 && temp->timerHandler != timer)
 800a108:	e004      	b.n	800a114 <deInitSoftwareTimer+0x44>
	{
		prev = temp;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	60bb      	str	r3, [r7, #8]
		temp = temp->nextObject;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	60fb      	str	r3, [r7, #12]
	while(temp != 0 && temp->timerHandler != timer)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <deInitSoftwareTimer+0x54>
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	687a      	ldr	r2, [r7, #4]
 800a120:	429a      	cmp	r2, r3
 800a122:	d1f2      	bne.n	800a10a <deInitSoftwareTimer+0x3a>
	}

	if(temp == 0) return;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2b00      	cmp	r3, #0
 800a128:	d012      	beq.n	800a150 <deInitSoftwareTimer+0x80>

	if(prev == 0)
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d104      	bne.n	800a13a <deInitSoftwareTimer+0x6a>
	{
		timersObjectsList = temp->nextObject;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	4b08      	ldr	r3, [pc, #32]	; (800a158 <deInitSoftwareTimer+0x88>)
 800a136:	601a      	str	r2, [r3, #0]
 800a138:	e003      	b.n	800a142 <deInitSoftwareTimer+0x72>
	}
	else
	{
		prev->nextObject = temp->nextObject;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	685a      	ldr	r2, [r3, #4]
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	605a      	str	r2, [r3, #4]
	}

	free(temp);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	0018      	movs	r0, r3
 800a146:	f007 fc29 	bl	801199c <free>
 800a14a:	e002      	b.n	800a152 <deInitSoftwareTimer+0x82>
        return;
 800a14c:	46c0      	nop			; (mov r8, r8)
 800a14e:	e000      	b.n	800a152 <deInitSoftwareTimer+0x82>
	if(temp == 0) return;
 800a150:	46c0      	nop			; (mov r8, r8)

}
 800a152:	46bd      	mov	sp, r7
 800a154:	b004      	add	sp, #16
 800a156:	bd80      	pop	{r7, pc}
 800a158:	200007f4 	.word	0x200007f4

0800a15c <startSoftwareTimer>:

void startSoftwareTimer(SoftwareTimerHandler * timer)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
	timer->start = 1;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2201      	movs	r2, #1
 800a168:	721a      	strb	r2, [r3, #8]
	timer->ticks = 0;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	60da      	str	r2, [r3, #12]
}
 800a170:	46c0      	nop			; (mov r8, r8)
 800a172:	46bd      	mov	sp, r7
 800a174:	b002      	add	sp, #8
 800a176:	bd80      	pop	{r7, pc}

0800a178 <timersHandler>:
	timer->start = 0;
	timer->ticks = 0;
}

void timersHandler(void)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
	SoftwareTimersObject *temp = timersObjectsList;
 800a17e:	4b1b      	ldr	r3, [pc, #108]	; (800a1ec <timersHandler+0x74>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	607b      	str	r3, [r7, #4]

	while(temp != 0)
 800a184:	e029      	b.n	800a1da <timersHandler+0x62>
	{
		if(temp->timerHandler->start)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	7a1b      	ldrb	r3, [r3, #8]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d021      	beq.n	800a1d4 <timersHandler+0x5c>
		{
			temp->timerHandler->ticks++;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68da      	ldr	r2, [r3, #12]
 800a196:	3201      	adds	r2, #1
 800a198:	60da      	str	r2, [r3, #12]

			if(temp->timerHandler->ticks == temp->timerHandler->period)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	68da      	ldr	r2, [r3, #12]
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	429a      	cmp	r2, r3
 800a1a8:	d114      	bne.n	800a1d4 <timersHandler+0x5c>
			{
//				((void (*)(void))temp->timerHandler->callback)(temp->timerHandler->param);
				temp->timerHandler->callback(temp->timerHandler->param);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	685a      	ldr	r2, [r3, #4]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	691b      	ldr	r3, [r3, #16]
 800a1b6:	0018      	movs	r0, r3
 800a1b8:	4790      	blx	r2

				if(!temp->timerHandler->repeat)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	7a5b      	ldrb	r3, [r3, #9]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d103      	bne.n	800a1cc <timersHandler+0x54>
				{
					temp->timerHandler->start = 0;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	721a      	strb	r2, [r3, #8]
				}

				temp->timerHandler->ticks = 0;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	60da      	str	r2, [r3, #12]
			}
		}

		temp = temp->nextObject;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	607b      	str	r3, [r7, #4]
	while(temp != 0)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1d2      	bne.n	800a186 <timersHandler+0xe>
	}
}
 800a1e0:	46c0      	nop			; (mov r8, r8)
 800a1e2:	46c0      	nop			; (mov r8, r8)
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	b002      	add	sp, #8
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	46c0      	nop			; (mov r8, r8)
 800a1ec:	200007f4 	.word	0x200007f4

0800a1f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b082      	sub	sp, #8
 800a1f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a1f6:	4b15      	ldr	r3, [pc, #84]	; (800a24c <HAL_MspInit+0x5c>)
 800a1f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1fa:	4b14      	ldr	r3, [pc, #80]	; (800a24c <HAL_MspInit+0x5c>)
 800a1fc:	2101      	movs	r1, #1
 800a1fe:	430a      	orrs	r2, r1
 800a200:	641a      	str	r2, [r3, #64]	; 0x40
 800a202:	4b12      	ldr	r3, [pc, #72]	; (800a24c <HAL_MspInit+0x5c>)
 800a204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a206:	2201      	movs	r2, #1
 800a208:	4013      	ands	r3, r2
 800a20a:	607b      	str	r3, [r7, #4]
 800a20c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a20e:	4b0f      	ldr	r3, [pc, #60]	; (800a24c <HAL_MspInit+0x5c>)
 800a210:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a212:	4b0e      	ldr	r3, [pc, #56]	; (800a24c <HAL_MspInit+0x5c>)
 800a214:	2180      	movs	r1, #128	; 0x80
 800a216:	0549      	lsls	r1, r1, #21
 800a218:	430a      	orrs	r2, r1
 800a21a:	63da      	str	r2, [r3, #60]	; 0x3c
 800a21c:	4b0b      	ldr	r3, [pc, #44]	; (800a24c <HAL_MspInit+0x5c>)
 800a21e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a220:	2380      	movs	r3, #128	; 0x80
 800a222:	055b      	lsls	r3, r3, #21
 800a224:	4013      	ands	r3, r2
 800a226:	603b      	str	r3, [r7, #0]
 800a228:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800a22a:	2302      	movs	r3, #2
 800a22c:	425b      	negs	r3, r3
 800a22e:	2200      	movs	r2, #0
 800a230:	2103      	movs	r1, #3
 800a232:	0018      	movs	r0, r3
 800a234:	f000 fc74 	bl	800ab20 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800a238:	23c0      	movs	r3, #192	; 0xc0
 800a23a:	00db      	lsls	r3, r3, #3
 800a23c:	0018      	movs	r0, r3
 800a23e:	f000 fb9d 	bl	800a97c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a242:	46c0      	nop			; (mov r8, r8)
 800a244:	46bd      	mov	sp, r7
 800a246:	b002      	add	sp, #8
 800a248:	bd80      	pop	{r7, pc}
 800a24a:	46c0      	nop			; (mov r8, r8)
 800a24c:	40021000 	.word	0x40021000

0800a250 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b08a      	sub	sp, #40	; 0x28
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800a258:	2300      	movs	r3, #0
 800a25a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 800a25c:	2300      	movs	r3, #0
 800a25e:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2200      	movs	r2, #0
 800a264:	0019      	movs	r1, r3
 800a266:	200d      	movs	r0, #13
 800a268:	f000 fc5a 	bl	800ab20 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800a26c:	200d      	movs	r0, #13
 800a26e:	f000 fc6c 	bl	800ab4a <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800a272:	4b21      	ldr	r3, [pc, #132]	; (800a2f8 <HAL_InitTick+0xa8>)
 800a274:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a276:	4b20      	ldr	r3, [pc, #128]	; (800a2f8 <HAL_InitTick+0xa8>)
 800a278:	2180      	movs	r1, #128	; 0x80
 800a27a:	0109      	lsls	r1, r1, #4
 800a27c:	430a      	orrs	r2, r1
 800a27e:	641a      	str	r2, [r3, #64]	; 0x40
 800a280:	4b1d      	ldr	r3, [pc, #116]	; (800a2f8 <HAL_InitTick+0xa8>)
 800a282:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a284:	2380      	movs	r3, #128	; 0x80
 800a286:	011b      	lsls	r3, r3, #4
 800a288:	4013      	ands	r3, r2
 800a28a:	60bb      	str	r3, [r7, #8]
 800a28c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800a28e:	230c      	movs	r3, #12
 800a290:	18fa      	adds	r2, r7, r3
 800a292:	2310      	movs	r3, #16
 800a294:	18fb      	adds	r3, r7, r3
 800a296:	0011      	movs	r1, r2
 800a298:	0018      	movs	r0, r3
 800a29a:	f002 fc49 	bl	800cb30 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800a29e:	f002 fc31 	bl	800cb04 <HAL_RCC_GetPCLK1Freq>
 800a2a2:	0003      	movs	r3, r0
 800a2a4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2a8:	4914      	ldr	r1, [pc, #80]	; (800a2fc <HAL_InitTick+0xac>)
 800a2aa:	0018      	movs	r0, r3
 800a2ac:	f7f5 ff3e 	bl	800012c <__udivsi3>
 800a2b0:	0003      	movs	r3, r0
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800a2b6:	4b12      	ldr	r3, [pc, #72]	; (800a300 <HAL_InitTick+0xb0>)
 800a2b8:	4a12      	ldr	r2, [pc, #72]	; (800a304 <HAL_InitTick+0xb4>)
 800a2ba:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800a2bc:	4b10      	ldr	r3, [pc, #64]	; (800a300 <HAL_InitTick+0xb0>)
 800a2be:	4a12      	ldr	r2, [pc, #72]	; (800a308 <HAL_InitTick+0xb8>)
 800a2c0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800a2c2:	4b0f      	ldr	r3, [pc, #60]	; (800a300 <HAL_InitTick+0xb0>)
 800a2c4:	6a3a      	ldr	r2, [r7, #32]
 800a2c6:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800a2c8:	4b0d      	ldr	r3, [pc, #52]	; (800a300 <HAL_InitTick+0xb0>)
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2ce:	4b0c      	ldr	r3, [pc, #48]	; (800a300 <HAL_InitTick+0xb0>)
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800a2d4:	4b0a      	ldr	r3, [pc, #40]	; (800a300 <HAL_InitTick+0xb0>)
 800a2d6:	0018      	movs	r0, r3
 800a2d8:	f002 fe90 	bl	800cffc <HAL_TIM_Base_Init>
 800a2dc:	1e03      	subs	r3, r0, #0
 800a2de:	d105      	bne.n	800a2ec <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800a2e0:	4b07      	ldr	r3, [pc, #28]	; (800a300 <HAL_InitTick+0xb0>)
 800a2e2:	0018      	movs	r0, r3
 800a2e4:	f002 fee2 	bl	800d0ac <HAL_TIM_Base_Start_IT>
 800a2e8:	0003      	movs	r3, r0
 800a2ea:	e000      	b.n	800a2ee <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
}
 800a2ee:	0018      	movs	r0, r3
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	b00a      	add	sp, #40	; 0x28
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	46c0      	nop			; (mov r8, r8)
 800a2f8:	40021000 	.word	0x40021000
 800a2fc:	000f4240 	.word	0x000f4240
 800a300:	200056bc 	.word	0x200056bc
 800a304:	40012c00 	.word	0x40012c00
 800a308:	000003e7 	.word	0x000003e7

0800a30c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a310:	e7fe      	b.n	800a310 <NMI_Handler+0x4>

0800a312 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a312:	b580      	push	{r7, lr}
 800a314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a316:	e7fe      	b.n	800a316 <HardFault_Handler+0x4>

0800a318 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a31c:	4b03      	ldr	r3, [pc, #12]	; (800a32c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800a31e:	0018      	movs	r0, r3
 800a320:	f003 f930 	bl	800d584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 800a324:	46c0      	nop			; (mov r8, r8)
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}
 800a32a:	46c0      	nop			; (mov r8, r8)
 800a32c:	200056bc 	.word	0x200056bc

0800a330 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800a334:	4b03      	ldr	r3, [pc, #12]	; (800a344 <TIM14_IRQHandler+0x14>)
 800a336:	0018      	movs	r0, r3
 800a338:	f003 f924 	bl	800d584 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800a33c:	46c0      	nop			; (mov r8, r8)
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	46c0      	nop			; (mov r8, r8)
 800a344:	20005754 	.word	0x20005754

0800a348 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800a34c:	4b03      	ldr	r3, [pc, #12]	; (800a35c <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 800a34e:	0018      	movs	r0, r3
 800a350:	f001 f856 	bl	800b400 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 800a354:	46c0      	nop			; (mov r8, r8)
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	46c0      	nop			; (mov r8, r8)
 800a35c:	20005648 	.word	0x20005648

0800a360 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800a364:	4b05      	ldr	r3, [pc, #20]	; (800a37c <TIM17_FDCAN_IT1_IRQHandler+0x1c>)
 800a366:	0018      	movs	r0, r3
 800a368:	f003 f90c 	bl	800d584 <HAL_TIM_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800a36c:	4b04      	ldr	r3, [pc, #16]	; (800a380 <TIM17_FDCAN_IT1_IRQHandler+0x20>)
 800a36e:	0018      	movs	r0, r3
 800a370:	f001 f846 	bl	800b400 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 800a374:	46c0      	nop			; (mov r8, r8)
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}
 800a37a:	46c0      	nop			; (mov r8, r8)
 800a37c:	20005708 	.word	0x20005708
 800a380:	20005648 	.word	0x20005648

0800a384 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b086      	sub	sp, #24
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a390:	2300      	movs	r3, #0
 800a392:	617b      	str	r3, [r7, #20]
 800a394:	e00a      	b.n	800a3ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800a396:	e000      	b.n	800a39a <_read+0x16>
 800a398:	bf00      	nop
 800a39a:	0001      	movs	r1, r0
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	1c5a      	adds	r2, r3, #1
 800a3a0:	60ba      	str	r2, [r7, #8]
 800a3a2:	b2ca      	uxtb	r2, r1
 800a3a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	617b      	str	r3, [r7, #20]
 800a3ac:	697a      	ldr	r2, [r7, #20]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	dbf0      	blt.n	800a396 <_read+0x12>
	}

return len;
 800a3b4:	687b      	ldr	r3, [r7, #4]
}
 800a3b6:	0018      	movs	r0, r3
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	b006      	add	sp, #24
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b086      	sub	sp, #24
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	60f8      	str	r0, [r7, #12]
 800a3c6:	60b9      	str	r1, [r7, #8]
 800a3c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	617b      	str	r3, [r7, #20]
 800a3ce:	e009      	b.n	800a3e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	1c5a      	adds	r2, r3, #1
 800a3d4:	60ba      	str	r2, [r7, #8]
 800a3d6:	781b      	ldrb	r3, [r3, #0]
 800a3d8:	0018      	movs	r0, r3
 800a3da:	e000      	b.n	800a3de <_write+0x20>
 800a3dc:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	617b      	str	r3, [r7, #20]
 800a3e4:	697a      	ldr	r2, [r7, #20]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	dbf1      	blt.n	800a3d0 <_write+0x12>
	}
	return len;
 800a3ec:	687b      	ldr	r3, [r7, #4]
}
 800a3ee:	0018      	movs	r0, r3
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	b006      	add	sp, #24
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <_close>:

int _close(int file)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b082      	sub	sp, #8
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
	return -1;
 800a3fe:	2301      	movs	r3, #1
 800a400:	425b      	negs	r3, r3
}
 800a402:	0018      	movs	r0, r3
 800a404:	46bd      	mov	sp, r7
 800a406:	b002      	add	sp, #8
 800a408:	bd80      	pop	{r7, pc}

0800a40a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b082      	sub	sp, #8
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
 800a412:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	2280      	movs	r2, #128	; 0x80
 800a418:	0192      	lsls	r2, r2, #6
 800a41a:	605a      	str	r2, [r3, #4]
	return 0;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	0018      	movs	r0, r3
 800a420:	46bd      	mov	sp, r7
 800a422:	b002      	add	sp, #8
 800a424:	bd80      	pop	{r7, pc}

0800a426 <_isatty>:

int _isatty(int file)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b082      	sub	sp, #8
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
	return 1;
 800a42e:	2301      	movs	r3, #1
}
 800a430:	0018      	movs	r0, r3
 800a432:	46bd      	mov	sp, r7
 800a434:	b002      	add	sp, #8
 800a436:	bd80      	pop	{r7, pc}

0800a438 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	607a      	str	r2, [r7, #4]
	return 0;
 800a444:	2300      	movs	r3, #0
}
 800a446:	0018      	movs	r0, r3
 800a448:	46bd      	mov	sp, r7
 800a44a:	b004      	add	sp, #16
 800a44c:	bd80      	pop	{r7, pc}
	...

0800a450 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a458:	4a14      	ldr	r2, [pc, #80]	; (800a4ac <_sbrk+0x5c>)
 800a45a:	4b15      	ldr	r3, [pc, #84]	; (800a4b0 <_sbrk+0x60>)
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a464:	4b13      	ldr	r3, [pc, #76]	; (800a4b4 <_sbrk+0x64>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d102      	bne.n	800a472 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a46c:	4b11      	ldr	r3, [pc, #68]	; (800a4b4 <_sbrk+0x64>)
 800a46e:	4a12      	ldr	r2, [pc, #72]	; (800a4b8 <_sbrk+0x68>)
 800a470:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a472:	4b10      	ldr	r3, [pc, #64]	; (800a4b4 <_sbrk+0x64>)
 800a474:	681a      	ldr	r2, [r3, #0]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	18d3      	adds	r3, r2, r3
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d207      	bcs.n	800a490 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a480:	f007 f870 	bl	8011564 <__errno>
 800a484:	0003      	movs	r3, r0
 800a486:	220c      	movs	r2, #12
 800a488:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a48a:	2301      	movs	r3, #1
 800a48c:	425b      	negs	r3, r3
 800a48e:	e009      	b.n	800a4a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a490:	4b08      	ldr	r3, [pc, #32]	; (800a4b4 <_sbrk+0x64>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a496:	4b07      	ldr	r3, [pc, #28]	; (800a4b4 <_sbrk+0x64>)
 800a498:	681a      	ldr	r2, [r3, #0]
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	18d2      	adds	r2, r2, r3
 800a49e:	4b05      	ldr	r3, [pc, #20]	; (800a4b4 <_sbrk+0x64>)
 800a4a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
}
 800a4a4:	0018      	movs	r0, r3
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	b006      	add	sp, #24
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	20024000 	.word	0x20024000
 800a4b0:	00000400 	.word	0x00000400
 800a4b4:	200007f8 	.word	0x200007f8
 800a4b8:	20005888 	.word	0x20005888

0800a4bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a4c0:	4b03      	ldr	r3, [pc, #12]	; (800a4d0 <SystemInit+0x14>)
 800a4c2:	2280      	movs	r2, #128	; 0x80
 800a4c4:	0512      	lsls	r2, r2, #20
 800a4c6:	609a      	str	r2, [r3, #8]
#endif
}
 800a4c8:	46c0      	nop			; (mov r8, r8)
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	46c0      	nop			; (mov r8, r8)
 800a4d0:	e000ed00 	.word	0xe000ed00

0800a4d4 <MX_TIM14_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim17;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 800a4d8:	4b0e      	ldr	r3, [pc, #56]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4da:	4a0f      	ldr	r2, [pc, #60]	; (800a518 <MX_TIM14_Init+0x44>)
 800a4dc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 63;
 800a4de:	4b0d      	ldr	r3, [pc, #52]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4e0:	223f      	movs	r2, #63	; 0x3f
 800a4e2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a4e4:	4b0b      	ldr	r3, [pc, #44]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 800a4ea:	4b0a      	ldr	r3, [pc, #40]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4ec:	4a0b      	ldr	r2, [pc, #44]	; (800a51c <MX_TIM14_Init+0x48>)
 800a4ee:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a4f0:	4b08      	ldr	r3, [pc, #32]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a4f6:	4b07      	ldr	r3, [pc, #28]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4f8:	2280      	movs	r2, #128	; 0x80
 800a4fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800a4fc:	4b05      	ldr	r3, [pc, #20]	; (800a514 <MX_TIM14_Init+0x40>)
 800a4fe:	0018      	movs	r0, r3
 800a500:	f002 fd7c 	bl	800cffc <HAL_TIM_Base_Init>
 800a504:	1e03      	subs	r3, r0, #0
 800a506:	d001      	beq.n	800a50c <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 800a508:	f7ff fd88 	bl	800a01c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800a50c:	46c0      	nop			; (mov r8, r8)
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	46c0      	nop			; (mov r8, r8)
 800a514:	20005754 	.word	0x20005754
 800a518:	40002000 	.word	0x40002000
 800a51c:	000003e7 	.word	0x000003e7

0800a520 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b094      	sub	sp, #80	; 0x50
 800a524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800a526:	2334      	movs	r3, #52	; 0x34
 800a528:	18fb      	adds	r3, r7, r3
 800a52a:	0018      	movs	r0, r3
 800a52c:	231c      	movs	r3, #28
 800a52e:	001a      	movs	r2, r3
 800a530:	2100      	movs	r1, #0
 800a532:	f007 fa67 	bl	8011a04 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a536:	003b      	movs	r3, r7
 800a538:	0018      	movs	r0, r3
 800a53a:	2334      	movs	r3, #52	; 0x34
 800a53c:	001a      	movs	r2, r3
 800a53e:	2100      	movs	r1, #0
 800a540:	f007 fa60 	bl	8011a04 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800a544:	4b38      	ldr	r3, [pc, #224]	; (800a628 <MX_TIM17_Init+0x108>)
 800a546:	4a39      	ldr	r2, [pc, #228]	; (800a62c <MX_TIM17_Init+0x10c>)
 800a548:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 63;
 800a54a:	4b37      	ldr	r3, [pc, #220]	; (800a628 <MX_TIM17_Init+0x108>)
 800a54c:	223f      	movs	r2, #63	; 0x3f
 800a54e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a550:	4b35      	ldr	r3, [pc, #212]	; (800a628 <MX_TIM17_Init+0x108>)
 800a552:	2200      	movs	r2, #0
 800a554:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 369;
 800a556:	4b34      	ldr	r3, [pc, #208]	; (800a628 <MX_TIM17_Init+0x108>)
 800a558:	2272      	movs	r2, #114	; 0x72
 800a55a:	32ff      	adds	r2, #255	; 0xff
 800a55c:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a55e:	4b32      	ldr	r3, [pc, #200]	; (800a628 <MX_TIM17_Init+0x108>)
 800a560:	2200      	movs	r2, #0
 800a562:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800a564:	4b30      	ldr	r3, [pc, #192]	; (800a628 <MX_TIM17_Init+0x108>)
 800a566:	2200      	movs	r2, #0
 800a568:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a56a:	4b2f      	ldr	r3, [pc, #188]	; (800a628 <MX_TIM17_Init+0x108>)
 800a56c:	2280      	movs	r2, #128	; 0x80
 800a56e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800a570:	4b2d      	ldr	r3, [pc, #180]	; (800a628 <MX_TIM17_Init+0x108>)
 800a572:	0018      	movs	r0, r3
 800a574:	f002 fd42 	bl	800cffc <HAL_TIM_Base_Init>
 800a578:	1e03      	subs	r3, r0, #0
 800a57a:	d001      	beq.n	800a580 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 800a57c:	f7ff fd4e 	bl	800a01c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800a580:	4b29      	ldr	r3, [pc, #164]	; (800a628 <MX_TIM17_Init+0x108>)
 800a582:	0018      	movs	r0, r3
 800a584:	f002 fe22 	bl	800d1cc <HAL_TIM_PWM_Init>
 800a588:	1e03      	subs	r3, r0, #0
 800a58a:	d001      	beq.n	800a590 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 800a58c:	f7ff fd46 	bl	800a01c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a590:	2134      	movs	r1, #52	; 0x34
 800a592:	187b      	adds	r3, r7, r1
 800a594:	2260      	movs	r2, #96	; 0x60
 800a596:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 185;
 800a598:	187b      	adds	r3, r7, r1
 800a59a:	22b9      	movs	r2, #185	; 0xb9
 800a59c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a59e:	187b      	adds	r3, r7, r1
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a5a4:	187b      	adds	r3, r7, r1
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a5aa:	187b      	adds	r3, r7, r1
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a5b0:	187b      	adds	r3, r7, r1
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a5b6:	187b      	adds	r3, r7, r1
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a5bc:	1879      	adds	r1, r7, r1
 800a5be:	4b1a      	ldr	r3, [pc, #104]	; (800a628 <MX_TIM17_Init+0x108>)
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	0018      	movs	r0, r3
 800a5c4:	f003 f910 	bl	800d7e8 <HAL_TIM_PWM_ConfigChannel>
 800a5c8:	1e03      	subs	r3, r0, #0
 800a5ca:	d001      	beq.n	800a5d0 <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 800a5cc:	f7ff fd26 	bl	800a01c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a5d0:	003b      	movs	r3, r7
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a5d6:	003b      	movs	r3, r7
 800a5d8:	2200      	movs	r2, #0
 800a5da:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a5dc:	003b      	movs	r3, r7
 800a5de:	2200      	movs	r2, #0
 800a5e0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a5e2:	003b      	movs	r3, r7
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a5e8:	003b      	movs	r3, r7
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a5ee:	003b      	movs	r3, r7
 800a5f0:	2280      	movs	r2, #128	; 0x80
 800a5f2:	0192      	lsls	r2, r2, #6
 800a5f4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800a5f6:	003b      	movs	r3, r7
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a5fc:	003b      	movs	r3, r7
 800a5fe:	2200      	movs	r2, #0
 800a600:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800a602:	003a      	movs	r2, r7
 800a604:	4b08      	ldr	r3, [pc, #32]	; (800a628 <MX_TIM17_Init+0x108>)
 800a606:	0011      	movs	r1, r2
 800a608:	0018      	movs	r0, r3
 800a60a:	f003 fd75 	bl	800e0f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800a60e:	1e03      	subs	r3, r0, #0
 800a610:	d001      	beq.n	800a616 <MX_TIM17_Init+0xf6>
  {
    Error_Handler();
 800a612:	f7ff fd03 	bl	800a01c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800a616:	4b04      	ldr	r3, [pc, #16]	; (800a628 <MX_TIM17_Init+0x108>)
 800a618:	0018      	movs	r0, r3
 800a61a:	f000 f84f 	bl	800a6bc <HAL_TIM_MspPostInit>

}
 800a61e:	46c0      	nop			; (mov r8, r8)
 800a620:	46bd      	mov	sp, r7
 800a622:	b014      	add	sp, #80	; 0x50
 800a624:	bd80      	pop	{r7, pc}
 800a626:	46c0      	nop			; (mov r8, r8)
 800a628:	20005708 	.word	0x20005708
 800a62c:	40014800 	.word	0x40014800

0800a630 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	4a1c      	ldr	r2, [pc, #112]	; (800a6b0 <HAL_TIM_Base_MspInit+0x80>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d116      	bne.n	800a670 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800a642:	4b1c      	ldr	r3, [pc, #112]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a644:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a646:	4b1b      	ldr	r3, [pc, #108]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a648:	2180      	movs	r1, #128	; 0x80
 800a64a:	0209      	lsls	r1, r1, #8
 800a64c:	430a      	orrs	r2, r1
 800a64e:	641a      	str	r2, [r3, #64]	; 0x40
 800a650:	4b18      	ldr	r3, [pc, #96]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a652:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a654:	2380      	movs	r3, #128	; 0x80
 800a656:	021b      	lsls	r3, r3, #8
 800a658:	4013      	ands	r3, r2
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	68fb      	ldr	r3, [r7, #12]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 800a65e:	2200      	movs	r2, #0
 800a660:	2103      	movs	r1, #3
 800a662:	2013      	movs	r0, #19
 800a664:	f000 fa5c 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800a668:	2013      	movs	r0, #19
 800a66a:	f000 fa6e 	bl	800ab4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800a66e:	e01a      	b.n	800a6a6 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM17)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a10      	ldr	r2, [pc, #64]	; (800a6b8 <HAL_TIM_Base_MspInit+0x88>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d115      	bne.n	800a6a6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800a67a:	4b0e      	ldr	r3, [pc, #56]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a67c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a67e:	4b0d      	ldr	r3, [pc, #52]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a680:	2180      	movs	r1, #128	; 0x80
 800a682:	02c9      	lsls	r1, r1, #11
 800a684:	430a      	orrs	r2, r1
 800a686:	641a      	str	r2, [r3, #64]	; 0x40
 800a688:	4b0a      	ldr	r3, [pc, #40]	; (800a6b4 <HAL_TIM_Base_MspInit+0x84>)
 800a68a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a68c:	2380      	movs	r3, #128	; 0x80
 800a68e:	02db      	lsls	r3, r3, #11
 800a690:	4013      	ands	r3, r2
 800a692:	60bb      	str	r3, [r7, #8]
 800a694:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 800a696:	2200      	movs	r2, #0
 800a698:	2103      	movs	r1, #3
 800a69a:	2016      	movs	r0, #22
 800a69c:	f000 fa40 	bl	800ab20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 800a6a0:	2016      	movs	r0, #22
 800a6a2:	f000 fa52 	bl	800ab4a <HAL_NVIC_EnableIRQ>
}
 800a6a6:	46c0      	nop			; (mov r8, r8)
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	b004      	add	sp, #16
 800a6ac:	bd80      	pop	{r7, pc}
 800a6ae:	46c0      	nop			; (mov r8, r8)
 800a6b0:	40002000 	.word	0x40002000
 800a6b4:	40021000 	.word	0x40021000
 800a6b8:	40014800 	.word	0x40014800

0800a6bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a6bc:	b590      	push	{r4, r7, lr}
 800a6be:	b089      	sub	sp, #36	; 0x24
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6c4:	240c      	movs	r4, #12
 800a6c6:	193b      	adds	r3, r7, r4
 800a6c8:	0018      	movs	r0, r3
 800a6ca:	2314      	movs	r3, #20
 800a6cc:	001a      	movs	r2, r3
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	f007 f998 	bl	8011a04 <memset>
  if(timHandle->Instance==TIM17)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a14      	ldr	r2, [pc, #80]	; (800a72c <HAL_TIM_MspPostInit+0x70>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d122      	bne.n	800a724 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a6de:	4b14      	ldr	r3, [pc, #80]	; (800a730 <HAL_TIM_MspPostInit+0x74>)
 800a6e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a6e2:	4b13      	ldr	r3, [pc, #76]	; (800a730 <HAL_TIM_MspPostInit+0x74>)
 800a6e4:	2102      	movs	r1, #2
 800a6e6:	430a      	orrs	r2, r1
 800a6e8:	635a      	str	r2, [r3, #52]	; 0x34
 800a6ea:	4b11      	ldr	r3, [pc, #68]	; (800a730 <HAL_TIM_MspPostInit+0x74>)
 800a6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6ee:	2202      	movs	r2, #2
 800a6f0:	4013      	ands	r3, r2
 800a6f2:	60bb      	str	r3, [r7, #8]
 800a6f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_OUT_Pin;
 800a6f6:	193b      	adds	r3, r7, r4
 800a6f8:	2280      	movs	r2, #128	; 0x80
 800a6fa:	0092      	lsls	r2, r2, #2
 800a6fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6fe:	0021      	movs	r1, r4
 800a700:	187b      	adds	r3, r7, r1
 800a702:	2202      	movs	r2, #2
 800a704:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a706:	187b      	adds	r3, r7, r1
 800a708:	2200      	movs	r2, #0
 800a70a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a70c:	187b      	adds	r3, r7, r1
 800a70e:	2200      	movs	r2, #0
 800a710:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 800a712:	187b      	adds	r3, r7, r1
 800a714:	2202      	movs	r2, #2
 800a716:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZER_OUT_GPIO_Port, &GPIO_InitStruct);
 800a718:	187b      	adds	r3, r7, r1
 800a71a:	4a06      	ldr	r2, [pc, #24]	; (800a734 <HAL_TIM_MspPostInit+0x78>)
 800a71c:	0019      	movs	r1, r3
 800a71e:	0010      	movs	r0, r2
 800a720:	f001 fa8e 	bl	800bc40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800a724:	46c0      	nop			; (mov r8, r8)
 800a726:	46bd      	mov	sp, r7
 800a728:	b009      	add	sp, #36	; 0x24
 800a72a:	bd90      	pop	{r4, r7, pc}
 800a72c:	40014800 	.word	0x40014800
 800a730:	40021000 	.word	0x40021000
 800a734:	50000400 	.word	0x50000400

0800a738 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a73c:	4b23      	ldr	r3, [pc, #140]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a73e:	4a24      	ldr	r2, [pc, #144]	; (800a7d0 <MX_USART1_UART_Init+0x98>)
 800a740:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a742:	4b22      	ldr	r3, [pc, #136]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a744:	22e1      	movs	r2, #225	; 0xe1
 800a746:	0252      	lsls	r2, r2, #9
 800a748:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a74a:	4b20      	ldr	r3, [pc, #128]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a74c:	2200      	movs	r2, #0
 800a74e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a750:	4b1e      	ldr	r3, [pc, #120]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a752:	2200      	movs	r2, #0
 800a754:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a756:	4b1d      	ldr	r3, [pc, #116]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a758:	2200      	movs	r2, #0
 800a75a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a75c:	4b1b      	ldr	r3, [pc, #108]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a75e:	220c      	movs	r2, #12
 800a760:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a762:	4b1a      	ldr	r3, [pc, #104]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a764:	2200      	movs	r2, #0
 800a766:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a768:	4b18      	ldr	r3, [pc, #96]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a76a:	2200      	movs	r2, #0
 800a76c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a76e:	4b17      	ldr	r3, [pc, #92]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a770:	2200      	movs	r2, #0
 800a772:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a774:	4b15      	ldr	r3, [pc, #84]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a776:	2200      	movs	r2, #0
 800a778:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a77a:	4b14      	ldr	r3, [pc, #80]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a780:	4b12      	ldr	r3, [pc, #72]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a782:	0018      	movs	r0, r3
 800a784:	f003 fd76 	bl	800e274 <HAL_UART_Init>
 800a788:	1e03      	subs	r3, r0, #0
 800a78a:	d001      	beq.n	800a790 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800a78c:	f7ff fc46 	bl	800a01c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a790:	4b0e      	ldr	r3, [pc, #56]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a792:	2100      	movs	r1, #0
 800a794:	0018      	movs	r0, r3
 800a796:	f004 fb03 	bl	800eda0 <HAL_UARTEx_SetTxFifoThreshold>
 800a79a:	1e03      	subs	r3, r0, #0
 800a79c:	d001      	beq.n	800a7a2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800a79e:	f7ff fc3d 	bl	800a01c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a7a2:	4b0a      	ldr	r3, [pc, #40]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a7a4:	2100      	movs	r1, #0
 800a7a6:	0018      	movs	r0, r3
 800a7a8:	f004 fb3a 	bl	800ee20 <HAL_UARTEx_SetRxFifoThreshold>
 800a7ac:	1e03      	subs	r3, r0, #0
 800a7ae:	d001      	beq.n	800a7b4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800a7b0:	f7ff fc34 	bl	800a01c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800a7b4:	4b05      	ldr	r3, [pc, #20]	; (800a7cc <MX_USART1_UART_Init+0x94>)
 800a7b6:	0018      	movs	r0, r3
 800a7b8:	f004 fab8 	bl	800ed2c <HAL_UARTEx_DisableFifoMode>
 800a7bc:	1e03      	subs	r3, r0, #0
 800a7be:	d001      	beq.n	800a7c4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800a7c0:	f7ff fc2c 	bl	800a01c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a7c4:	46c0      	nop			; (mov r8, r8)
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	46c0      	nop			; (mov r8, r8)
 800a7cc:	200057a0 	.word	0x200057a0
 800a7d0:	40013800 	.word	0x40013800

0800a7d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a7d4:	b590      	push	{r4, r7, lr}
 800a7d6:	b08b      	sub	sp, #44	; 0x2c
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7dc:	2414      	movs	r4, #20
 800a7de:	193b      	adds	r3, r7, r4
 800a7e0:	0018      	movs	r0, r3
 800a7e2:	2314      	movs	r3, #20
 800a7e4:	001a      	movs	r2, r3
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	f007 f90c 	bl	8011a04 <memset>
  if(uartHandle->Instance==USART1)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a2c      	ldr	r2, [pc, #176]	; (800a8a4 <HAL_UART_MspInit+0xd0>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d152      	bne.n	800a89c <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a7f6:	4b2c      	ldr	r3, [pc, #176]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a7f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a7fa:	4b2b      	ldr	r3, [pc, #172]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a7fc:	2180      	movs	r1, #128	; 0x80
 800a7fe:	01c9      	lsls	r1, r1, #7
 800a800:	430a      	orrs	r2, r1
 800a802:	641a      	str	r2, [r3, #64]	; 0x40
 800a804:	4b28      	ldr	r3, [pc, #160]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a806:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a808:	2380      	movs	r3, #128	; 0x80
 800a80a:	01db      	lsls	r3, r3, #7
 800a80c:	4013      	ands	r3, r2
 800a80e:	613b      	str	r3, [r7, #16]
 800a810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a812:	4b25      	ldr	r3, [pc, #148]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a816:	4b24      	ldr	r3, [pc, #144]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a818:	2104      	movs	r1, #4
 800a81a:	430a      	orrs	r2, r1
 800a81c:	635a      	str	r2, [r3, #52]	; 0x34
 800a81e:	4b22      	ldr	r3, [pc, #136]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a822:	2204      	movs	r2, #4
 800a824:	4013      	ands	r3, r2
 800a826:	60fb      	str	r3, [r7, #12]
 800a828:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a82a:	4b1f      	ldr	r3, [pc, #124]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a82c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a82e:	4b1e      	ldr	r3, [pc, #120]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a830:	2101      	movs	r1, #1
 800a832:	430a      	orrs	r2, r1
 800a834:	635a      	str	r2, [r3, #52]	; 0x34
 800a836:	4b1c      	ldr	r3, [pc, #112]	; (800a8a8 <HAL_UART_MspInit+0xd4>)
 800a838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a83a:	2201      	movs	r2, #1
 800a83c:	4013      	ands	r3, r2
 800a83e:	60bb      	str	r3, [r7, #8]
 800a840:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DISPLAY_TX_Pin;
 800a842:	193b      	adds	r3, r7, r4
 800a844:	2210      	movs	r2, #16
 800a846:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a848:	193b      	adds	r3, r7, r4
 800a84a:	2202      	movs	r2, #2
 800a84c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a84e:	193b      	adds	r3, r7, r4
 800a850:	2200      	movs	r2, #0
 800a852:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a854:	193b      	adds	r3, r7, r4
 800a856:	2200      	movs	r2, #0
 800a858:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800a85a:	193b      	adds	r3, r7, r4
 800a85c:	2201      	movs	r2, #1
 800a85e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISPLAY_TX_GPIO_Port, &GPIO_InitStruct);
 800a860:	193b      	adds	r3, r7, r4
 800a862:	4a12      	ldr	r2, [pc, #72]	; (800a8ac <HAL_UART_MspInit+0xd8>)
 800a864:	0019      	movs	r1, r3
 800a866:	0010      	movs	r0, r2
 800a868:	f001 f9ea 	bl	800bc40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a86c:	0021      	movs	r1, r4
 800a86e:	187b      	adds	r3, r7, r1
 800a870:	2280      	movs	r2, #128	; 0x80
 800a872:	00d2      	lsls	r2, r2, #3
 800a874:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a876:	187b      	adds	r3, r7, r1
 800a878:	2202      	movs	r2, #2
 800a87a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a87c:	187b      	adds	r3, r7, r1
 800a87e:	2200      	movs	r2, #0
 800a880:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a882:	187b      	adds	r3, r7, r1
 800a884:	2200      	movs	r2, #0
 800a886:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800a888:	187b      	adds	r3, r7, r1
 800a88a:	2201      	movs	r2, #1
 800a88c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a88e:	187a      	adds	r2, r7, r1
 800a890:	23a0      	movs	r3, #160	; 0xa0
 800a892:	05db      	lsls	r3, r3, #23
 800a894:	0011      	movs	r1, r2
 800a896:	0018      	movs	r0, r3
 800a898:	f001 f9d2 	bl	800bc40 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a89c:	46c0      	nop			; (mov r8, r8)
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	b00b      	add	sp, #44	; 0x2c
 800a8a2:	bd90      	pop	{r4, r7, pc}
 800a8a4:	40013800 	.word	0x40013800
 800a8a8:	40021000 	.word	0x40021000
 800a8ac:	50000800 	.word	0x50000800

0800a8b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a8b0:	480d      	ldr	r0, [pc, #52]	; (800a8e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a8b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800a8b4:	f7ff fe02 	bl	800a4bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a8b8:	480c      	ldr	r0, [pc, #48]	; (800a8ec <LoopForever+0x6>)
  ldr r1, =_edata
 800a8ba:	490d      	ldr	r1, [pc, #52]	; (800a8f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800a8bc:	4a0d      	ldr	r2, [pc, #52]	; (800a8f4 <LoopForever+0xe>)
  movs r3, #0
 800a8be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a8c0:	e002      	b.n	800a8c8 <LoopCopyDataInit>

0800a8c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a8c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a8c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a8c6:	3304      	adds	r3, #4

0800a8c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a8c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a8ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a8cc:	d3f9      	bcc.n	800a8c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a8ce:	4a0a      	ldr	r2, [pc, #40]	; (800a8f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a8d0:	4c0a      	ldr	r4, [pc, #40]	; (800a8fc <LoopForever+0x16>)
  movs r3, #0
 800a8d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a8d4:	e001      	b.n	800a8da <LoopFillZerobss>

0800a8d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a8d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a8d8:	3204      	adds	r2, #4

0800a8da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a8da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a8dc:	d3fb      	bcc.n	800a8d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800a8de:	f007 f82b 	bl	8011938 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800a8e2:	f7ff faeb 	bl	8009ebc <main>

0800a8e6 <LoopForever>:

LoopForever:
  b LoopForever
 800a8e6:	e7fe      	b.n	800a8e6 <LoopForever>
  ldr   r0, =_estack
 800a8e8:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800a8ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a8f0:	20000578 	.word	0x20000578
  ldr r2, =_sidata
 800a8f4:	08013144 	.word	0x08013144
  ldr r2, =_sbss
 800a8f8:	20000578 	.word	0x20000578
  ldr r4, =_ebss
 800a8fc:	20005884 	.word	0x20005884

0800a900 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a900:	e7fe      	b.n	800a900 <ADC1_COMP_IRQHandler>
	...

0800a904 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b082      	sub	sp, #8
 800a908:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a90a:	1dfb      	adds	r3, r7, #7
 800a90c:	2200      	movs	r2, #0
 800a90e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a910:	4b0b      	ldr	r3, [pc, #44]	; (800a940 <HAL_Init+0x3c>)
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	4b0a      	ldr	r3, [pc, #40]	; (800a940 <HAL_Init+0x3c>)
 800a916:	2180      	movs	r1, #128	; 0x80
 800a918:	0049      	lsls	r1, r1, #1
 800a91a:	430a      	orrs	r2, r1
 800a91c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a91e:	2000      	movs	r0, #0
 800a920:	f7ff fc96 	bl	800a250 <HAL_InitTick>
 800a924:	1e03      	subs	r3, r0, #0
 800a926:	d003      	beq.n	800a930 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800a928:	1dfb      	adds	r3, r7, #7
 800a92a:	2201      	movs	r2, #1
 800a92c:	701a      	strb	r2, [r3, #0]
 800a92e:	e001      	b.n	800a934 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800a930:	f7ff fc5e 	bl	800a1f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a934:	1dfb      	adds	r3, r7, #7
 800a936:	781b      	ldrb	r3, [r3, #0]
}
 800a938:	0018      	movs	r0, r3
 800a93a:	46bd      	mov	sp, r7
 800a93c:	b002      	add	sp, #8
 800a93e:	bd80      	pop	{r7, pc}
 800a940:	40022000 	.word	0x40022000

0800a944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a948:	4b05      	ldr	r3, [pc, #20]	; (800a960 <HAL_IncTick+0x1c>)
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	001a      	movs	r2, r3
 800a94e:	4b05      	ldr	r3, [pc, #20]	; (800a964 <HAL_IncTick+0x20>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	18d2      	adds	r2, r2, r3
 800a954:	4b03      	ldr	r3, [pc, #12]	; (800a964 <HAL_IncTick+0x20>)
 800a956:	601a      	str	r2, [r3, #0]
}
 800a958:	46c0      	nop			; (mov r8, r8)
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}
 800a95e:	46c0      	nop			; (mov r8, r8)
 800a960:	20000484 	.word	0x20000484
 800a964:	20005830 	.word	0x20005830

0800a968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	af00      	add	r7, sp, #0
  return uwTick;
 800a96c:	4b02      	ldr	r3, [pc, #8]	; (800a978 <HAL_GetTick+0x10>)
 800a96e:	681b      	ldr	r3, [r3, #0]
}
 800a970:	0018      	movs	r0, r3
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	46c0      	nop			; (mov r8, r8)
 800a978:	20005830 	.word	0x20005830

0800a97c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b082      	sub	sp, #8
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800a984:	4b06      	ldr	r3, [pc, #24]	; (800a9a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a06      	ldr	r2, [pc, #24]	; (800a9a4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800a98a:	4013      	ands	r3, r2
 800a98c:	0019      	movs	r1, r3
 800a98e:	4b04      	ldr	r3, [pc, #16]	; (800a9a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	430a      	orrs	r2, r1
 800a994:	601a      	str	r2, [r3, #0]
}
 800a996:	46c0      	nop			; (mov r8, r8)
 800a998:	46bd      	mov	sp, r7
 800a99a:	b002      	add	sp, #8
 800a99c:	bd80      	pop	{r7, pc}
 800a99e:	46c0      	nop			; (mov r8, r8)
 800a9a0:	40010000 	.word	0x40010000
 800a9a4:	fffff9ff 	.word	0xfffff9ff

0800a9a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b082      	sub	sp, #8
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	0002      	movs	r2, r0
 800a9b0:	1dfb      	adds	r3, r7, #7
 800a9b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a9b4:	1dfb      	adds	r3, r7, #7
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	2b7f      	cmp	r3, #127	; 0x7f
 800a9ba:	d809      	bhi.n	800a9d0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9bc:	1dfb      	adds	r3, r7, #7
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	001a      	movs	r2, r3
 800a9c2:	231f      	movs	r3, #31
 800a9c4:	401a      	ands	r2, r3
 800a9c6:	4b04      	ldr	r3, [pc, #16]	; (800a9d8 <__NVIC_EnableIRQ+0x30>)
 800a9c8:	2101      	movs	r1, #1
 800a9ca:	4091      	lsls	r1, r2
 800a9cc:	000a      	movs	r2, r1
 800a9ce:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800a9d0:	46c0      	nop			; (mov r8, r8)
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	b002      	add	sp, #8
 800a9d6:	bd80      	pop	{r7, pc}
 800a9d8:	e000e100 	.word	0xe000e100

0800a9dc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	0002      	movs	r2, r0
 800a9e4:	1dfb      	adds	r3, r7, #7
 800a9e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a9e8:	1dfb      	adds	r3, r7, #7
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	2b7f      	cmp	r3, #127	; 0x7f
 800a9ee:	d810      	bhi.n	800aa12 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a9f0:	1dfb      	adds	r3, r7, #7
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	001a      	movs	r2, r3
 800a9f6:	231f      	movs	r3, #31
 800a9f8:	4013      	ands	r3, r2
 800a9fa:	4908      	ldr	r1, [pc, #32]	; (800aa1c <__NVIC_DisableIRQ+0x40>)
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	409a      	lsls	r2, r3
 800aa00:	0013      	movs	r3, r2
 800aa02:	2280      	movs	r2, #128	; 0x80
 800aa04:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800aa06:	f3bf 8f4f 	dsb	sy
}
 800aa0a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800aa0c:	f3bf 8f6f 	isb	sy
}
 800aa10:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800aa12:	46c0      	nop			; (mov r8, r8)
 800aa14:	46bd      	mov	sp, r7
 800aa16:	b002      	add	sp, #8
 800aa18:	bd80      	pop	{r7, pc}
 800aa1a:	46c0      	nop			; (mov r8, r8)
 800aa1c:	e000e100 	.word	0xe000e100

0800aa20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800aa20:	b590      	push	{r4, r7, lr}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	0002      	movs	r2, r0
 800aa28:	6039      	str	r1, [r7, #0]
 800aa2a:	1dfb      	adds	r3, r7, #7
 800aa2c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800aa2e:	1dfb      	adds	r3, r7, #7
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	2b7f      	cmp	r3, #127	; 0x7f
 800aa34:	d828      	bhi.n	800aa88 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aa36:	4a2f      	ldr	r2, [pc, #188]	; (800aaf4 <__NVIC_SetPriority+0xd4>)
 800aa38:	1dfb      	adds	r3, r7, #7
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	b25b      	sxtb	r3, r3
 800aa3e:	089b      	lsrs	r3, r3, #2
 800aa40:	33c0      	adds	r3, #192	; 0xc0
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	589b      	ldr	r3, [r3, r2]
 800aa46:	1dfa      	adds	r2, r7, #7
 800aa48:	7812      	ldrb	r2, [r2, #0]
 800aa4a:	0011      	movs	r1, r2
 800aa4c:	2203      	movs	r2, #3
 800aa4e:	400a      	ands	r2, r1
 800aa50:	00d2      	lsls	r2, r2, #3
 800aa52:	21ff      	movs	r1, #255	; 0xff
 800aa54:	4091      	lsls	r1, r2
 800aa56:	000a      	movs	r2, r1
 800aa58:	43d2      	mvns	r2, r2
 800aa5a:	401a      	ands	r2, r3
 800aa5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	019b      	lsls	r3, r3, #6
 800aa62:	22ff      	movs	r2, #255	; 0xff
 800aa64:	401a      	ands	r2, r3
 800aa66:	1dfb      	adds	r3, r7, #7
 800aa68:	781b      	ldrb	r3, [r3, #0]
 800aa6a:	0018      	movs	r0, r3
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	4003      	ands	r3, r0
 800aa70:	00db      	lsls	r3, r3, #3
 800aa72:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aa74:	481f      	ldr	r0, [pc, #124]	; (800aaf4 <__NVIC_SetPriority+0xd4>)
 800aa76:	1dfb      	adds	r3, r7, #7
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	b25b      	sxtb	r3, r3
 800aa7c:	089b      	lsrs	r3, r3, #2
 800aa7e:	430a      	orrs	r2, r1
 800aa80:	33c0      	adds	r3, #192	; 0xc0
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800aa86:	e031      	b.n	800aaec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aa88:	4a1b      	ldr	r2, [pc, #108]	; (800aaf8 <__NVIC_SetPriority+0xd8>)
 800aa8a:	1dfb      	adds	r3, r7, #7
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	0019      	movs	r1, r3
 800aa90:	230f      	movs	r3, #15
 800aa92:	400b      	ands	r3, r1
 800aa94:	3b08      	subs	r3, #8
 800aa96:	089b      	lsrs	r3, r3, #2
 800aa98:	3306      	adds	r3, #6
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	18d3      	adds	r3, r2, r3
 800aa9e:	3304      	adds	r3, #4
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	1dfa      	adds	r2, r7, #7
 800aaa4:	7812      	ldrb	r2, [r2, #0]
 800aaa6:	0011      	movs	r1, r2
 800aaa8:	2203      	movs	r2, #3
 800aaaa:	400a      	ands	r2, r1
 800aaac:	00d2      	lsls	r2, r2, #3
 800aaae:	21ff      	movs	r1, #255	; 0xff
 800aab0:	4091      	lsls	r1, r2
 800aab2:	000a      	movs	r2, r1
 800aab4:	43d2      	mvns	r2, r2
 800aab6:	401a      	ands	r2, r3
 800aab8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	019b      	lsls	r3, r3, #6
 800aabe:	22ff      	movs	r2, #255	; 0xff
 800aac0:	401a      	ands	r2, r3
 800aac2:	1dfb      	adds	r3, r7, #7
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	0018      	movs	r0, r3
 800aac8:	2303      	movs	r3, #3
 800aaca:	4003      	ands	r3, r0
 800aacc:	00db      	lsls	r3, r3, #3
 800aace:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800aad0:	4809      	ldr	r0, [pc, #36]	; (800aaf8 <__NVIC_SetPriority+0xd8>)
 800aad2:	1dfb      	adds	r3, r7, #7
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	001c      	movs	r4, r3
 800aad8:	230f      	movs	r3, #15
 800aada:	4023      	ands	r3, r4
 800aadc:	3b08      	subs	r3, #8
 800aade:	089b      	lsrs	r3, r3, #2
 800aae0:	430a      	orrs	r2, r1
 800aae2:	3306      	adds	r3, #6
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	18c3      	adds	r3, r0, r3
 800aae8:	3304      	adds	r3, #4
 800aaea:	601a      	str	r2, [r3, #0]
}
 800aaec:	46c0      	nop			; (mov r8, r8)
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	b003      	add	sp, #12
 800aaf2:	bd90      	pop	{r4, r7, pc}
 800aaf4:	e000e100 	.word	0xe000e100
 800aaf8:	e000ed00 	.word	0xe000ed00

0800aafc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800ab00:	f3bf 8f4f 	dsb	sy
}
 800ab04:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ab06:	4b04      	ldr	r3, [pc, #16]	; (800ab18 <__NVIC_SystemReset+0x1c>)
 800ab08:	4a04      	ldr	r2, [pc, #16]	; (800ab1c <__NVIC_SystemReset+0x20>)
 800ab0a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800ab0c:	f3bf 8f4f 	dsb	sy
}
 800ab10:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800ab12:	46c0      	nop			; (mov r8, r8)
 800ab14:	e7fd      	b.n	800ab12 <__NVIC_SystemReset+0x16>
 800ab16:	46c0      	nop			; (mov r8, r8)
 800ab18:	e000ed00 	.word	0xe000ed00
 800ab1c:	05fa0004 	.word	0x05fa0004

0800ab20 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b084      	sub	sp, #16
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60b9      	str	r1, [r7, #8]
 800ab28:	607a      	str	r2, [r7, #4]
 800ab2a:	210f      	movs	r1, #15
 800ab2c:	187b      	adds	r3, r7, r1
 800ab2e:	1c02      	adds	r2, r0, #0
 800ab30:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800ab32:	68ba      	ldr	r2, [r7, #8]
 800ab34:	187b      	adds	r3, r7, r1
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	b25b      	sxtb	r3, r3
 800ab3a:	0011      	movs	r1, r2
 800ab3c:	0018      	movs	r0, r3
 800ab3e:	f7ff ff6f 	bl	800aa20 <__NVIC_SetPriority>
}
 800ab42:	46c0      	nop			; (mov r8, r8)
 800ab44:	46bd      	mov	sp, r7
 800ab46:	b004      	add	sp, #16
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b082      	sub	sp, #8
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	0002      	movs	r2, r0
 800ab52:	1dfb      	adds	r3, r7, #7
 800ab54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800ab56:	1dfb      	adds	r3, r7, #7
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	b25b      	sxtb	r3, r3
 800ab5c:	0018      	movs	r0, r3
 800ab5e:	f7ff ff23 	bl	800a9a8 <__NVIC_EnableIRQ>
}
 800ab62:	46c0      	nop			; (mov r8, r8)
 800ab64:	46bd      	mov	sp, r7
 800ab66:	b002      	add	sp, #8
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b082      	sub	sp, #8
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	0002      	movs	r2, r0
 800ab72:	1dfb      	adds	r3, r7, #7
 800ab74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800ab76:	1dfb      	adds	r3, r7, #7
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	b25b      	sxtb	r3, r3
 800ab7c:	0018      	movs	r0, r3
 800ab7e:	f7ff ff2d 	bl	800a9dc <__NVIC_DisableIRQ>
}
 800ab82:	46c0      	nop			; (mov r8, r8)
 800ab84:	46bd      	mov	sp, r7
 800ab86:	b002      	add	sp, #8
 800ab88:	bd80      	pop	{r7, pc}

0800ab8a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800ab8a:	b580      	push	{r7, lr}
 800ab8c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800ab8e:	f7ff ffb5 	bl	800aafc <__NVIC_SystemReset>
	...

0800ab94 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d101      	bne.n	800aba6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800aba2:	2301      	movs	r3, #1
 800aba4:	e14e      	b.n	800ae44 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	225c      	movs	r2, #92	; 0x5c
 800abaa:	5c9b      	ldrb	r3, [r3, r2]
 800abac:	b2db      	uxtb	r3, r3
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d107      	bne.n	800abc2 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	225d      	movs	r2, #93	; 0x5d
 800abb6:	2100      	movs	r1, #0
 800abb8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	0018      	movs	r0, r3
 800abbe:	f7fe fe65 	bl	800988c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	699a      	ldr	r2, [r3, #24]
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	2110      	movs	r1, #16
 800abce:	438a      	bics	r2, r1
 800abd0:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800abd2:	f7ff fec9 	bl	800a968 <HAL_GetTick>
 800abd6:	0003      	movs	r3, r0
 800abd8:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800abda:	e012      	b.n	800ac02 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800abdc:	f7ff fec4 	bl	800a968 <HAL_GetTick>
 800abe0:	0002      	movs	r2, r0
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	2b0a      	cmp	r3, #10
 800abe8:	d90b      	bls.n	800ac02 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abee:	2201      	movs	r2, #1
 800abf0:	431a      	orrs	r2, r3
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	225c      	movs	r2, #92	; 0x5c
 800abfa:	2103      	movs	r1, #3
 800abfc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e120      	b.n	800ae44 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	2208      	movs	r2, #8
 800ac0a:	4013      	ands	r3, r2
 800ac0c:	2b08      	cmp	r3, #8
 800ac0e:	d0e5      	beq.n	800abdc <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	699a      	ldr	r2, [r3, #24]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2101      	movs	r1, #1
 800ac1c:	430a      	orrs	r2, r1
 800ac1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ac20:	f7ff fea2 	bl	800a968 <HAL_GetTick>
 800ac24:	0003      	movs	r3, r0
 800ac26:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ac28:	e012      	b.n	800ac50 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ac2a:	f7ff fe9d 	bl	800a968 <HAL_GetTick>
 800ac2e:	0002      	movs	r2, r0
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	1ad3      	subs	r3, r2, r3
 800ac34:	2b0a      	cmp	r3, #10
 800ac36:	d90b      	bls.n	800ac50 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	431a      	orrs	r2, r3
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	225c      	movs	r2, #92	; 0x5c
 800ac48:	2103      	movs	r1, #3
 800ac4a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e0f9      	b.n	800ae44 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	699b      	ldr	r3, [r3, #24]
 800ac56:	2201      	movs	r2, #1
 800ac58:	4013      	ands	r3, r2
 800ac5a:	d0e6      	beq.n	800ac2a <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	699a      	ldr	r2, [r3, #24]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2102      	movs	r1, #2
 800ac68:	430a      	orrs	r2, r1
 800ac6a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a76      	ldr	r2, [pc, #472]	; (800ae4c <HAL_FDCAN_Init+0x2b8>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d103      	bne.n	800ac7e <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800ac76:	4a76      	ldr	r2, [pc, #472]	; (800ae50 <HAL_FDCAN_Init+0x2bc>)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	7c1b      	ldrb	r3, [r3, #16]
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d108      	bne.n	800ac98 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	699a      	ldr	r2, [r3, #24]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	2140      	movs	r1, #64	; 0x40
 800ac92:	438a      	bics	r2, r1
 800ac94:	619a      	str	r2, [r3, #24]
 800ac96:	e007      	b.n	800aca8 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	699a      	ldr	r2, [r3, #24]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2140      	movs	r1, #64	; 0x40
 800aca4:	430a      	orrs	r2, r1
 800aca6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	7c5b      	ldrb	r3, [r3, #17]
 800acac:	2b01      	cmp	r3, #1
 800acae:	d109      	bne.n	800acc4 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	699a      	ldr	r2, [r3, #24]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2180      	movs	r1, #128	; 0x80
 800acbc:	01c9      	lsls	r1, r1, #7
 800acbe:	430a      	orrs	r2, r1
 800acc0:	619a      	str	r2, [r3, #24]
 800acc2:	e007      	b.n	800acd4 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	699a      	ldr	r2, [r3, #24]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4961      	ldr	r1, [pc, #388]	; (800ae54 <HAL_FDCAN_Init+0x2c0>)
 800acd0:	400a      	ands	r2, r1
 800acd2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	7c9b      	ldrb	r3, [r3, #18]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d108      	bne.n	800acee <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	699a      	ldr	r2, [r3, #24]
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	495c      	ldr	r1, [pc, #368]	; (800ae58 <HAL_FDCAN_Init+0x2c4>)
 800ace8:	400a      	ands	r2, r1
 800acea:	619a      	str	r2, [r3, #24]
 800acec:	e008      	b.n	800ad00 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	699a      	ldr	r2, [r3, #24]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	2180      	movs	r1, #128	; 0x80
 800acfa:	0149      	lsls	r1, r1, #5
 800acfc:	430a      	orrs	r2, r1
 800acfe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	699b      	ldr	r3, [r3, #24]
 800ad06:	4a55      	ldr	r2, [pc, #340]	; (800ae5c <HAL_FDCAN_Init+0x2c8>)
 800ad08:	4013      	ands	r3, r2
 800ad0a:	0019      	movs	r1, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	689a      	ldr	r2, [r3, #8]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	430a      	orrs	r2, r1
 800ad16:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	699a      	ldr	r2, [r3, #24]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	21a4      	movs	r1, #164	; 0xa4
 800ad24:	438a      	bics	r2, r1
 800ad26:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	691a      	ldr	r2, [r3, #16]
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2110      	movs	r1, #16
 800ad34:	438a      	bics	r2, r1
 800ad36:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	2b01      	cmp	r3, #1
 800ad3e:	d108      	bne.n	800ad52 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	699a      	ldr	r2, [r3, #24]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2104      	movs	r1, #4
 800ad4c:	430a      	orrs	r2, r1
 800ad4e:	619a      	str	r2, [r3, #24]
 800ad50:	e02c      	b.n	800adac <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d028      	beq.n	800adac <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	68db      	ldr	r3, [r3, #12]
 800ad5e:	2b02      	cmp	r3, #2
 800ad60:	d01c      	beq.n	800ad9c <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	699a      	ldr	r2, [r3, #24]
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2180      	movs	r1, #128	; 0x80
 800ad6e:	430a      	orrs	r2, r1
 800ad70:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	691a      	ldr	r2, [r3, #16]
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2110      	movs	r1, #16
 800ad7e:	430a      	orrs	r2, r1
 800ad80:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	2b03      	cmp	r3, #3
 800ad88:	d110      	bne.n	800adac <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	699a      	ldr	r2, [r3, #24]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2120      	movs	r1, #32
 800ad96:	430a      	orrs	r2, r1
 800ad98:	619a      	str	r2, [r3, #24]
 800ad9a:	e007      	b.n	800adac <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	699a      	ldr	r2, [r3, #24]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	2120      	movs	r1, #32
 800ada8:	430a      	orrs	r2, r1
 800adaa:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	699b      	ldr	r3, [r3, #24]
 800adb0:	3b01      	subs	r3, #1
 800adb2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	69db      	ldr	r3, [r3, #28]
 800adb8:	3b01      	subs	r3, #1
 800adba:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800adbc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6a1b      	ldr	r3, [r3, #32]
 800adc2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800adc4:	431a      	orrs	r2, r3
 800adc6:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	695b      	ldr	r3, [r3, #20]
 800adcc:	3b01      	subs	r3, #1
 800adce:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800add4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800add6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	689a      	ldr	r2, [r3, #8]
 800addc:	23c0      	movs	r3, #192	; 0xc0
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	429a      	cmp	r2, r3
 800ade2:	d115      	bne.n	800ae10 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ade8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adee:	3b01      	subs	r3, #1
 800adf0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800adf2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adf8:	3b01      	subs	r3, #1
 800adfa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800adfc:	431a      	orrs	r2, r3
 800adfe:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae04:	3b01      	subs	r3, #1
 800ae06:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800ae0c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800ae0e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	22c0      	movs	r2, #192	; 0xc0
 800ae16:	5899      	ldr	r1, [r3, r2]
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	430a      	orrs	r2, r1
 800ae22:	21c0      	movs	r1, #192	; 0xc0
 800ae24:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	0018      	movs	r0, r3
 800ae2a:	f000 fc75 	bl	800b718 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2200      	movs	r2, #0
 800ae32:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	225c      	movs	r2, #92	; 0x5c
 800ae3e:	2101      	movs	r1, #1
 800ae40:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800ae42:	2300      	movs	r3, #0
}
 800ae44:	0018      	movs	r0, r3
 800ae46:	46bd      	mov	sp, r7
 800ae48:	b004      	add	sp, #16
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	40006400 	.word	0x40006400
 800ae50:	40006500 	.word	0x40006500
 800ae54:	ffffbfff 	.word	0xffffbfff
 800ae58:	ffffefff 	.word	0xffffefff
 800ae5c:	fffffcff 	.word	0xfffffcff

0800ae60 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b084      	sub	sp, #16
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
 800ae6c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	225c      	movs	r2, #92	; 0x5c
 800ae72:	5c9b      	ldrb	r3, [r3, r2]
 800ae74:	b2db      	uxtb	r3, r3
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d117      	bne.n	800aeaa <HAL_FDCAN_ConfigGlobalFilter+0x4a>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2280      	movs	r2, #128	; 0x80
 800ae80:	589b      	ldr	r3, [r3, r2]
 800ae82:	223f      	movs	r2, #63	; 0x3f
 800ae84:	4393      	bics	r3, r2
 800ae86:	0019      	movs	r1, r3
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	011a      	lsls	r2, r3, #4
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	009b      	lsls	r3, r3, #2
 800ae90:	431a      	orrs	r2, r3
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	005b      	lsls	r3, r3, #1
 800ae96:	431a      	orrs	r2, r3
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	431a      	orrs	r2, r3
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	430a      	orrs	r2, r1
 800aea2:	2180      	movs	r1, #128	; 0x80
 800aea4:	505a      	str	r2, [r3, r1]
                                         (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                                         (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                                         (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 800aea6:	2300      	movs	r3, #0
 800aea8:	e006      	b.n	800aeb8 <HAL_FDCAN_ConfigGlobalFilter+0x58>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aeae:	2204      	movs	r2, #4
 800aeb0:	431a      	orrs	r2, r3
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800aeb6:	2301      	movs	r3, #1
  }
}
 800aeb8:	0018      	movs	r0, r3
 800aeba:	46bd      	mov	sp, r7
 800aebc:	b004      	add	sp, #16
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	225c      	movs	r2, #92	; 0x5c
 800aecc:	5c9b      	ldrb	r3, [r3, r2]
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	d110      	bne.n	800aef6 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	225c      	movs	r2, #92	; 0x5c
 800aed8:	2102      	movs	r1, #2
 800aeda:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	699a      	ldr	r2, [r3, #24]
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2101      	movs	r1, #1
 800aee8:	438a      	bics	r2, r1
 800aeea:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	2200      	movs	r2, #0
 800aef0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 800aef2:	2300      	movs	r3, #0
 800aef4:	e006      	b.n	800af04 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aefa:	2204      	movs	r2, #4
 800aefc:	431a      	orrs	r2, r3
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800af02:	2301      	movs	r3, #1
  }
}
 800af04:	0018      	movs	r0, r3
 800af06:	46bd      	mov	sp, r7
 800af08:	b002      	add	sp, #8
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 800af14:	2300      	movs	r3, #0
 800af16:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	225c      	movs	r2, #92	; 0x5c
 800af1c:	5c9b      	ldrb	r3, [r3, r2]
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	2b02      	cmp	r3, #2
 800af22:	d155      	bne.n	800afd0 <HAL_FDCAN_Stop+0xc4>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	699a      	ldr	r2, [r3, #24]
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	2101      	movs	r1, #1
 800af30:	430a      	orrs	r2, r1
 800af32:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800af34:	e011      	b.n	800af5a <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2b0a      	cmp	r3, #10
 800af3a:	d90b      	bls.n	800af54 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af40:	2201      	movs	r2, #1
 800af42:	431a      	orrs	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	225c      	movs	r2, #92	; 0x5c
 800af4c:	2103      	movs	r1, #3
 800af4e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800af50:	2301      	movs	r3, #1
 800af52:	e044      	b.n	800afde <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	3301      	adds	r3, #1
 800af58:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	699b      	ldr	r3, [r3, #24]
 800af60:	2201      	movs	r2, #1
 800af62:	4013      	ands	r3, r2
 800af64:	d0e7      	beq.n	800af36 <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 800af66:	2300      	movs	r3, #0
 800af68:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	699a      	ldr	r2, [r3, #24]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2110      	movs	r1, #16
 800af76:	438a      	bics	r2, r1
 800af78:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800af7a:	e011      	b.n	800afa0 <HAL_FDCAN_Stop+0x94>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	2b0a      	cmp	r3, #10
 800af80:	d90b      	bls.n	800af9a <HAL_FDCAN_Stop+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af86:	2201      	movs	r2, #1
 800af88:	431a      	orrs	r2, r3
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	225c      	movs	r2, #92	; 0x5c
 800af92:	2103      	movs	r1, #3
 800af94:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800af96:	2301      	movs	r3, #1
 800af98:	e021      	b.n	800afde <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	3301      	adds	r3, #1
 800af9e:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	699b      	ldr	r3, [r3, #24]
 800afa6:	2208      	movs	r2, #8
 800afa8:	4013      	ands	r3, r2
 800afaa:	2b08      	cmp	r3, #8
 800afac:	d0e6      	beq.n	800af7c <HAL_FDCAN_Stop+0x70>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	699a      	ldr	r2, [r3, #24]
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2102      	movs	r1, #2
 800afba:	430a      	orrs	r2, r1
 800afbc:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2200      	movs	r2, #0
 800afc2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	225c      	movs	r2, #92	; 0x5c
 800afc8:	2101      	movs	r1, #1
 800afca:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_OK;
 800afcc:	2300      	movs	r3, #0
 800afce:	e006      	b.n	800afde <HAL_FDCAN_Stop+0xd2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afd4:	2208      	movs	r2, #8
 800afd6:	431a      	orrs	r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800afdc:	2301      	movs	r3, #1
  }
}
 800afde:	0018      	movs	r0, r3
 800afe0:	46bd      	mov	sp, r7
 800afe2:	b004      	add	sp, #16
 800afe4:	bd80      	pop	{r7, pc}

0800afe6 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 800afe6:	b580      	push	{r7, lr}
 800afe8:	b086      	sub	sp, #24
 800afea:	af00      	add	r7, sp, #0
 800afec:	60f8      	str	r0, [r7, #12]
 800afee:	60b9      	str	r1, [r7, #8]
 800aff0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	225c      	movs	r2, #92	; 0x5c
 800aff6:	5c9b      	ldrb	r3, [r3, r2]
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	2b02      	cmp	r3, #2
 800affc:	d12d      	bne.n	800b05a <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	22c4      	movs	r2, #196	; 0xc4
 800b004:	589a      	ldr	r2, [r3, r2]
 800b006:	2380      	movs	r3, #128	; 0x80
 800b008:	039b      	lsls	r3, r3, #14
 800b00a:	4013      	ands	r3, r2
 800b00c:	d008      	beq.n	800b020 <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b012:	2280      	movs	r2, #128	; 0x80
 800b014:	0092      	lsls	r2, r2, #2
 800b016:	431a      	orrs	r2, r3
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800b01c:	2301      	movs	r3, #1
 800b01e:	e023      	b.n	800b068 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	22c4      	movs	r2, #196	; 0xc4
 800b026:	589b      	ldr	r3, [r3, r2]
 800b028:	0c1b      	lsrs	r3, r3, #16
 800b02a:	2203      	movs	r2, #3
 800b02c:	4013      	ands	r3, r2
 800b02e:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800b030:	697b      	ldr	r3, [r7, #20]
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	68b9      	ldr	r1, [r7, #8]
 800b036:	68f8      	ldr	r0, [r7, #12]
 800b038:	f000 fbda 	bl	800b7f0 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	2101      	movs	r1, #1
 800b042:	697a      	ldr	r2, [r7, #20]
 800b044:	4091      	lsls	r1, r2
 800b046:	000a      	movs	r2, r1
 800b048:	21cc      	movs	r1, #204	; 0xcc
 800b04a:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800b04c:	2201      	movs	r2, #1
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	409a      	lsls	r2, r3
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 800b056:	2300      	movs	r3, #0
 800b058:	e006      	b.n	800b068 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b05e:	2208      	movs	r2, #8
 800b060:	431a      	orrs	r2, r3
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b066:	2301      	movs	r3, #1
  }
}
 800b068:	0018      	movs	r0, r3
 800b06a:	46bd      	mov	sp, r7
 800b06c:	b006      	add	sp, #24
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b08a      	sub	sp, #40	; 0x28
 800b074:	af00      	add	r7, sp, #0
 800b076:	60f8      	str	r0, [r7, #12]
 800b078:	60b9      	str	r1, [r7, #8]
 800b07a:	607a      	str	r2, [r7, #4]
 800b07c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b07e:	201b      	movs	r0, #27
 800b080:	183b      	adds	r3, r7, r0
 800b082:	68fa      	ldr	r2, [r7, #12]
 800b084:	215c      	movs	r1, #92	; 0x5c
 800b086:	5c52      	ldrb	r2, [r2, r1]
 800b088:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800b08a:	183b      	adds	r3, r7, r0
 800b08c:	781b      	ldrb	r3, [r3, #0]
 800b08e:	2b02      	cmp	r3, #2
 800b090:	d000      	beq.n	800b094 <HAL_FDCAN_GetRxMessage+0x24>
 800b092:	e0c1      	b.n	800b218 <HAL_FDCAN_GetRxMessage+0x1a8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	2b40      	cmp	r3, #64	; 0x40
 800b098:	d121      	bne.n	800b0de <HAL_FDCAN_GetRxMessage+0x6e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	2290      	movs	r2, #144	; 0x90
 800b0a0:	589b      	ldr	r3, [r3, r2]
 800b0a2:	220f      	movs	r2, #15
 800b0a4:	4013      	ands	r3, r2
 800b0a6:	d108      	bne.n	800b0ba <HAL_FDCAN_GetRxMessage+0x4a>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0ac:	2280      	movs	r2, #128	; 0x80
 800b0ae:	0052      	lsls	r2, r2, #1
 800b0b0:	431a      	orrs	r2, r3
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	e0b5      	b.n	800b226 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	2290      	movs	r2, #144	; 0x90
 800b0c0:	589b      	ldr	r3, [r3, r2]
 800b0c2:	0a1b      	lsrs	r3, r3, #8
 800b0c4:	2203      	movs	r2, #3
 800b0c6:	4013      	ands	r3, r2
 800b0c8:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800b0ce:	69fa      	ldr	r2, [r7, #28]
 800b0d0:	0013      	movs	r3, r2
 800b0d2:	00db      	lsls	r3, r3, #3
 800b0d4:	189b      	adds	r3, r3, r2
 800b0d6:	00db      	lsls	r3, r3, #3
 800b0d8:	18cb      	adds	r3, r1, r3
 800b0da:	627b      	str	r3, [r7, #36]	; 0x24
 800b0dc:	e020      	b.n	800b120 <HAL_FDCAN_GetRxMessage+0xb0>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	2298      	movs	r2, #152	; 0x98
 800b0e4:	589b      	ldr	r3, [r3, r2]
 800b0e6:	220f      	movs	r2, #15
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	d108      	bne.n	800b0fe <HAL_FDCAN_GetRxMessage+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0f0:	2280      	movs	r2, #128	; 0x80
 800b0f2:	0052      	lsls	r2, r2, #1
 800b0f4:	431a      	orrs	r2, r3
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	e093      	b.n	800b226 <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2298      	movs	r2, #152	; 0x98
 800b104:	589b      	ldr	r3, [r3, r2]
 800b106:	0a1b      	lsrs	r3, r3, #8
 800b108:	2203      	movs	r2, #3
 800b10a:	4013      	ands	r3, r2
 800b10c:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800b112:	69fa      	ldr	r2, [r7, #28]
 800b114:	0013      	movs	r3, r2
 800b116:	00db      	lsls	r3, r3, #3
 800b118:	189b      	adds	r3, r3, r2
 800b11a:	00db      	lsls	r3, r3, #3
 800b11c:	18cb      	adds	r3, r1, r3
 800b11e:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800b120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b122:	681a      	ldr	r2, [r3, #0]
 800b124:	2380      	movs	r3, #128	; 0x80
 800b126:	05db      	lsls	r3, r3, #23
 800b128:	401a      	ands	r2, r3
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d107      	bne.n	800b146 <HAL_FDCAN_GetRxMessage+0xd6>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800b136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	0c9b      	lsrs	r3, r3, #18
 800b13c:	055b      	lsls	r3, r3, #21
 800b13e:	0d5a      	lsrs	r2, r3, #21
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	601a      	str	r2, [r3, #0]
 800b144:	e005      	b.n	800b152 <HAL_FDCAN_GetRxMessage+0xe2>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800b146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	00db      	lsls	r3, r3, #3
 800b14c:	08da      	lsrs	r2, r3, #3
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800b152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b154:	681a      	ldr	r2, [r3, #0]
 800b156:	2380      	movs	r3, #128	; 0x80
 800b158:	059b      	lsls	r3, r3, #22
 800b15a:	401a      	ands	r2, r3
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800b160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	0fdb      	lsrs	r3, r3, #31
 800b166:	07da      	lsls	r2, r3, #31
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800b16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b16e:	3304      	adds	r3, #4
 800b170:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800b172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	041b      	lsls	r3, r3, #16
 800b178:	0c1a      	lsrs	r2, r3, #16
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800b17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	23f0      	movs	r3, #240	; 0xf0
 800b184:	031b      	lsls	r3, r3, #12
 800b186:	401a      	ands	r2, r3
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800b18c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b18e:	681a      	ldr	r2, [r3, #0]
 800b190:	2380      	movs	r3, #128	; 0x80
 800b192:	035b      	lsls	r3, r3, #13
 800b194:	401a      	ands	r2, r3
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800b19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b19c:	681a      	ldr	r2, [r3, #0]
 800b19e:	2380      	movs	r3, #128	; 0x80
 800b1a0:	039b      	lsls	r3, r3, #14
 800b1a2:	401a      	ands	r2, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800b1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	0e1b      	lsrs	r3, r3, #24
 800b1ae:	227f      	movs	r2, #127	; 0x7f
 800b1b0:	401a      	ands	r2, r3
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800b1b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	0fda      	lsrs	r2, r3, #31
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c2:	3304      	adds	r3, #4
 800b1c4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	623b      	str	r3, [r7, #32]
 800b1ce:	e00a      	b.n	800b1e6 <HAL_FDCAN_GetRxMessage+0x176>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800b1d0:	697a      	ldr	r2, [r7, #20]
 800b1d2:	6a3b      	ldr	r3, [r7, #32]
 800b1d4:	18d2      	adds	r2, r2, r3
 800b1d6:	6839      	ldr	r1, [r7, #0]
 800b1d8:	6a3b      	ldr	r3, [r7, #32]
 800b1da:	18cb      	adds	r3, r1, r3
 800b1dc:	7812      	ldrb	r2, [r2, #0]
 800b1de:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800b1e0:	6a3b      	ldr	r3, [r7, #32]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	623b      	str	r3, [r7, #32]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	0c1b      	lsrs	r3, r3, #16
 800b1ec:	4a10      	ldr	r2, [pc, #64]	; (800b230 <HAL_FDCAN_GetRxMessage+0x1c0>)
 800b1ee:	5cd3      	ldrb	r3, [r2, r3]
 800b1f0:	001a      	movs	r2, r3
 800b1f2:	6a3b      	ldr	r3, [r7, #32]
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d3eb      	bcc.n	800b1d0 <HAL_FDCAN_GetRxMessage+0x160>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	2b40      	cmp	r3, #64	; 0x40
 800b1fc:	d105      	bne.n	800b20a <HAL_FDCAN_GetRxMessage+0x19a>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	2194      	movs	r1, #148	; 0x94
 800b204:	69fa      	ldr	r2, [r7, #28]
 800b206:	505a      	str	r2, [r3, r1]
 800b208:	e004      	b.n	800b214 <HAL_FDCAN_GetRxMessage+0x1a4>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	219c      	movs	r1, #156	; 0x9c
 800b210:	69fa      	ldr	r2, [r7, #28]
 800b212:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 800b214:	2300      	movs	r3, #0
 800b216:	e006      	b.n	800b226 <HAL_FDCAN_GetRxMessage+0x1b6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b21c:	2208      	movs	r2, #8
 800b21e:	431a      	orrs	r2, r3
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b224:	2301      	movs	r3, #1
  }
}
 800b226:	0018      	movs	r0, r3
 800b228:	46bd      	mov	sp, r7
 800b22a:	b00a      	add	sp, #40	; 0x28
 800b22c:	bd80      	pop	{r7, pc}
 800b22e:	46c0      	nop			; (mov r8, r8)
 800b230:	08012ff8 	.word	0x08012ff8

0800b234 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	22c4      	movs	r2, #196	; 0xc4
 800b242:	589b      	ldr	r3, [r3, r2]
 800b244:	2207      	movs	r2, #7
 800b246:	4013      	ands	r3, r2
 800b248:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800b24a:	68fb      	ldr	r3, [r7, #12]
}
 800b24c:	0018      	movs	r0, r3
 800b24e:	46bd      	mov	sp, r7
 800b250:	b004      	add	sp, #16
 800b252:	bd80      	pop	{r7, pc}

0800b254 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b086      	sub	sp, #24
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800b260:	2017      	movs	r0, #23
 800b262:	183b      	adds	r3, r7, r0
 800b264:	68fa      	ldr	r2, [r7, #12]
 800b266:	215c      	movs	r1, #92	; 0x5c
 800b268:	5c52      	ldrb	r2, [r2, r1]
 800b26a:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800b26c:	0002      	movs	r2, r0
 800b26e:	18bb      	adds	r3, r7, r2
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	2b01      	cmp	r3, #1
 800b274:	d004      	beq.n	800b280 <HAL_FDCAN_ActivateNotification+0x2c>
 800b276:	18bb      	adds	r3, r7, r2
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b02      	cmp	r3, #2
 800b27c:	d000      	beq.n	800b280 <HAL_FDCAN_ActivateNotification+0x2c>
 800b27e:	e0b4      	b.n	800b3ea <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b286:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2207      	movs	r2, #7
 800b28c:	4013      	ands	r3, r2
 800b28e:	d003      	beq.n	800b298 <HAL_FDCAN_ActivateNotification+0x44>
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	2201      	movs	r2, #1
 800b294:	4013      	ands	r3, r2
 800b296:	d034      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	2238      	movs	r2, #56	; 0x38
 800b29c:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 800b29e:	d003      	beq.n	800b2a8 <HAL_FDCAN_ActivateNotification+0x54>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	2202      	movs	r2, #2
 800b2a4:	4013      	ands	r3, r2
 800b2a6:	d02c      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800b2a8:	68ba      	ldr	r2, [r7, #8]
 800b2aa:	23e0      	movs	r3, #224	; 0xe0
 800b2ac:	005b      	lsls	r3, r3, #1
 800b2ae:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800b2b0:	d003      	beq.n	800b2ba <HAL_FDCAN_ActivateNotification+0x66>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	2204      	movs	r2, #4
 800b2b6:	4013      	ands	r3, r2
 800b2b8:	d023      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800b2ba:	68ba      	ldr	r2, [r7, #8]
 800b2bc:	23f0      	movs	r3, #240	; 0xf0
 800b2be:	015b      	lsls	r3, r3, #5
 800b2c0:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800b2c2:	d003      	beq.n	800b2cc <HAL_FDCAN_ActivateNotification+0x78>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	2208      	movs	r2, #8
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	d01a      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800b2cc:	68ba      	ldr	r2, [r7, #8]
 800b2ce:	23e0      	movs	r3, #224	; 0xe0
 800b2d0:	021b      	lsls	r3, r3, #8
 800b2d2:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800b2d4:	d003      	beq.n	800b2de <HAL_FDCAN_ActivateNotification+0x8a>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	2210      	movs	r2, #16
 800b2da:	4013      	ands	r3, r2
 800b2dc:	d011      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800b2de:	68ba      	ldr	r2, [r7, #8]
 800b2e0:	23c0      	movs	r3, #192	; 0xc0
 800b2e2:	029b      	lsls	r3, r3, #10
 800b2e4:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800b2e6:	d003      	beq.n	800b2f0 <HAL_FDCAN_ActivateNotification+0x9c>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	4013      	ands	r3, r2
 800b2ee:	d008      	beq.n	800b302 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800b2f0:	68ba      	ldr	r2, [r7, #8]
 800b2f2:	23fc      	movs	r3, #252	; 0xfc
 800b2f4:	041b      	lsls	r3, r3, #16
 800b2f6:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800b2f8:	d00b      	beq.n	800b312 <HAL_FDCAN_ActivateNotification+0xbe>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	2240      	movs	r2, #64	; 0x40
 800b2fe:	4013      	ands	r3, r2
 800b300:	d107      	bne.n	800b312 <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	2101      	movs	r1, #1
 800b30e:	430a      	orrs	r2, r1
 800b310:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2207      	movs	r2, #7
 800b316:	4013      	ands	r3, r2
 800b318:	d003      	beq.n	800b322 <HAL_FDCAN_ActivateNotification+0xce>
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	2201      	movs	r2, #1
 800b31e:	4013      	ands	r3, r2
 800b320:	d134      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	2238      	movs	r2, #56	; 0x38
 800b326:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800b328:	d003      	beq.n	800b332 <HAL_FDCAN_ActivateNotification+0xde>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	2202      	movs	r2, #2
 800b32e:	4013      	ands	r3, r2
 800b330:	d12c      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	23e0      	movs	r3, #224	; 0xe0
 800b336:	005b      	lsls	r3, r3, #1
 800b338:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800b33a:	d003      	beq.n	800b344 <HAL_FDCAN_ActivateNotification+0xf0>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	2204      	movs	r2, #4
 800b340:	4013      	ands	r3, r2
 800b342:	d123      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800b344:	68ba      	ldr	r2, [r7, #8]
 800b346:	23f0      	movs	r3, #240	; 0xf0
 800b348:	015b      	lsls	r3, r3, #5
 800b34a:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800b34c:	d003      	beq.n	800b356 <HAL_FDCAN_ActivateNotification+0x102>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	2208      	movs	r2, #8
 800b352:	4013      	ands	r3, r2
 800b354:	d11a      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	23e0      	movs	r3, #224	; 0xe0
 800b35a:	021b      	lsls	r3, r3, #8
 800b35c:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800b35e:	d003      	beq.n	800b368 <HAL_FDCAN_ActivateNotification+0x114>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	2210      	movs	r2, #16
 800b364:	4013      	ands	r3, r2
 800b366:	d111      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800b368:	68ba      	ldr	r2, [r7, #8]
 800b36a:	23c0      	movs	r3, #192	; 0xc0
 800b36c:	029b      	lsls	r3, r3, #10
 800b36e:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800b370:	d003      	beq.n	800b37a <HAL_FDCAN_ActivateNotification+0x126>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	2220      	movs	r2, #32
 800b376:	4013      	ands	r3, r2
 800b378:	d108      	bne.n	800b38c <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800b37a:	68ba      	ldr	r2, [r7, #8]
 800b37c:	23fc      	movs	r3, #252	; 0xfc
 800b37e:	041b      	lsls	r3, r3, #16
 800b380:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800b382:	d00b      	beq.n	800b39c <HAL_FDCAN_ActivateNotification+0x148>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	2240      	movs	r2, #64	; 0x40
 800b388:	4013      	ands	r3, r2
 800b38a:	d007      	beq.n	800b39c <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2102      	movs	r1, #2
 800b398:	430a      	orrs	r2, r1
 800b39a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2280      	movs	r2, #128	; 0x80
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	d009      	beq.n	800b3b8 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	22dc      	movs	r2, #220	; 0xdc
 800b3aa:	5899      	ldr	r1, [r3, r2]
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	430a      	orrs	r2, r1
 800b3b4:	21dc      	movs	r1, #220	; 0xdc
 800b3b6:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b3b8:	68ba      	ldr	r2, [r7, #8]
 800b3ba:	2380      	movs	r3, #128	; 0x80
 800b3bc:	005b      	lsls	r3, r3, #1
 800b3be:	4013      	ands	r3, r2
 800b3c0:	d009      	beq.n	800b3d6 <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	22e0      	movs	r2, #224	; 0xe0
 800b3c8:	5899      	ldr	r1, [r3, r2]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	687a      	ldr	r2, [r7, #4]
 800b3d0:	430a      	orrs	r2, r1
 800b3d2:	21e0      	movs	r1, #224	; 0xe0
 800b3d4:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	68ba      	ldr	r2, [r7, #8]
 800b3e2:	430a      	orrs	r2, r1
 800b3e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	e006      	b.n	800b3f8 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3ee:	2202      	movs	r2, #2
 800b3f0:	431a      	orrs	r2, r3
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800b3f6:	2301      	movs	r3, #1
  }
}
 800b3f8:	0018      	movs	r0, r3
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	b006      	add	sp, #24
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b08a      	sub	sp, #40	; 0x28
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b40e:	23e0      	movs	r3, #224	; 0xe0
 800b410:	015b      	lsls	r3, r3, #5
 800b412:	4013      	ands	r3, r2
 800b414:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41e:	4013      	ands	r3, r2
 800b420:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b428:	2207      	movs	r2, #7
 800b42a:	4013      	ands	r3, r2
 800b42c:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b434:	6a3b      	ldr	r3, [r7, #32]
 800b436:	4013      	ands	r3, r2
 800b438:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b440:	2238      	movs	r2, #56	; 0x38
 800b442:	4013      	ands	r3, r2
 800b444:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b44c:	69fb      	ldr	r3, [r7, #28]
 800b44e:	4013      	ands	r3, r2
 800b450:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b458:	23f1      	movs	r3, #241	; 0xf1
 800b45a:	041b      	lsls	r3, r3, #16
 800b45c:	4013      	ands	r3, r2
 800b45e:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	4013      	ands	r3, r2
 800b46a:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b472:	23e0      	movs	r3, #224	; 0xe0
 800b474:	031b      	lsls	r3, r3, #12
 800b476:	4013      	ands	r3, r2
 800b478:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	4013      	ands	r3, r2
 800b484:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b48c:	2240      	movs	r2, #64	; 0x40
 800b48e:	4013      	ands	r3, r2
 800b490:	d00d      	beq.n	800b4ae <HAL_FDCAN_IRQHandler+0xae>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b498:	2240      	movs	r2, #64	; 0x40
 800b49a:	4013      	ands	r3, r2
 800b49c:	d007      	beq.n	800b4ae <HAL_FDCAN_IRQHandler+0xae>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	2240      	movs	r2, #64	; 0x40
 800b4a4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	f000 f91c 	bl	800b6e6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b4b4:	2380      	movs	r3, #128	; 0x80
 800b4b6:	005b      	lsls	r3, r3, #1
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	d01d      	beq.n	800b4f8 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b4c2:	2380      	movs	r3, #128	; 0x80
 800b4c4:	005b      	lsls	r3, r3, #1
 800b4c6:	4013      	ands	r3, r2
 800b4c8:	d016      	beq.n	800b4f8 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	22d8      	movs	r2, #216	; 0xd8
 800b4d0:	589b      	ldr	r3, [r3, r2]
 800b4d2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	22e0      	movs	r2, #224	; 0xe0
 800b4da:	589a      	ldr	r2, [r3, r2]
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	4013      	ands	r3, r2
 800b4e0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	2280      	movs	r2, #128	; 0x80
 800b4e8:	0052      	lsls	r2, r2, #1
 800b4ea:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800b4ec:	693a      	ldr	r2, [r7, #16]
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	0011      	movs	r1, r2
 800b4f2:	0018      	movs	r0, r3
 800b4f4:	f000 f8de 	bl	800b6b4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800b4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d009      	beq.n	800b512 <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b504:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800b506:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	0011      	movs	r1, r2
 800b50c:	0018      	movs	r0, r3
 800b50e:	f000 f8c0 	bl	800b692 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800b512:	6a3b      	ldr	r3, [r7, #32]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d009      	beq.n	800b52c <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	6a3a      	ldr	r2, [r7, #32]
 800b51e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800b520:	6a3a      	ldr	r2, [r7, #32]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	0011      	movs	r1, r2
 800b526:	0018      	movs	r0, r3
 800b528:	f7fd f8fc 	bl	8008724 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d009      	beq.n	800b546 <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	69fa      	ldr	r2, [r7, #28]
 800b538:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800b53a:	69fa      	ldr	r2, [r7, #28]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	0011      	movs	r1, r2
 800b540:	0018      	movs	r0, r3
 800b542:	f7fd f902 	bl	800874a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b54c:	2380      	movs	r3, #128	; 0x80
 800b54e:	009b      	lsls	r3, r3, #2
 800b550:	4013      	ands	r3, r2
 800b552:	d00f      	beq.n	800b574 <HAL_FDCAN_IRQHandler+0x174>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b55a:	2380      	movs	r3, #128	; 0x80
 800b55c:	009b      	lsls	r3, r3, #2
 800b55e:	4013      	ands	r3, r2
 800b560:	d008      	beq.n	800b574 <HAL_FDCAN_IRQHandler+0x174>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	2280      	movs	r2, #128	; 0x80
 800b568:	0092      	lsls	r2, r2, #2
 800b56a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	0018      	movs	r0, r3
 800b570:	f000 f898 	bl	800b6a4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b57a:	2280      	movs	r2, #128	; 0x80
 800b57c:	4013      	ands	r3, r2
 800b57e:	d01b      	beq.n	800b5b8 <HAL_FDCAN_IRQHandler+0x1b8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b586:	2280      	movs	r2, #128	; 0x80
 800b588:	4013      	ands	r3, r2
 800b58a:	d015      	beq.n	800b5b8 <HAL_FDCAN_IRQHandler+0x1b8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	22d4      	movs	r2, #212	; 0xd4
 800b592:	589b      	ldr	r3, [r3, r2]
 800b594:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	22dc      	movs	r2, #220	; 0xdc
 800b59c:	589a      	ldr	r2, [r3, r2]
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	2280      	movs	r2, #128	; 0x80
 800b5aa:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800b5ac:	68fa      	ldr	r2, [r7, #12]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	0011      	movs	r1, r2
 800b5b2:	0018      	movs	r0, r3
 800b5b4:	f7fd f8dc 	bl	8008770 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b5be:	2380      	movs	r3, #128	; 0x80
 800b5c0:	019b      	lsls	r3, r3, #6
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	d00f      	beq.n	800b5e6 <HAL_FDCAN_IRQHandler+0x1e6>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b5cc:	2380      	movs	r3, #128	; 0x80
 800b5ce:	019b      	lsls	r3, r3, #6
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	d008      	beq.n	800b5e6 <HAL_FDCAN_IRQHandler+0x1e6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2280      	movs	r2, #128	; 0x80
 800b5da:	0192      	lsls	r2, r2, #6
 800b5dc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	0018      	movs	r0, r3
 800b5e2:	f000 f870 	bl	800b6c6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b5ec:	2380      	movs	r3, #128	; 0x80
 800b5ee:	021b      	lsls	r3, r3, #8
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	d00f      	beq.n	800b614 <HAL_FDCAN_IRQHandler+0x214>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b5fa:	2380      	movs	r3, #128	; 0x80
 800b5fc:	021b      	lsls	r3, r3, #8
 800b5fe:	4013      	ands	r3, r2
 800b600:	d008      	beq.n	800b614 <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	2280      	movs	r2, #128	; 0x80
 800b608:	0212      	lsls	r2, r2, #8
 800b60a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	0018      	movs	r0, r3
 800b610:	f000 f861 	bl	800b6d6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b61a:	2380      	movs	r3, #128	; 0x80
 800b61c:	01db      	lsls	r3, r3, #7
 800b61e:	4013      	ands	r3, r2
 800b620:	d011      	beq.n	800b646 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b628:	2380      	movs	r3, #128	; 0x80
 800b62a:	01db      	lsls	r3, r3, #7
 800b62c:	4013      	ands	r3, r2
 800b62e:	d00a      	beq.n	800b646 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2280      	movs	r2, #128	; 0x80
 800b636:	01d2      	lsls	r2, r2, #7
 800b638:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b63e:	2280      	movs	r2, #128	; 0x80
 800b640:	431a      	orrs	r2, r3
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d009      	beq.n	800b660 <HAL_FDCAN_IRQHandler+0x260>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	697a      	ldr	r2, [r7, #20]
 800b652:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
      /* Error Status Callback */
      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800b654:	697a      	ldr	r2, [r7, #20]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	0011      	movs	r1, r2
 800b65a:	0018      	movs	r0, r3
 800b65c:	f000 f853 	bl	800b706 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800b660:	69bb      	ldr	r3, [r7, #24]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d009      	beq.n	800b67a <HAL_FDCAN_IRQHandler+0x27a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	69ba      	ldr	r2, [r7, #24]
 800b66c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b672:	69bb      	ldr	r3, [r7, #24]
 800b674:	431a      	orrs	r2, r3
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d003      	beq.n	800b68a <HAL_FDCAN_IRQHandler+0x28a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	0018      	movs	r0, r3
 800b686:	f000 f836 	bl	800b6f6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800b68a:	46c0      	nop			; (mov r8, r8)
 800b68c:	46bd      	mov	sp, r7
 800b68e:	b00a      	add	sp, #40	; 0x28
 800b690:	bd80      	pop	{r7, pc}

0800b692 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800b692:	b580      	push	{r7, lr}
 800b694:	b082      	sub	sp, #8
 800b696:	af00      	add	r7, sp, #0
 800b698:	6078      	str	r0, [r7, #4]
 800b69a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800b69c:	46c0      	nop			; (mov r8, r8)
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	b002      	add	sp, #8
 800b6a2:	bd80      	pop	{r7, pc}

0800b6a4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b6a4:	b580      	push	{r7, lr}
 800b6a6:	b082      	sub	sp, #8
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800b6ac:	46c0      	nop			; (mov r8, r8)
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	b002      	add	sp, #8
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b082      	sub	sp, #8
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
 800b6bc:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800b6be:	46c0      	nop			; (mov r8, r8)
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	b002      	add	sp, #8
 800b6c4:	bd80      	pop	{r7, pc}

0800b6c6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b082      	sub	sp, #8
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800b6ce:	46c0      	nop			; (mov r8, r8)
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	b002      	add	sp, #8
 800b6d4:	bd80      	pop	{r7, pc}

0800b6d6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b6d6:	b580      	push	{r7, lr}
 800b6d8:	b082      	sub	sp, #8
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800b6de:	46c0      	nop			; (mov r8, r8)
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	b002      	add	sp, #8
 800b6e4:	bd80      	pop	{r7, pc}

0800b6e6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b6e6:	b580      	push	{r7, lr}
 800b6e8:	b082      	sub	sp, #8
 800b6ea:	af00      	add	r7, sp, #0
 800b6ec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800b6ee:	46c0      	nop			; (mov r8, r8)
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	b002      	add	sp, #8
 800b6f4:	bd80      	pop	{r7, pc}

0800b6f6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b082      	sub	sp, #8
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800b6fe:	46c0      	nop			; (mov r8, r8)
 800b700:	46bd      	mov	sp, r7
 800b702:	b002      	add	sp, #8
 800b704:	bd80      	pop	{r7, pc}

0800b706 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800b706:	b580      	push	{r7, lr}
 800b708:	b082      	sub	sp, #8
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
 800b70e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800b710:	46c0      	nop			; (mov r8, r8)
 800b712:	46bd      	mov	sp, r7
 800b714:	b002      	add	sp, #8
 800b716:	bd80      	pop	{r7, pc}

0800b718 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800b720:	4b2f      	ldr	r3, [pc, #188]	; (800b7e0 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800b722:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	4a2e      	ldr	r2, [pc, #184]	; (800b7e4 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800b72a:	4293      	cmp	r3, r2
 800b72c:	d105      	bne.n	800b73a <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	22d4      	movs	r2, #212	; 0xd4
 800b732:	0092      	lsls	r2, r2, #2
 800b734:	4694      	mov	ip, r2
 800b736:	4463      	add	r3, ip
 800b738:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	68ba      	ldr	r2, [r7, #8]
 800b73e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2280      	movs	r2, #128	; 0x80
 800b746:	589b      	ldr	r3, [r3, r2]
 800b748:	4a27      	ldr	r2, [pc, #156]	; (800b7e8 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800b74a:	4013      	ands	r3, r2
 800b74c:	0019      	movs	r1, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b752:	041a      	lsls	r2, r3, #16
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	430a      	orrs	r2, r1
 800b75a:	2180      	movs	r1, #128	; 0x80
 800b75c:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	3370      	adds	r3, #112	; 0x70
 800b762:	001a      	movs	r2, r3
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2280      	movs	r2, #128	; 0x80
 800b76e:	589b      	ldr	r3, [r3, r2]
 800b770:	4a1e      	ldr	r2, [pc, #120]	; (800b7ec <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800b772:	4013      	ands	r3, r2
 800b774:	0019      	movs	r1, r3
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b77a:	061a      	lsls	r2, r3, #24
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	430a      	orrs	r2, r1
 800b782:	2180      	movs	r1, #128	; 0x80
 800b784:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	33b0      	adds	r3, #176	; 0xb0
 800b78a:	001a      	movs	r2, r3
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	3389      	adds	r3, #137	; 0x89
 800b794:	33ff      	adds	r3, #255	; 0xff
 800b796:	001a      	movs	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	2298      	movs	r2, #152	; 0x98
 800b7a0:	0092      	lsls	r2, r2, #2
 800b7a2:	189a      	adds	r2, r3, r2
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	229e      	movs	r2, #158	; 0x9e
 800b7ac:	0092      	lsls	r2, r2, #2
 800b7ae:	189a      	adds	r2, r3, r2
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	60fb      	str	r3, [r7, #12]
 800b7b8:	e005      	b.n	800b7c6 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	3304      	adds	r3, #4
 800b7c4:	60fb      	str	r3, [r7, #12]
 800b7c6:	68bb      	ldr	r3, [r7, #8]
 800b7c8:	22d4      	movs	r2, #212	; 0xd4
 800b7ca:	0092      	lsls	r2, r2, #2
 800b7cc:	4694      	mov	ip, r2
 800b7ce:	4463      	add	r3, ip
 800b7d0:	68fa      	ldr	r2, [r7, #12]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d3f1      	bcc.n	800b7ba <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800b7d6:	46c0      	nop			; (mov r8, r8)
 800b7d8:	46c0      	nop			; (mov r8, r8)
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	b004      	add	sp, #16
 800b7de:	bd80      	pop	{r7, pc}
 800b7e0:	4000b400 	.word	0x4000b400
 800b7e4:	40006800 	.word	0x40006800
 800b7e8:	ffe0ffff 	.word	0xffe0ffff
 800b7ec:	f0ffffff 	.word	0xf0ffffff

0800b7f0 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b088      	sub	sp, #32
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	60f8      	str	r0, [r7, #12]
 800b7f8:	60b9      	str	r1, [r7, #8]
 800b7fa:	607a      	str	r2, [r7, #4]
 800b7fc:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	685b      	ldr	r3, [r3, #4]
 800b802:	2b00      	cmp	r3, #0
 800b804:	d10a      	bne.n	800b81c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800b80e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b816:	4313      	orrs	r3, r2
 800b818:	61fb      	str	r3, [r7, #28]
 800b81a:	e00b      	b.n	800b834 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800b824:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800b826:	68bb      	ldr	r3, [r7, #8]
 800b828:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800b82a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800b82c:	2280      	movs	r2, #128	; 0x80
 800b82e:	05d2      	lsls	r2, r2, #23
 800b830:	4313      	orrs	r3, r2
 800b832:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	6a1b      	ldr	r3, [r3, #32]
 800b838:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b83e:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800b844:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800b84a:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800b850:	4313      	orrs	r3, r2
 800b852:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b858:	683a      	ldr	r2, [r7, #0]
 800b85a:	0013      	movs	r3, r2
 800b85c:	00db      	lsls	r3, r3, #3
 800b85e:	189b      	adds	r3, r3, r2
 800b860:	00db      	lsls	r3, r3, #3
 800b862:	18cb      	adds	r3, r1, r3
 800b864:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800b866:	69bb      	ldr	r3, [r7, #24]
 800b868:	69fa      	ldr	r2, [r7, #28]
 800b86a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	3304      	adds	r3, #4
 800b870:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800b872:	69bb      	ldr	r3, [r7, #24]
 800b874:	693a      	ldr	r2, [r7, #16]
 800b876:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800b878:	69bb      	ldr	r3, [r7, #24]
 800b87a:	3304      	adds	r3, #4
 800b87c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b87e:	2300      	movs	r3, #0
 800b880:	617b      	str	r3, [r7, #20]
 800b882:	e020      	b.n	800b8c6 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	3303      	adds	r3, #3
 800b888:	687a      	ldr	r2, [r7, #4]
 800b88a:	18d3      	adds	r3, r2, r3
 800b88c:	781b      	ldrb	r3, [r3, #0]
 800b88e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	3302      	adds	r3, #2
 800b894:	6879      	ldr	r1, [r7, #4]
 800b896:	18cb      	adds	r3, r1, r3
 800b898:	781b      	ldrb	r3, [r3, #0]
 800b89a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b89c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	6879      	ldr	r1, [r7, #4]
 800b8a4:	18cb      	adds	r3, r1, r3
 800b8a6:	781b      	ldrb	r3, [r3, #0]
 800b8a8:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800b8aa:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800b8ac:	6879      	ldr	r1, [r7, #4]
 800b8ae:	697a      	ldr	r2, [r7, #20]
 800b8b0:	188a      	adds	r2, r1, r2
 800b8b2:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800b8b4:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800b8b6:	69bb      	ldr	r3, [r7, #24]
 800b8b8:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	3304      	adds	r3, #4
 800b8be:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	3304      	adds	r3, #4
 800b8c4:	617b      	str	r3, [r7, #20]
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	68db      	ldr	r3, [r3, #12]
 800b8ca:	0c1b      	lsrs	r3, r3, #16
 800b8cc:	4a05      	ldr	r2, [pc, #20]	; (800b8e4 <FDCAN_CopyMessageToRAM+0xf4>)
 800b8ce:	5cd3      	ldrb	r3, [r2, r3]
 800b8d0:	001a      	movs	r2, r3
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d3d5      	bcc.n	800b884 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800b8d8:	46c0      	nop			; (mov r8, r8)
 800b8da:	46c0      	nop			; (mov r8, r8)
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	b008      	add	sp, #32
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	46c0      	nop			; (mov r8, r8)
 800b8e4:	08012ff8 	.word	0x08012ff8

0800b8e8 <HAL_FLASH_Program>:
  *               are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800b8e8:	b5b0      	push	{r4, r5, r7, lr}
 800b8ea:	b086      	sub	sp, #24
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	603a      	str	r2, [r7, #0]
 800b8f4:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b8f6:	4b21      	ldr	r3, [pc, #132]	; (800b97c <HAL_FLASH_Program+0x94>)
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	2b01      	cmp	r3, #1
 800b8fc:	d101      	bne.n	800b902 <HAL_FLASH_Program+0x1a>
 800b8fe:	2302      	movs	r3, #2
 800b900:	e038      	b.n	800b974 <HAL_FLASH_Program+0x8c>
 800b902:	4b1e      	ldr	r3, [pc, #120]	; (800b97c <HAL_FLASH_Program+0x94>)
 800b904:	2201      	movs	r2, #1
 800b906:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b908:	4b1c      	ldr	r3, [pc, #112]	; (800b97c <HAL_FLASH_Program+0x94>)
 800b90a:	2200      	movs	r2, #0
 800b90c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b90e:	2517      	movs	r5, #23
 800b910:	197c      	adds	r4, r7, r5
 800b912:	23fa      	movs	r3, #250	; 0xfa
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	0018      	movs	r0, r3
 800b918:	f000 f874 	bl	800ba04 <FLASH_WaitForLastOperation>
 800b91c:	0003      	movs	r3, r0
 800b91e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800b920:	197b      	adds	r3, r7, r5
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d11f      	bne.n	800b968 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2b01      	cmp	r3, #1
 800b92c:	d106      	bne.n	800b93c <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800b92e:	683a      	ldr	r2, [r7, #0]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	68b9      	ldr	r1, [r7, #8]
 800b934:	0008      	movs	r0, r1
 800b936:	f000 f8b3 	bl	800baa0 <FLASH_Program_DoubleWord>
 800b93a:	e005      	b.n	800b948 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800b93c:	683a      	ldr	r2, [r7, #0]
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	0011      	movs	r1, r2
 800b942:	0018      	movs	r0, r3
 800b944:	f006 fec8 	bl	80126d8 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800b948:	2317      	movs	r3, #23
 800b94a:	18fc      	adds	r4, r7, r3
 800b94c:	23fa      	movs	r3, #250	; 0xfa
 800b94e:	009b      	lsls	r3, r3, #2
 800b950:	0018      	movs	r0, r3
 800b952:	f000 f857 	bl	800ba04 <FLASH_WaitForLastOperation>
 800b956:	0003      	movs	r3, r0
 800b958:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800b95a:	4b09      	ldr	r3, [pc, #36]	; (800b980 <HAL_FLASH_Program+0x98>)
 800b95c:	695a      	ldr	r2, [r3, #20]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	43d9      	mvns	r1, r3
 800b962:	4b07      	ldr	r3, [pc, #28]	; (800b980 <HAL_FLASH_Program+0x98>)
 800b964:	400a      	ands	r2, r1
 800b966:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b968:	4b04      	ldr	r3, [pc, #16]	; (800b97c <HAL_FLASH_Program+0x94>)
 800b96a:	2200      	movs	r2, #0
 800b96c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800b96e:	2317      	movs	r3, #23
 800b970:	18fb      	adds	r3, r7, r3
 800b972:	781b      	ldrb	r3, [r3, #0]
}
 800b974:	0018      	movs	r0, r3
 800b976:	46bd      	mov	sp, r7
 800b978:	b006      	add	sp, #24
 800b97a:	bdb0      	pop	{r4, r5, r7, pc}
 800b97c:	200007fc 	.word	0x200007fc
 800b980:	40022000 	.word	0x40022000

0800b984 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b082      	sub	sp, #8
 800b988:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800b98a:	1dfb      	adds	r3, r7, #7
 800b98c:	2200      	movs	r2, #0
 800b98e:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b990:	4b0b      	ldr	r3, [pc, #44]	; (800b9c0 <HAL_FLASH_Unlock+0x3c>)
 800b992:	695b      	ldr	r3, [r3, #20]
 800b994:	2b00      	cmp	r3, #0
 800b996:	da0c      	bge.n	800b9b2 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800b998:	4b09      	ldr	r3, [pc, #36]	; (800b9c0 <HAL_FLASH_Unlock+0x3c>)
 800b99a:	4a0a      	ldr	r2, [pc, #40]	; (800b9c4 <HAL_FLASH_Unlock+0x40>)
 800b99c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800b99e:	4b08      	ldr	r3, [pc, #32]	; (800b9c0 <HAL_FLASH_Unlock+0x3c>)
 800b9a0:	4a09      	ldr	r2, [pc, #36]	; (800b9c8 <HAL_FLASH_Unlock+0x44>)
 800b9a2:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800b9a4:	4b06      	ldr	r3, [pc, #24]	; (800b9c0 <HAL_FLASH_Unlock+0x3c>)
 800b9a6:	695b      	ldr	r3, [r3, #20]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	da02      	bge.n	800b9b2 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 800b9ac:	1dfb      	adds	r3, r7, #7
 800b9ae:	2201      	movs	r2, #1
 800b9b0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800b9b2:	1dfb      	adds	r3, r7, #7
 800b9b4:	781b      	ldrb	r3, [r3, #0]
}
 800b9b6:	0018      	movs	r0, r3
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	b002      	add	sp, #8
 800b9bc:	bd80      	pop	{r7, pc}
 800b9be:	46c0      	nop			; (mov r8, r8)
 800b9c0:	40022000 	.word	0x40022000
 800b9c4:	45670123 	.word	0x45670123
 800b9c8:	cdef89ab 	.word	0xcdef89ab

0800b9cc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800b9d2:	1dfb      	adds	r3, r7, #7
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800b9d8:	4b09      	ldr	r3, [pc, #36]	; (800ba00 <HAL_FLASH_Lock+0x34>)
 800b9da:	695a      	ldr	r2, [r3, #20]
 800b9dc:	4b08      	ldr	r3, [pc, #32]	; (800ba00 <HAL_FLASH_Lock+0x34>)
 800b9de:	2180      	movs	r1, #128	; 0x80
 800b9e0:	0609      	lsls	r1, r1, #24
 800b9e2:	430a      	orrs	r2, r1
 800b9e4:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800b9e6:	4b06      	ldr	r3, [pc, #24]	; (800ba00 <HAL_FLASH_Lock+0x34>)
 800b9e8:	695b      	ldr	r3, [r3, #20]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	da02      	bge.n	800b9f4 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 800b9ee:	1dfb      	adds	r3, r7, #7
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800b9f4:	1dfb      	adds	r3, r7, #7
 800b9f6:	781b      	ldrb	r3, [r3, #0]
}
 800b9f8:	0018      	movs	r0, r3
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	b002      	add	sp, #8
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	40022000 	.word	0x40022000

0800ba04 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b084      	sub	sp, #16
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 800ba0c:	f7fe ffac 	bl	800a968 <HAL_GetTick>
 800ba10:	0002      	movs	r2, r0
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	189b      	adds	r3, r3, r2
 800ba16:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 800ba18:	23c0      	movs	r3, #192	; 0xc0
 800ba1a:	029b      	lsls	r3, r3, #10
 800ba1c:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif

  while ((FLASH->SR & error) != 0x00U)
 800ba1e:	e007      	b.n	800ba30 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 800ba20:	f7fe ffa2 	bl	800a968 <HAL_GetTick>
 800ba24:	0002      	movs	r2, r0
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	4293      	cmp	r3, r2
 800ba2a:	d801      	bhi.n	800ba30 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 800ba2c:	2303      	movs	r3, #3
 800ba2e:	e02a      	b.n	800ba86 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 800ba30:	4b17      	ldr	r3, [pc, #92]	; (800ba90 <FLASH_WaitForLastOperation+0x8c>)
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	68ba      	ldr	r2, [r7, #8]
 800ba36:	4013      	ands	r3, r2
 800ba38:	d1f2      	bne.n	800ba20 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800ba3a:	4b15      	ldr	r3, [pc, #84]	; (800ba90 <FLASH_WaitForLastOperation+0x8c>)
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	4a15      	ldr	r2, [pc, #84]	; (800ba94 <FLASH_WaitForLastOperation+0x90>)
 800ba40:	4013      	ands	r3, r2
 800ba42:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800ba44:	4b12      	ldr	r3, [pc, #72]	; (800ba90 <FLASH_WaitForLastOperation+0x8c>)
 800ba46:	4a14      	ldr	r2, [pc, #80]	; (800ba98 <FLASH_WaitForLastOperation+0x94>)
 800ba48:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d004      	beq.n	800ba5a <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 800ba50:	4b12      	ldr	r3, [pc, #72]	; (800ba9c <FLASH_WaitForLastOperation+0x98>)
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e015      	b.n	800ba86 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 800ba5a:	f7fe ff85 	bl	800a968 <HAL_GetTick>
 800ba5e:	0002      	movs	r2, r0
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	189b      	adds	r3, r3, r2
 800ba64:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800ba66:	e007      	b.n	800ba78 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 800ba68:	f7fe ff7e 	bl	800a968 <HAL_GetTick>
 800ba6c:	0002      	movs	r2, r0
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	4293      	cmp	r3, r2
 800ba72:	d801      	bhi.n	800ba78 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 800ba74:	2303      	movs	r3, #3
 800ba76:	e006      	b.n	800ba86 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800ba78:	4b05      	ldr	r3, [pc, #20]	; (800ba90 <FLASH_WaitForLastOperation+0x8c>)
 800ba7a:	691a      	ldr	r2, [r3, #16]
 800ba7c:	2380      	movs	r3, #128	; 0x80
 800ba7e:	02db      	lsls	r3, r3, #11
 800ba80:	4013      	ands	r3, r2
 800ba82:	d1f1      	bne.n	800ba68 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 800ba84:	2300      	movs	r3, #0
}
 800ba86:	0018      	movs	r0, r3
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	b004      	add	sp, #16
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	46c0      	nop			; (mov r8, r8)
 800ba90:	40022000 	.word	0x40022000
 800ba94:	0000c3fa 	.word	0x0000c3fa
 800ba98:	0008c3fb 	.word	0x0008c3fb
 800ba9c:	200007fc 	.word	0x200007fc

0800baa0 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800baa0:	b5b0      	push	{r4, r5, r7, lr}
 800baa2:	b084      	sub	sp, #16
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	603a      	str	r2, [r7, #0]
 800baaa:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800baac:	4b0b      	ldr	r3, [pc, #44]	; (800badc <FLASH_Program_DoubleWord+0x3c>)
 800baae:	695a      	ldr	r2, [r3, #20]
 800bab0:	4b0a      	ldr	r3, [pc, #40]	; (800badc <FLASH_Program_DoubleWord+0x3c>)
 800bab2:	2101      	movs	r1, #1
 800bab4:	430a      	orrs	r2, r1
 800bab6:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	683a      	ldr	r2, [r7, #0]
 800babc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800babe:	f3bf 8f6f 	isb	sy
}
 800bac2:	46c0      	nop			; (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	001c      	movs	r4, r3
 800bac8:	2300      	movs	r3, #0
 800baca:	001d      	movs	r5, r3
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	3304      	adds	r3, #4
 800bad0:	0022      	movs	r2, r4
 800bad2:	601a      	str	r2, [r3, #0]
}
 800bad4:	46c0      	nop			; (mov r8, r8)
 800bad6:	46bd      	mov	sp, r7
 800bad8:	b004      	add	sp, #16
 800bada:	bdb0      	pop	{r4, r5, r7, pc}
 800badc:	40022000 	.word	0x40022000

0800bae0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800bae0:	b5b0      	push	{r4, r5, r7, lr}
 800bae2:	b084      	sub	sp, #16
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
 800bae8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800baea:	4b33      	ldr	r3, [pc, #204]	; (800bbb8 <HAL_FLASHEx_Erase+0xd8>)
 800baec:	781b      	ldrb	r3, [r3, #0]
 800baee:	2b01      	cmp	r3, #1
 800baf0:	d101      	bne.n	800baf6 <HAL_FLASHEx_Erase+0x16>
 800baf2:	2302      	movs	r3, #2
 800baf4:	e05c      	b.n	800bbb0 <HAL_FLASHEx_Erase+0xd0>
 800baf6:	4b30      	ldr	r3, [pc, #192]	; (800bbb8 <HAL_FLASHEx_Erase+0xd8>)
 800baf8:	2201      	movs	r2, #1
 800bafa:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bafc:	4b2e      	ldr	r3, [pc, #184]	; (800bbb8 <HAL_FLASHEx_Erase+0xd8>)
 800bafe:	2200      	movs	r2, #0
 800bb00:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800bb02:	250f      	movs	r5, #15
 800bb04:	197c      	adds	r4, r7, r5
 800bb06:	23fa      	movs	r3, #250	; 0xfa
 800bb08:	009b      	lsls	r3, r3, #2
 800bb0a:	0018      	movs	r0, r3
 800bb0c:	f7ff ff7a 	bl	800ba04 <FLASH_WaitForLastOperation>
 800bb10:	0003      	movs	r3, r0
 800bb12:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800bb14:	002c      	movs	r4, r5
 800bb16:	193b      	adds	r3, r7, r4
 800bb18:	781b      	ldrb	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d142      	bne.n	800bba4 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	2b04      	cmp	r3, #4
 800bb24:	d10d      	bne.n	800bb42 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	685b      	ldr	r3, [r3, #4]
 800bb2a:	0018      	movs	r0, r3
 800bb2c:	f000 f848 	bl	800bbc0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800bb30:	193c      	adds	r4, r7, r4
 800bb32:	23fa      	movs	r3, #250	; 0xfa
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	0018      	movs	r0, r3
 800bb38:	f7ff ff64 	bl	800ba04 <FLASH_WaitForLastOperation>
 800bb3c:	0003      	movs	r3, r0
 800bb3e:	7023      	strb	r3, [r4, #0]
 800bb40:	e030      	b.n	800bba4 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800bb42:	683b      	ldr	r3, [r7, #0]
 800bb44:	2201      	movs	r2, #1
 800bb46:	4252      	negs	r2, r2
 800bb48:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	60bb      	str	r3, [r7, #8]
 800bb50:	e01a      	b.n	800bb88 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	68ba      	ldr	r2, [r7, #8]
 800bb58:	0011      	movs	r1, r2
 800bb5a:	0018      	movs	r0, r3
 800bb5c:	f000 f844 	bl	800bbe8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800bb60:	250f      	movs	r5, #15
 800bb62:	197c      	adds	r4, r7, r5
 800bb64:	23fa      	movs	r3, #250	; 0xfa
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	0018      	movs	r0, r3
 800bb6a:	f7ff ff4b 	bl	800ba04 <FLASH_WaitForLastOperation>
 800bb6e:	0003      	movs	r3, r0
 800bb70:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 800bb72:	197b      	adds	r3, r7, r5
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d003      	beq.n	800bb82 <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	601a      	str	r2, [r3, #0]
          break;
 800bb80:	e00a      	b.n	800bb98 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	3301      	adds	r3, #1
 800bb86:	60bb      	str	r3, [r7, #8]
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	689a      	ldr	r2, [r3, #8]
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	68db      	ldr	r3, [r3, #12]
 800bb90:	18d3      	adds	r3, r2, r3
 800bb92:	68ba      	ldr	r2, [r7, #8]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d3dc      	bcc.n	800bb52 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800bb98:	4b08      	ldr	r3, [pc, #32]	; (800bbbc <HAL_FLASHEx_Erase+0xdc>)
 800bb9a:	695a      	ldr	r2, [r3, #20]
 800bb9c:	4b07      	ldr	r3, [pc, #28]	; (800bbbc <HAL_FLASHEx_Erase+0xdc>)
 800bb9e:	2102      	movs	r1, #2
 800bba0:	438a      	bics	r2, r1
 800bba2:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800bba4:	4b04      	ldr	r3, [pc, #16]	; (800bbb8 <HAL_FLASHEx_Erase+0xd8>)
 800bba6:	2200      	movs	r2, #0
 800bba8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 800bbaa:	230f      	movs	r3, #15
 800bbac:	18fb      	adds	r3, r7, r3
 800bbae:	781b      	ldrb	r3, [r3, #0]
}
 800bbb0:	0018      	movs	r0, r3
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	b004      	add	sp, #16
 800bbb6:	bdb0      	pop	{r4, r5, r7, pc}
 800bbb8:	200007fc 	.word	0x200007fc
 800bbbc:	40022000 	.word	0x40022000

0800bbc0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b082      	sub	sp, #8
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800bbc8:	4b06      	ldr	r3, [pc, #24]	; (800bbe4 <FLASH_MassErase+0x24>)
 800bbca:	695a      	ldr	r2, [r3, #20]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	431a      	orrs	r2, r3
 800bbd0:	4b04      	ldr	r3, [pc, #16]	; (800bbe4 <FLASH_MassErase+0x24>)
 800bbd2:	2180      	movs	r1, #128	; 0x80
 800bbd4:	0249      	lsls	r1, r1, #9
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	615a      	str	r2, [r3, #20]
}
 800bbda:	46c0      	nop			; (mov r8, r8)
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	b002      	add	sp, #8
 800bbe0:	bd80      	pop	{r7, pc}
 800bbe2:	46c0      	nop			; (mov r8, r8)
 800bbe4:	40022000 	.word	0x40022000

0800bbe8 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b084      	sub	sp, #16
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
 800bbf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800bbf2:	4b0f      	ldr	r3, [pc, #60]	; (800bc30 <FLASH_PageErase+0x48>)
 800bbf4:	695b      	ldr	r3, [r3, #20]
 800bbf6:	4a0f      	ldr	r2, [pc, #60]	; (800bc34 <FLASH_PageErase+0x4c>)
 800bbf8:	4013      	ands	r3, r2
 800bbfa:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if(Banks != FLASH_BANK_1)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2b04      	cmp	r3, #4
 800bc00:	d005      	beq.n	800bc0e <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	2280      	movs	r2, #128	; 0x80
 800bc06:	0192      	lsls	r2, r2, #6
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	60fb      	str	r3, [r7, #12]
 800bc0c:	e003      	b.n	800bc16 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	4a09      	ldr	r2, [pc, #36]	; (800bc38 <FLASH_PageErase+0x50>)
 800bc12:	4013      	ands	r3, r2
 800bc14:	60fb      	str	r3, [r7, #12]
  }
#endif

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	00da      	lsls	r2, r3, #3
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	431a      	orrs	r2, r3
 800bc1e:	4b04      	ldr	r3, [pc, #16]	; (800bc30 <FLASH_PageErase+0x48>)
 800bc20:	4906      	ldr	r1, [pc, #24]	; (800bc3c <FLASH_PageErase+0x54>)
 800bc22:	430a      	orrs	r2, r1
 800bc24:	615a      	str	r2, [r3, #20]
}
 800bc26:	46c0      	nop			; (mov r8, r8)
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	b004      	add	sp, #16
 800bc2c:	bd80      	pop	{r7, pc}
 800bc2e:	46c0      	nop			; (mov r8, r8)
 800bc30:	40022000 	.word	0x40022000
 800bc34:	fffffc07 	.word	0xfffffc07
 800bc38:	ffffdfff 	.word	0xffffdfff
 800bc3c:	00010002 	.word	0x00010002

0800bc40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b086      	sub	sp, #24
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800bc4e:	e14d      	b.n	800beec <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	2101      	movs	r1, #1
 800bc56:	697a      	ldr	r2, [r7, #20]
 800bc58:	4091      	lsls	r1, r2
 800bc5a:	000a      	movs	r2, r1
 800bc5c:	4013      	ands	r3, r2
 800bc5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d100      	bne.n	800bc68 <HAL_GPIO_Init+0x28>
 800bc66:	e13e      	b.n	800bee6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d00b      	beq.n	800bc88 <HAL_GPIO_Init+0x48>
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	2b02      	cmp	r3, #2
 800bc76:	d007      	beq.n	800bc88 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bc7c:	2b11      	cmp	r3, #17
 800bc7e:	d003      	beq.n	800bc88 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	2b12      	cmp	r3, #18
 800bc86:	d130      	bne.n	800bcea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	689b      	ldr	r3, [r3, #8]
 800bc8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	005b      	lsls	r3, r3, #1
 800bc92:	2203      	movs	r2, #3
 800bc94:	409a      	lsls	r2, r3
 800bc96:	0013      	movs	r3, r2
 800bc98:	43da      	mvns	r2, r3
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	4013      	ands	r3, r2
 800bc9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	68da      	ldr	r2, [r3, #12]
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	005b      	lsls	r3, r3, #1
 800bca8:	409a      	lsls	r2, r3
 800bcaa:	0013      	movs	r3, r2
 800bcac:	693a      	ldr	r2, [r7, #16]
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	693a      	ldr	r2, [r7, #16]
 800bcb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bcbe:	2201      	movs	r2, #1
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	409a      	lsls	r2, r3
 800bcc4:	0013      	movs	r3, r2
 800bcc6:	43da      	mvns	r2, r3
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	4013      	ands	r3, r2
 800bccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	685b      	ldr	r3, [r3, #4]
 800bcd2:	091b      	lsrs	r3, r3, #4
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	401a      	ands	r2, r3
 800bcd8:	697b      	ldr	r3, [r7, #20]
 800bcda:	409a      	lsls	r2, r3
 800bcdc:	0013      	movs	r3, r2
 800bcde:	693a      	ldr	r2, [r7, #16]
 800bce0:	4313      	orrs	r3, r2
 800bce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	693a      	ldr	r2, [r7, #16]
 800bce8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	68db      	ldr	r3, [r3, #12]
 800bcee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	005b      	lsls	r3, r3, #1
 800bcf4:	2203      	movs	r2, #3
 800bcf6:	409a      	lsls	r2, r3
 800bcf8:	0013      	movs	r3, r2
 800bcfa:	43da      	mvns	r2, r3
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	4013      	ands	r3, r2
 800bd00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	689a      	ldr	r2, [r3, #8]
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	005b      	lsls	r3, r3, #1
 800bd0a:	409a      	lsls	r2, r3
 800bd0c:	0013      	movs	r3, r2
 800bd0e:	693a      	ldr	r2, [r7, #16]
 800bd10:	4313      	orrs	r3, r2
 800bd12:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	693a      	ldr	r2, [r7, #16]
 800bd18:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	d003      	beq.n	800bd2a <HAL_GPIO_Init+0xea>
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	685b      	ldr	r3, [r3, #4]
 800bd26:	2b12      	cmp	r3, #18
 800bd28:	d123      	bne.n	800bd72 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	08da      	lsrs	r2, r3, #3
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	3208      	adds	r2, #8
 800bd32:	0092      	lsls	r2, r2, #2
 800bd34:	58d3      	ldr	r3, [r2, r3]
 800bd36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	2207      	movs	r2, #7
 800bd3c:	4013      	ands	r3, r2
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	220f      	movs	r2, #15
 800bd42:	409a      	lsls	r2, r3
 800bd44:	0013      	movs	r3, r2
 800bd46:	43da      	mvns	r2, r3
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	4013      	ands	r3, r2
 800bd4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	691a      	ldr	r2, [r3, #16]
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	2107      	movs	r1, #7
 800bd56:	400b      	ands	r3, r1
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	409a      	lsls	r2, r3
 800bd5c:	0013      	movs	r3, r2
 800bd5e:	693a      	ldr	r2, [r7, #16]
 800bd60:	4313      	orrs	r3, r2
 800bd62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	08da      	lsrs	r2, r3, #3
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	3208      	adds	r2, #8
 800bd6c:	0092      	lsls	r2, r2, #2
 800bd6e:	6939      	ldr	r1, [r7, #16]
 800bd70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	005b      	lsls	r3, r3, #1
 800bd7c:	2203      	movs	r2, #3
 800bd7e:	409a      	lsls	r2, r3
 800bd80:	0013      	movs	r3, r2
 800bd82:	43da      	mvns	r2, r3
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	4013      	ands	r3, r2
 800bd88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	685b      	ldr	r3, [r3, #4]
 800bd8e:	2203      	movs	r2, #3
 800bd90:	401a      	ands	r2, r3
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	005b      	lsls	r3, r3, #1
 800bd96:	409a      	lsls	r2, r3
 800bd98:	0013      	movs	r3, r2
 800bd9a:	693a      	ldr	r2, [r7, #16]
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	693a      	ldr	r2, [r7, #16]
 800bda4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	685a      	ldr	r2, [r3, #4]
 800bdaa:	2380      	movs	r3, #128	; 0x80
 800bdac:	055b      	lsls	r3, r3, #21
 800bdae:	4013      	ands	r3, r2
 800bdb0:	d100      	bne.n	800bdb4 <HAL_GPIO_Init+0x174>
 800bdb2:	e098      	b.n	800bee6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800bdb4:	4a53      	ldr	r2, [pc, #332]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	089b      	lsrs	r3, r3, #2
 800bdba:	3318      	adds	r3, #24
 800bdbc:	009b      	lsls	r3, r3, #2
 800bdbe:	589b      	ldr	r3, [r3, r2]
 800bdc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	2203      	movs	r2, #3
 800bdc6:	4013      	ands	r3, r2
 800bdc8:	00db      	lsls	r3, r3, #3
 800bdca:	220f      	movs	r2, #15
 800bdcc:	409a      	lsls	r2, r3
 800bdce:	0013      	movs	r3, r2
 800bdd0:	43da      	mvns	r2, r3
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	4013      	ands	r3, r2
 800bdd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800bdd8:	687a      	ldr	r2, [r7, #4]
 800bdda:	23a0      	movs	r3, #160	; 0xa0
 800bddc:	05db      	lsls	r3, r3, #23
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d019      	beq.n	800be16 <HAL_GPIO_Init+0x1d6>
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	4a48      	ldr	r2, [pc, #288]	; (800bf08 <HAL_GPIO_Init+0x2c8>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d013      	beq.n	800be12 <HAL_GPIO_Init+0x1d2>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	4a47      	ldr	r2, [pc, #284]	; (800bf0c <HAL_GPIO_Init+0x2cc>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d00d      	beq.n	800be0e <HAL_GPIO_Init+0x1ce>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	4a46      	ldr	r2, [pc, #280]	; (800bf10 <HAL_GPIO_Init+0x2d0>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d007      	beq.n	800be0a <HAL_GPIO_Init+0x1ca>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	4a45      	ldr	r2, [pc, #276]	; (800bf14 <HAL_GPIO_Init+0x2d4>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d101      	bne.n	800be06 <HAL_GPIO_Init+0x1c6>
 800be02:	2304      	movs	r3, #4
 800be04:	e008      	b.n	800be18 <HAL_GPIO_Init+0x1d8>
 800be06:	2305      	movs	r3, #5
 800be08:	e006      	b.n	800be18 <HAL_GPIO_Init+0x1d8>
 800be0a:	2303      	movs	r3, #3
 800be0c:	e004      	b.n	800be18 <HAL_GPIO_Init+0x1d8>
 800be0e:	2302      	movs	r3, #2
 800be10:	e002      	b.n	800be18 <HAL_GPIO_Init+0x1d8>
 800be12:	2301      	movs	r3, #1
 800be14:	e000      	b.n	800be18 <HAL_GPIO_Init+0x1d8>
 800be16:	2300      	movs	r3, #0
 800be18:	697a      	ldr	r2, [r7, #20]
 800be1a:	2103      	movs	r1, #3
 800be1c:	400a      	ands	r2, r1
 800be1e:	00d2      	lsls	r2, r2, #3
 800be20:	4093      	lsls	r3, r2
 800be22:	693a      	ldr	r2, [r7, #16]
 800be24:	4313      	orrs	r3, r2
 800be26:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800be28:	4936      	ldr	r1, [pc, #216]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	089b      	lsrs	r3, r3, #2
 800be2e:	3318      	adds	r3, #24
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	693a      	ldr	r2, [r7, #16]
 800be34:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800be36:	4a33      	ldr	r2, [pc, #204]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be38:	2380      	movs	r3, #128	; 0x80
 800be3a:	58d3      	ldr	r3, [r2, r3]
 800be3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	43da      	mvns	r2, r3
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	4013      	ands	r3, r2
 800be46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	685a      	ldr	r2, [r3, #4]
 800be4c:	2380      	movs	r3, #128	; 0x80
 800be4e:	025b      	lsls	r3, r3, #9
 800be50:	4013      	ands	r3, r2
 800be52:	d003      	beq.n	800be5c <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 800be54:	693a      	ldr	r2, [r7, #16]
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	4313      	orrs	r3, r2
 800be5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800be5c:	4929      	ldr	r1, [pc, #164]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be5e:	2280      	movs	r2, #128	; 0x80
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 800be64:	4a27      	ldr	r2, [pc, #156]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be66:	2384      	movs	r3, #132	; 0x84
 800be68:	58d3      	ldr	r3, [r2, r3]
 800be6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	43da      	mvns	r2, r3
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	4013      	ands	r3, r2
 800be74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	685a      	ldr	r2, [r3, #4]
 800be7a:	2380      	movs	r3, #128	; 0x80
 800be7c:	029b      	lsls	r3, r3, #10
 800be7e:	4013      	ands	r3, r2
 800be80:	d003      	beq.n	800be8a <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 800be82:	693a      	ldr	r2, [r7, #16]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	4313      	orrs	r3, r2
 800be88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800be8a:	491e      	ldr	r1, [pc, #120]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be8c:	2284      	movs	r2, #132	; 0x84
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800be92:	4b1c      	ldr	r3, [pc, #112]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	43da      	mvns	r2, r3
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	4013      	ands	r3, r2
 800bea0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	685a      	ldr	r2, [r3, #4]
 800bea6:	2380      	movs	r3, #128	; 0x80
 800bea8:	035b      	lsls	r3, r3, #13
 800beaa:	4013      	ands	r3, r2
 800beac:	d003      	beq.n	800beb6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	4313      	orrs	r3, r2
 800beb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800beb6:	4b13      	ldr	r3, [pc, #76]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800beb8:	693a      	ldr	r2, [r7, #16]
 800beba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800bebc:	4b11      	ldr	r3, [pc, #68]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	43da      	mvns	r2, r3
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	4013      	ands	r3, r2
 800beca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	685a      	ldr	r2, [r3, #4]
 800bed0:	2380      	movs	r3, #128	; 0x80
 800bed2:	039b      	lsls	r3, r3, #14
 800bed4:	4013      	ands	r3, r2
 800bed6:	d003      	beq.n	800bee0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	4313      	orrs	r3, r2
 800bede:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800bee0:	4b08      	ldr	r3, [pc, #32]	; (800bf04 <HAL_GPIO_Init+0x2c4>)
 800bee2:	693a      	ldr	r2, [r7, #16]
 800bee4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	3301      	adds	r3, #1
 800beea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	681a      	ldr	r2, [r3, #0]
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	40da      	lsrs	r2, r3
 800bef4:	1e13      	subs	r3, r2, #0
 800bef6:	d000      	beq.n	800befa <HAL_GPIO_Init+0x2ba>
 800bef8:	e6aa      	b.n	800bc50 <HAL_GPIO_Init+0x10>
  }
}
 800befa:	46c0      	nop			; (mov r8, r8)
 800befc:	46c0      	nop			; (mov r8, r8)
 800befe:	46bd      	mov	sp, r7
 800bf00:	b006      	add	sp, #24
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	40021800 	.word	0x40021800
 800bf08:	50000400 	.word	0x50000400
 800bf0c:	50000800 	.word	0x50000800
 800bf10:	50000c00 	.word	0x50000c00
 800bf14:	50001000 	.word	0x50001000

0800bf18 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	000a      	movs	r2, r1
 800bf22:	1cbb      	adds	r3, r7, #2
 800bf24:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	691b      	ldr	r3, [r3, #16]
 800bf2a:	1cba      	adds	r2, r7, #2
 800bf2c:	8812      	ldrh	r2, [r2, #0]
 800bf2e:	4013      	ands	r3, r2
 800bf30:	d004      	beq.n	800bf3c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800bf32:	230f      	movs	r3, #15
 800bf34:	18fb      	adds	r3, r7, r3
 800bf36:	2201      	movs	r2, #1
 800bf38:	701a      	strb	r2, [r3, #0]
 800bf3a:	e003      	b.n	800bf44 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800bf3c:	230f      	movs	r3, #15
 800bf3e:	18fb      	adds	r3, r7, r3
 800bf40:	2200      	movs	r2, #0
 800bf42:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800bf44:	230f      	movs	r3, #15
 800bf46:	18fb      	adds	r3, r7, r3
 800bf48:	781b      	ldrb	r3, [r3, #0]
}
 800bf4a:	0018      	movs	r0, r3
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	b004      	add	sp, #16
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b082      	sub	sp, #8
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	0008      	movs	r0, r1
 800bf5c:	0011      	movs	r1, r2
 800bf5e:	1cbb      	adds	r3, r7, #2
 800bf60:	1c02      	adds	r2, r0, #0
 800bf62:	801a      	strh	r2, [r3, #0]
 800bf64:	1c7b      	adds	r3, r7, #1
 800bf66:	1c0a      	adds	r2, r1, #0
 800bf68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800bf6a:	1c7b      	adds	r3, r7, #1
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d004      	beq.n	800bf7c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bf72:	1cbb      	adds	r3, r7, #2
 800bf74:	881a      	ldrh	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bf7a:	e003      	b.n	800bf84 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bf7c:	1cbb      	adds	r3, r7, #2
 800bf7e:	881a      	ldrh	r2, [r3, #0]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bf84:	46c0      	nop			; (mov r8, r8)
 800bf86:	46bd      	mov	sp, r7
 800bf88:	b002      	add	sp, #8
 800bf8a:	bd80      	pop	{r7, pc}

0800bf8c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800bf8c:	b580      	push	{r7, lr}
 800bf8e:	b084      	sub	sp, #16
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
 800bf94:	000a      	movs	r2, r1
 800bf96:	1cbb      	adds	r3, r7, #2
 800bf98:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	695b      	ldr	r3, [r3, #20]
 800bf9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bfa0:	1cbb      	adds	r3, r7, #2
 800bfa2:	881b      	ldrh	r3, [r3, #0]
 800bfa4:	68fa      	ldr	r2, [r7, #12]
 800bfa6:	4013      	ands	r3, r2
 800bfa8:	041a      	lsls	r2, r3, #16
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	43db      	mvns	r3, r3
 800bfae:	1cb9      	adds	r1, r7, #2
 800bfb0:	8809      	ldrh	r1, [r1, #0]
 800bfb2:	400b      	ands	r3, r1
 800bfb4:	431a      	orrs	r2, r3
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	619a      	str	r2, [r3, #24]
}
 800bfba:	46c0      	nop			; (mov r8, r8)
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	b004      	add	sp, #16
 800bfc0:	bd80      	pop	{r7, pc}
	...

0800bfc4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800bfc4:	b580      	push	{r7, lr}
 800bfc6:	b084      	sub	sp, #16
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d101      	bne.n	800bfd6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e036      	b.n	800c044 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	4a1c      	ldr	r2, [pc, #112]	; (800c04c <HAL_IWDG_Init+0x88>)
 800bfdc:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	4a1b      	ldr	r2, [pc, #108]	; (800c050 <HAL_IWDG_Init+0x8c>)
 800bfe4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	6852      	ldr	r2, [r2, #4]
 800bfee:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	6892      	ldr	r2, [r2, #8]
 800bff8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800bffa:	f7fe fcb5 	bl	800a968 <HAL_GetTick>
 800bffe:	0003      	movs	r3, r0
 800c000:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 800c002:	e008      	b.n	800c016 <HAL_IWDG_Init+0x52>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800c004:	f7fe fcb0 	bl	800a968 <HAL_GetTick>
 800c008:	0002      	movs	r2, r0
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	1ad3      	subs	r3, r2, r3
 800c00e:	2b30      	cmp	r3, #48	; 0x30
 800c010:	d901      	bls.n	800c016 <HAL_IWDG_Init+0x52>
    {
      return HAL_TIMEOUT;
 800c012:	2303      	movs	r3, #3
 800c014:	e016      	b.n	800c044 <HAL_IWDG_Init+0x80>
  while (hiwdg->Instance->SR != 0x00u)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	68db      	ldr	r3, [r3, #12]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d1f1      	bne.n	800c004 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	691a      	ldr	r2, [r3, #16]
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	68db      	ldr	r3, [r3, #12]
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d005      	beq.n	800c03a <HAL_IWDG_Init+0x76>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	687a      	ldr	r2, [r7, #4]
 800c034:	68d2      	ldr	r2, [r2, #12]
 800c036:	611a      	str	r2, [r3, #16]
 800c038:	e003      	b.n	800c042 <HAL_IWDG_Init+0x7e>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4a05      	ldr	r2, [pc, #20]	; (800c054 <HAL_IWDG_Init+0x90>)
 800c040:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c042:	2300      	movs	r3, #0
}
 800c044:	0018      	movs	r0, r3
 800c046:	46bd      	mov	sp, r7
 800c048:	b004      	add	sp, #16
 800c04a:	bd80      	pop	{r7, pc}
 800c04c:	0000cccc 	.word	0x0000cccc
 800c050:	00005555 	.word	0x00005555
 800c054:	0000aaaa 	.word	0x0000aaaa

0800c058 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b082      	sub	sp, #8
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	4a03      	ldr	r2, [pc, #12]	; (800c074 <HAL_IWDG_Refresh+0x1c>)
 800c066:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c068:	2300      	movs	r3, #0
}
 800c06a:	0018      	movs	r0, r3
 800c06c:	46bd      	mov	sp, r7
 800c06e:	b002      	add	sp, #8
 800c070:	bd80      	pop	{r7, pc}
 800c072:	46c0      	nop			; (mov r8, r8)
 800c074:	0000aaaa 	.word	0x0000aaaa

0800c078 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800c080:	4b19      	ldr	r3, [pc, #100]	; (800c0e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4a19      	ldr	r2, [pc, #100]	; (800c0ec <HAL_PWREx_ControlVoltageScaling+0x74>)
 800c086:	4013      	ands	r3, r2
 800c088:	0019      	movs	r1, r3
 800c08a:	4b17      	ldr	r3, [pc, #92]	; (800c0e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c08c:	687a      	ldr	r2, [r7, #4]
 800c08e:	430a      	orrs	r2, r1
 800c090:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c092:	687a      	ldr	r2, [r7, #4]
 800c094:	2380      	movs	r3, #128	; 0x80
 800c096:	009b      	lsls	r3, r3, #2
 800c098:	429a      	cmp	r2, r3
 800c09a:	d11f      	bne.n	800c0dc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 800c09c:	4b14      	ldr	r3, [pc, #80]	; (800c0f0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800c09e:	681a      	ldr	r2, [r3, #0]
 800c0a0:	0013      	movs	r3, r2
 800c0a2:	005b      	lsls	r3, r3, #1
 800c0a4:	189b      	adds	r3, r3, r2
 800c0a6:	005b      	lsls	r3, r3, #1
 800c0a8:	4912      	ldr	r1, [pc, #72]	; (800c0f4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800c0aa:	0018      	movs	r0, r3
 800c0ac:	f7f4 f83e 	bl	800012c <__udivsi3>
 800c0b0:	0003      	movs	r3, r0
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c0b6:	e008      	b.n	800c0ca <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d003      	beq.n	800c0c6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	3b01      	subs	r3, #1
 800c0c2:	60fb      	str	r3, [r7, #12]
 800c0c4:	e001      	b.n	800c0ca <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800c0c6:	2303      	movs	r3, #3
 800c0c8:	e009      	b.n	800c0de <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c0ca:	4b07      	ldr	r3, [pc, #28]	; (800c0e8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800c0cc:	695a      	ldr	r2, [r3, #20]
 800c0ce:	2380      	movs	r3, #128	; 0x80
 800c0d0:	00db      	lsls	r3, r3, #3
 800c0d2:	401a      	ands	r2, r3
 800c0d4:	2380      	movs	r3, #128	; 0x80
 800c0d6:	00db      	lsls	r3, r3, #3
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d0ed      	beq.n	800c0b8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800c0dc:	2300      	movs	r3, #0
}
 800c0de:	0018      	movs	r0, r3
 800c0e0:	46bd      	mov	sp, r7
 800c0e2:	b004      	add	sp, #16
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	46c0      	nop			; (mov r8, r8)
 800c0e8:	40007000 	.word	0x40007000
 800c0ec:	fffff9ff 	.word	0xfffff9ff
 800c0f0:	2000047c 	.word	0x2000047c
 800c0f4:	000f4240 	.word	0x000f4240

0800c0f8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800c0fc:	4b03      	ldr	r3, [pc, #12]	; (800c10c <LL_RCC_GetAPB1Prescaler+0x14>)
 800c0fe:	689a      	ldr	r2, [r3, #8]
 800c100:	23e0      	movs	r3, #224	; 0xe0
 800c102:	01db      	lsls	r3, r3, #7
 800c104:	4013      	ands	r3, r2
}
 800c106:	0018      	movs	r0, r3
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}
 800c10c:	40021000 	.word	0x40021000

0800c110 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b088      	sub	sp, #32
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d102      	bne.n	800c124 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	f000 fb56 	bl	800c7d0 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2201      	movs	r2, #1
 800c12a:	4013      	ands	r3, r2
 800c12c:	d100      	bne.n	800c130 <HAL_RCC_OscConfig+0x20>
 800c12e:	e07d      	b.n	800c22c <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c130:	4bc3      	ldr	r3, [pc, #780]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c132:	689b      	ldr	r3, [r3, #8]
 800c134:	2238      	movs	r2, #56	; 0x38
 800c136:	4013      	ands	r3, r2
 800c138:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c13a:	4bc1      	ldr	r3, [pc, #772]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c13c:	68db      	ldr	r3, [r3, #12]
 800c13e:	2203      	movs	r2, #3
 800c140:	4013      	ands	r3, r2
 800c142:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800c144:	69bb      	ldr	r3, [r7, #24]
 800c146:	2b10      	cmp	r3, #16
 800c148:	d102      	bne.n	800c150 <HAL_RCC_OscConfig+0x40>
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	2b03      	cmp	r3, #3
 800c14e:	d002      	beq.n	800c156 <HAL_RCC_OscConfig+0x46>
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	2b08      	cmp	r3, #8
 800c154:	d10c      	bne.n	800c170 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c156:	4bba      	ldr	r3, [pc, #744]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c158:	681a      	ldr	r2, [r3, #0]
 800c15a:	2380      	movs	r3, #128	; 0x80
 800c15c:	029b      	lsls	r3, r3, #10
 800c15e:	4013      	ands	r3, r2
 800c160:	d063      	beq.n	800c22a <HAL_RCC_OscConfig+0x11a>
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	685b      	ldr	r3, [r3, #4]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d15f      	bne.n	800c22a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	f000 fb30 	bl	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	685a      	ldr	r2, [r3, #4]
 800c174:	2380      	movs	r3, #128	; 0x80
 800c176:	025b      	lsls	r3, r3, #9
 800c178:	429a      	cmp	r2, r3
 800c17a:	d107      	bne.n	800c18c <HAL_RCC_OscConfig+0x7c>
 800c17c:	4bb0      	ldr	r3, [pc, #704]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	4baf      	ldr	r3, [pc, #700]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c182:	2180      	movs	r1, #128	; 0x80
 800c184:	0249      	lsls	r1, r1, #9
 800c186:	430a      	orrs	r2, r1
 800c188:	601a      	str	r2, [r3, #0]
 800c18a:	e020      	b.n	800c1ce <HAL_RCC_OscConfig+0xbe>
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	685a      	ldr	r2, [r3, #4]
 800c190:	23a0      	movs	r3, #160	; 0xa0
 800c192:	02db      	lsls	r3, r3, #11
 800c194:	429a      	cmp	r2, r3
 800c196:	d10e      	bne.n	800c1b6 <HAL_RCC_OscConfig+0xa6>
 800c198:	4ba9      	ldr	r3, [pc, #676]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c19a:	681a      	ldr	r2, [r3, #0]
 800c19c:	4ba8      	ldr	r3, [pc, #672]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c19e:	2180      	movs	r1, #128	; 0x80
 800c1a0:	02c9      	lsls	r1, r1, #11
 800c1a2:	430a      	orrs	r2, r1
 800c1a4:	601a      	str	r2, [r3, #0]
 800c1a6:	4ba6      	ldr	r3, [pc, #664]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1a8:	681a      	ldr	r2, [r3, #0]
 800c1aa:	4ba5      	ldr	r3, [pc, #660]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1ac:	2180      	movs	r1, #128	; 0x80
 800c1ae:	0249      	lsls	r1, r1, #9
 800c1b0:	430a      	orrs	r2, r1
 800c1b2:	601a      	str	r2, [r3, #0]
 800c1b4:	e00b      	b.n	800c1ce <HAL_RCC_OscConfig+0xbe>
 800c1b6:	4ba2      	ldr	r3, [pc, #648]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1b8:	681a      	ldr	r2, [r3, #0]
 800c1ba:	4ba1      	ldr	r3, [pc, #644]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1bc:	49a1      	ldr	r1, [pc, #644]	; (800c444 <HAL_RCC_OscConfig+0x334>)
 800c1be:	400a      	ands	r2, r1
 800c1c0:	601a      	str	r2, [r3, #0]
 800c1c2:	4b9f      	ldr	r3, [pc, #636]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1c4:	681a      	ldr	r2, [r3, #0]
 800c1c6:	4b9e      	ldr	r3, [pc, #632]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1c8:	499f      	ldr	r1, [pc, #636]	; (800c448 <HAL_RCC_OscConfig+0x338>)
 800c1ca:	400a      	ands	r2, r1
 800c1cc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d014      	beq.n	800c200 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c1d6:	f7fe fbc7 	bl	800a968 <HAL_GetTick>
 800c1da:	0003      	movs	r3, r0
 800c1dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c1de:	e008      	b.n	800c1f2 <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c1e0:	f7fe fbc2 	bl	800a968 <HAL_GetTick>
 800c1e4:	0002      	movs	r2, r0
 800c1e6:	693b      	ldr	r3, [r7, #16]
 800c1e8:	1ad3      	subs	r3, r2, r3
 800c1ea:	2b64      	cmp	r3, #100	; 0x64
 800c1ec:	d901      	bls.n	800c1f2 <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 800c1ee:	2303      	movs	r3, #3
 800c1f0:	e2ee      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c1f2:	4b93      	ldr	r3, [pc, #588]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	2380      	movs	r3, #128	; 0x80
 800c1f8:	029b      	lsls	r3, r3, #10
 800c1fa:	4013      	ands	r3, r2
 800c1fc:	d0f0      	beq.n	800c1e0 <HAL_RCC_OscConfig+0xd0>
 800c1fe:	e015      	b.n	800c22c <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c200:	f7fe fbb2 	bl	800a968 <HAL_GetTick>
 800c204:	0003      	movs	r3, r0
 800c206:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c208:	e008      	b.n	800c21c <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c20a:	f7fe fbad 	bl	800a968 <HAL_GetTick>
 800c20e:	0002      	movs	r2, r0
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	1ad3      	subs	r3, r2, r3
 800c214:	2b64      	cmp	r3, #100	; 0x64
 800c216:	d901      	bls.n	800c21c <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 800c218:	2303      	movs	r3, #3
 800c21a:	e2d9      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c21c:	4b88      	ldr	r3, [pc, #544]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	2380      	movs	r3, #128	; 0x80
 800c222:	029b      	lsls	r3, r3, #10
 800c224:	4013      	ands	r3, r2
 800c226:	d1f0      	bne.n	800c20a <HAL_RCC_OscConfig+0xfa>
 800c228:	e000      	b.n	800c22c <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c22a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	2202      	movs	r2, #2
 800c232:	4013      	ands	r3, r2
 800c234:	d100      	bne.n	800c238 <HAL_RCC_OscConfig+0x128>
 800c236:	e099      	b.n	800c36c <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c238:	4b81      	ldr	r3, [pc, #516]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	2238      	movs	r2, #56	; 0x38
 800c23e:	4013      	ands	r3, r2
 800c240:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c242:	4b7f      	ldr	r3, [pc, #508]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	2203      	movs	r2, #3
 800c248:	4013      	ands	r3, r2
 800c24a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800c24c:	69bb      	ldr	r3, [r7, #24]
 800c24e:	2b10      	cmp	r3, #16
 800c250:	d102      	bne.n	800c258 <HAL_RCC_OscConfig+0x148>
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	2b02      	cmp	r3, #2
 800c256:	d002      	beq.n	800c25e <HAL_RCC_OscConfig+0x14e>
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d135      	bne.n	800c2ca <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c25e:	4b78      	ldr	r3, [pc, #480]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c260:	681a      	ldr	r2, [r3, #0]
 800c262:	2380      	movs	r3, #128	; 0x80
 800c264:	00db      	lsls	r3, r3, #3
 800c266:	4013      	ands	r3, r2
 800c268:	d005      	beq.n	800c276 <HAL_RCC_OscConfig+0x166>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	68db      	ldr	r3, [r3, #12]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d101      	bne.n	800c276 <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 800c272:	2301      	movs	r3, #1
 800c274:	e2ac      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c276:	4b72      	ldr	r3, [pc, #456]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c278:	685b      	ldr	r3, [r3, #4]
 800c27a:	4a74      	ldr	r2, [pc, #464]	; (800c44c <HAL_RCC_OscConfig+0x33c>)
 800c27c:	4013      	ands	r3, r2
 800c27e:	0019      	movs	r1, r3
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	695b      	ldr	r3, [r3, #20]
 800c284:	021a      	lsls	r2, r3, #8
 800c286:	4b6e      	ldr	r3, [pc, #440]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c288:	430a      	orrs	r2, r1
 800c28a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d112      	bne.n	800c2b8 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c292:	4b6b      	ldr	r3, [pc, #428]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a6e      	ldr	r2, [pc, #440]	; (800c450 <HAL_RCC_OscConfig+0x340>)
 800c298:	4013      	ands	r3, r2
 800c29a:	0019      	movs	r1, r3
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	691a      	ldr	r2, [r3, #16]
 800c2a0:	4b67      	ldr	r3, [pc, #412]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2a2:	430a      	orrs	r2, r1
 800c2a4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800c2a6:	4b66      	ldr	r3, [pc, #408]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	0adb      	lsrs	r3, r3, #11
 800c2ac:	2207      	movs	r2, #7
 800c2ae:	4013      	ands	r3, r2
 800c2b0:	4a68      	ldr	r2, [pc, #416]	; (800c454 <HAL_RCC_OscConfig+0x344>)
 800c2b2:	40da      	lsrs	r2, r3
 800c2b4:	4b68      	ldr	r3, [pc, #416]	; (800c458 <HAL_RCC_OscConfig+0x348>)
 800c2b6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c2b8:	4b68      	ldr	r3, [pc, #416]	; (800c45c <HAL_RCC_OscConfig+0x34c>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	0018      	movs	r0, r3
 800c2be:	f7fd ffc7 	bl	800a250 <HAL_InitTick>
 800c2c2:	1e03      	subs	r3, r0, #0
 800c2c4:	d051      	beq.n	800c36a <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 800c2c6:	2301      	movs	r3, #1
 800c2c8:	e282      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	68db      	ldr	r3, [r3, #12]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d030      	beq.n	800c334 <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800c2d2:	4b5b      	ldr	r3, [pc, #364]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	4a5e      	ldr	r2, [pc, #376]	; (800c450 <HAL_RCC_OscConfig+0x340>)
 800c2d8:	4013      	ands	r3, r2
 800c2da:	0019      	movs	r1, r3
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	691a      	ldr	r2, [r3, #16]
 800c2e0:	4b57      	ldr	r3, [pc, #348]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2e2:	430a      	orrs	r2, r1
 800c2e4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800c2e6:	4b56      	ldr	r3, [pc, #344]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2e8:	681a      	ldr	r2, [r3, #0]
 800c2ea:	4b55      	ldr	r3, [pc, #340]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c2ec:	2180      	movs	r1, #128	; 0x80
 800c2ee:	0049      	lsls	r1, r1, #1
 800c2f0:	430a      	orrs	r2, r1
 800c2f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2f4:	f7fe fb38 	bl	800a968 <HAL_GetTick>
 800c2f8:	0003      	movs	r3, r0
 800c2fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c2fc:	e008      	b.n	800c310 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c2fe:	f7fe fb33 	bl	800a968 <HAL_GetTick>
 800c302:	0002      	movs	r2, r0
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	1ad3      	subs	r3, r2, r3
 800c308:	2b02      	cmp	r3, #2
 800c30a:	d901      	bls.n	800c310 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800c30c:	2303      	movs	r3, #3
 800c30e:	e25f      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c310:	4b4b      	ldr	r3, [pc, #300]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c312:	681a      	ldr	r2, [r3, #0]
 800c314:	2380      	movs	r3, #128	; 0x80
 800c316:	00db      	lsls	r3, r3, #3
 800c318:	4013      	ands	r3, r2
 800c31a:	d0f0      	beq.n	800c2fe <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c31c:	4b48      	ldr	r3, [pc, #288]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c31e:	685b      	ldr	r3, [r3, #4]
 800c320:	4a4a      	ldr	r2, [pc, #296]	; (800c44c <HAL_RCC_OscConfig+0x33c>)
 800c322:	4013      	ands	r3, r2
 800c324:	0019      	movs	r1, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	695b      	ldr	r3, [r3, #20]
 800c32a:	021a      	lsls	r2, r3, #8
 800c32c:	4b44      	ldr	r3, [pc, #272]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c32e:	430a      	orrs	r2, r1
 800c330:	605a      	str	r2, [r3, #4]
 800c332:	e01b      	b.n	800c36c <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800c334:	4b42      	ldr	r3, [pc, #264]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c336:	681a      	ldr	r2, [r3, #0]
 800c338:	4b41      	ldr	r3, [pc, #260]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c33a:	4949      	ldr	r1, [pc, #292]	; (800c460 <HAL_RCC_OscConfig+0x350>)
 800c33c:	400a      	ands	r2, r1
 800c33e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c340:	f7fe fb12 	bl	800a968 <HAL_GetTick>
 800c344:	0003      	movs	r3, r0
 800c346:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c348:	e008      	b.n	800c35c <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c34a:	f7fe fb0d 	bl	800a968 <HAL_GetTick>
 800c34e:	0002      	movs	r2, r0
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	1ad3      	subs	r3, r2, r3
 800c354:	2b02      	cmp	r3, #2
 800c356:	d901      	bls.n	800c35c <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 800c358:	2303      	movs	r3, #3
 800c35a:	e239      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c35c:	4b38      	ldr	r3, [pc, #224]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c35e:	681a      	ldr	r2, [r3, #0]
 800c360:	2380      	movs	r3, #128	; 0x80
 800c362:	00db      	lsls	r3, r3, #3
 800c364:	4013      	ands	r3, r2
 800c366:	d1f0      	bne.n	800c34a <HAL_RCC_OscConfig+0x23a>
 800c368:	e000      	b.n	800c36c <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c36a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	2208      	movs	r2, #8
 800c372:	4013      	ands	r3, r2
 800c374:	d047      	beq.n	800c406 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800c376:	4b32      	ldr	r3, [pc, #200]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c378:	689b      	ldr	r3, [r3, #8]
 800c37a:	2238      	movs	r2, #56	; 0x38
 800c37c:	4013      	ands	r3, r2
 800c37e:	2b18      	cmp	r3, #24
 800c380:	d10a      	bne.n	800c398 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800c382:	4b2f      	ldr	r3, [pc, #188]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c386:	2202      	movs	r2, #2
 800c388:	4013      	ands	r3, r2
 800c38a:	d03c      	beq.n	800c406 <HAL_RCC_OscConfig+0x2f6>
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	699b      	ldr	r3, [r3, #24]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d138      	bne.n	800c406 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	e21b      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	699b      	ldr	r3, [r3, #24]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d019      	beq.n	800c3d4 <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800c3a0:	4b27      	ldr	r3, [pc, #156]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c3a4:	4b26      	ldr	r3, [pc, #152]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3a6:	2101      	movs	r1, #1
 800c3a8:	430a      	orrs	r2, r1
 800c3aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3ac:	f7fe fadc 	bl	800a968 <HAL_GetTick>
 800c3b0:	0003      	movs	r3, r0
 800c3b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c3b4:	e008      	b.n	800c3c8 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c3b6:	f7fe fad7 	bl	800a968 <HAL_GetTick>
 800c3ba:	0002      	movs	r2, r0
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	1ad3      	subs	r3, r2, r3
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	d901      	bls.n	800c3c8 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	e203      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c3c8:	4b1d      	ldr	r3, [pc, #116]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3cc:	2202      	movs	r2, #2
 800c3ce:	4013      	ands	r3, r2
 800c3d0:	d0f1      	beq.n	800c3b6 <HAL_RCC_OscConfig+0x2a6>
 800c3d2:	e018      	b.n	800c406 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800c3d4:	4b1a      	ldr	r3, [pc, #104]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c3d8:	4b19      	ldr	r3, [pc, #100]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3da:	2101      	movs	r1, #1
 800c3dc:	438a      	bics	r2, r1
 800c3de:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3e0:	f7fe fac2 	bl	800a968 <HAL_GetTick>
 800c3e4:	0003      	movs	r3, r0
 800c3e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c3e8:	e008      	b.n	800c3fc <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c3ea:	f7fe fabd 	bl	800a968 <HAL_GetTick>
 800c3ee:	0002      	movs	r2, r0
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	1ad3      	subs	r3, r2, r3
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d901      	bls.n	800c3fc <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 800c3f8:	2303      	movs	r3, #3
 800c3fa:	e1e9      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c3fc:	4b10      	ldr	r3, [pc, #64]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c3fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c400:	2202      	movs	r2, #2
 800c402:	4013      	ands	r3, r2
 800c404:	d1f1      	bne.n	800c3ea <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2204      	movs	r2, #4
 800c40c:	4013      	ands	r3, r2
 800c40e:	d100      	bne.n	800c412 <HAL_RCC_OscConfig+0x302>
 800c410:	e0c6      	b.n	800c5a0 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c412:	231f      	movs	r3, #31
 800c414:	18fb      	adds	r3, r7, r3
 800c416:	2200      	movs	r2, #0
 800c418:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800c41a:	4b09      	ldr	r3, [pc, #36]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c41c:	689b      	ldr	r3, [r3, #8]
 800c41e:	2238      	movs	r2, #56	; 0x38
 800c420:	4013      	ands	r3, r2
 800c422:	2b20      	cmp	r3, #32
 800c424:	d11e      	bne.n	800c464 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800c426:	4b06      	ldr	r3, [pc, #24]	; (800c440 <HAL_RCC_OscConfig+0x330>)
 800c428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c42a:	2202      	movs	r2, #2
 800c42c:	4013      	ands	r3, r2
 800c42e:	d100      	bne.n	800c432 <HAL_RCC_OscConfig+0x322>
 800c430:	e0b6      	b.n	800c5a0 <HAL_RCC_OscConfig+0x490>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d000      	beq.n	800c43c <HAL_RCC_OscConfig+0x32c>
 800c43a:	e0b1      	b.n	800c5a0 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800c43c:	2301      	movs	r3, #1
 800c43e:	e1c7      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
 800c440:	40021000 	.word	0x40021000
 800c444:	fffeffff 	.word	0xfffeffff
 800c448:	fffbffff 	.word	0xfffbffff
 800c44c:	ffff80ff 	.word	0xffff80ff
 800c450:	ffffc7ff 	.word	0xffffc7ff
 800c454:	00f42400 	.word	0x00f42400
 800c458:	2000047c 	.word	0x2000047c
 800c45c:	20000480 	.word	0x20000480
 800c460:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c464:	4bb8      	ldr	r3, [pc, #736]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c466:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c468:	2380      	movs	r3, #128	; 0x80
 800c46a:	055b      	lsls	r3, r3, #21
 800c46c:	4013      	ands	r3, r2
 800c46e:	d101      	bne.n	800c474 <HAL_RCC_OscConfig+0x364>
 800c470:	2301      	movs	r3, #1
 800c472:	e000      	b.n	800c476 <HAL_RCC_OscConfig+0x366>
 800c474:	2300      	movs	r3, #0
 800c476:	2b00      	cmp	r3, #0
 800c478:	d011      	beq.n	800c49e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800c47a:	4bb3      	ldr	r3, [pc, #716]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c47c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c47e:	4bb2      	ldr	r3, [pc, #712]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c480:	2180      	movs	r1, #128	; 0x80
 800c482:	0549      	lsls	r1, r1, #21
 800c484:	430a      	orrs	r2, r1
 800c486:	63da      	str	r2, [r3, #60]	; 0x3c
 800c488:	4baf      	ldr	r3, [pc, #700]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c48a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c48c:	2380      	movs	r3, #128	; 0x80
 800c48e:	055b      	lsls	r3, r3, #21
 800c490:	4013      	ands	r3, r2
 800c492:	60fb      	str	r3, [r7, #12]
 800c494:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800c496:	231f      	movs	r3, #31
 800c498:	18fb      	adds	r3, r7, r3
 800c49a:	2201      	movs	r2, #1
 800c49c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c49e:	4bab      	ldr	r3, [pc, #684]	; (800c74c <HAL_RCC_OscConfig+0x63c>)
 800c4a0:	681a      	ldr	r2, [r3, #0]
 800c4a2:	2380      	movs	r3, #128	; 0x80
 800c4a4:	005b      	lsls	r3, r3, #1
 800c4a6:	4013      	ands	r3, r2
 800c4a8:	d11a      	bne.n	800c4e0 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c4aa:	4ba8      	ldr	r3, [pc, #672]	; (800c74c <HAL_RCC_OscConfig+0x63c>)
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	4ba7      	ldr	r3, [pc, #668]	; (800c74c <HAL_RCC_OscConfig+0x63c>)
 800c4b0:	2180      	movs	r1, #128	; 0x80
 800c4b2:	0049      	lsls	r1, r1, #1
 800c4b4:	430a      	orrs	r2, r1
 800c4b6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800c4b8:	f7fe fa56 	bl	800a968 <HAL_GetTick>
 800c4bc:	0003      	movs	r3, r0
 800c4be:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4c0:	e008      	b.n	800c4d4 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c4c2:	f7fe fa51 	bl	800a968 <HAL_GetTick>
 800c4c6:	0002      	movs	r2, r0
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	1ad3      	subs	r3, r2, r3
 800c4cc:	2b02      	cmp	r3, #2
 800c4ce:	d901      	bls.n	800c4d4 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800c4d0:	2303      	movs	r3, #3
 800c4d2:	e17d      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4d4:	4b9d      	ldr	r3, [pc, #628]	; (800c74c <HAL_RCC_OscConfig+0x63c>)
 800c4d6:	681a      	ldr	r2, [r3, #0]
 800c4d8:	2380      	movs	r3, #128	; 0x80
 800c4da:	005b      	lsls	r3, r3, #1
 800c4dc:	4013      	ands	r3, r2
 800c4de:	d0f0      	beq.n	800c4c2 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	689b      	ldr	r3, [r3, #8]
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d106      	bne.n	800c4f6 <HAL_RCC_OscConfig+0x3e6>
 800c4e8:	4b97      	ldr	r3, [pc, #604]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c4ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c4ec:	4b96      	ldr	r3, [pc, #600]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c4ee:	2101      	movs	r1, #1
 800c4f0:	430a      	orrs	r2, r1
 800c4f2:	65da      	str	r2, [r3, #92]	; 0x5c
 800c4f4:	e01c      	b.n	800c530 <HAL_RCC_OscConfig+0x420>
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	689b      	ldr	r3, [r3, #8]
 800c4fa:	2b05      	cmp	r3, #5
 800c4fc:	d10c      	bne.n	800c518 <HAL_RCC_OscConfig+0x408>
 800c4fe:	4b92      	ldr	r3, [pc, #584]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c500:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c502:	4b91      	ldr	r3, [pc, #580]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c504:	2104      	movs	r1, #4
 800c506:	430a      	orrs	r2, r1
 800c508:	65da      	str	r2, [r3, #92]	; 0x5c
 800c50a:	4b8f      	ldr	r3, [pc, #572]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c50c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c50e:	4b8e      	ldr	r3, [pc, #568]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c510:	2101      	movs	r1, #1
 800c512:	430a      	orrs	r2, r1
 800c514:	65da      	str	r2, [r3, #92]	; 0x5c
 800c516:	e00b      	b.n	800c530 <HAL_RCC_OscConfig+0x420>
 800c518:	4b8b      	ldr	r3, [pc, #556]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c51a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c51c:	4b8a      	ldr	r3, [pc, #552]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c51e:	2101      	movs	r1, #1
 800c520:	438a      	bics	r2, r1
 800c522:	65da      	str	r2, [r3, #92]	; 0x5c
 800c524:	4b88      	ldr	r3, [pc, #544]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c526:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800c528:	4b87      	ldr	r3, [pc, #540]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c52a:	2104      	movs	r1, #4
 800c52c:	438a      	bics	r2, r1
 800c52e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	689b      	ldr	r3, [r3, #8]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d014      	beq.n	800c562 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c538:	f7fe fa16 	bl	800a968 <HAL_GetTick>
 800c53c:	0003      	movs	r3, r0
 800c53e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c540:	e009      	b.n	800c556 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c542:	f7fe fa11 	bl	800a968 <HAL_GetTick>
 800c546:	0002      	movs	r2, r0
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	1ad3      	subs	r3, r2, r3
 800c54c:	4a80      	ldr	r2, [pc, #512]	; (800c750 <HAL_RCC_OscConfig+0x640>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d901      	bls.n	800c556 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e13c      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c556:	4b7c      	ldr	r3, [pc, #496]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c55a:	2202      	movs	r2, #2
 800c55c:	4013      	ands	r3, r2
 800c55e:	d0f0      	beq.n	800c542 <HAL_RCC_OscConfig+0x432>
 800c560:	e013      	b.n	800c58a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c562:	f7fe fa01 	bl	800a968 <HAL_GetTick>
 800c566:	0003      	movs	r3, r0
 800c568:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c56a:	e009      	b.n	800c580 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c56c:	f7fe f9fc 	bl	800a968 <HAL_GetTick>
 800c570:	0002      	movs	r2, r0
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	1ad3      	subs	r3, r2, r3
 800c576:	4a76      	ldr	r2, [pc, #472]	; (800c750 <HAL_RCC_OscConfig+0x640>)
 800c578:	4293      	cmp	r3, r2
 800c57a:	d901      	bls.n	800c580 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800c57c:	2303      	movs	r3, #3
 800c57e:	e127      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c580:	4b71      	ldr	r3, [pc, #452]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c582:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c584:	2202      	movs	r2, #2
 800c586:	4013      	ands	r3, r2
 800c588:	d1f0      	bne.n	800c56c <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800c58a:	231f      	movs	r3, #31
 800c58c:	18fb      	adds	r3, r7, r3
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	2b01      	cmp	r3, #1
 800c592:	d105      	bne.n	800c5a0 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800c594:	4b6c      	ldr	r3, [pc, #432]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c598:	4b6b      	ldr	r3, [pc, #428]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c59a:	496e      	ldr	r1, [pc, #440]	; (800c754 <HAL_RCC_OscConfig+0x644>)
 800c59c:	400a      	ands	r2, r1
 800c59e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	2220      	movs	r2, #32
 800c5a6:	4013      	ands	r3, r2
 800c5a8:	d039      	beq.n	800c61e <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	69db      	ldr	r3, [r3, #28]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d01b      	beq.n	800c5ea <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c5b2:	4b65      	ldr	r3, [pc, #404]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c5b4:	681a      	ldr	r2, [r3, #0]
 800c5b6:	4b64      	ldr	r3, [pc, #400]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c5b8:	2180      	movs	r1, #128	; 0x80
 800c5ba:	03c9      	lsls	r1, r1, #15
 800c5bc:	430a      	orrs	r2, r1
 800c5be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5c0:	f7fe f9d2 	bl	800a968 <HAL_GetTick>
 800c5c4:	0003      	movs	r3, r0
 800c5c6:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c5c8:	e008      	b.n	800c5dc <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c5ca:	f7fe f9cd 	bl	800a968 <HAL_GetTick>
 800c5ce:	0002      	movs	r2, r0
 800c5d0:	693b      	ldr	r3, [r7, #16]
 800c5d2:	1ad3      	subs	r3, r2, r3
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d901      	bls.n	800c5dc <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800c5d8:	2303      	movs	r3, #3
 800c5da:	e0f9      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800c5dc:	4b5a      	ldr	r3, [pc, #360]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c5de:	681a      	ldr	r2, [r3, #0]
 800c5e0:	2380      	movs	r3, #128	; 0x80
 800c5e2:	041b      	lsls	r3, r3, #16
 800c5e4:	4013      	ands	r3, r2
 800c5e6:	d0f0      	beq.n	800c5ca <HAL_RCC_OscConfig+0x4ba>
 800c5e8:	e019      	b.n	800c61e <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c5ea:	4b57      	ldr	r3, [pc, #348]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c5ec:	681a      	ldr	r2, [r3, #0]
 800c5ee:	4b56      	ldr	r3, [pc, #344]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c5f0:	4959      	ldr	r1, [pc, #356]	; (800c758 <HAL_RCC_OscConfig+0x648>)
 800c5f2:	400a      	ands	r2, r1
 800c5f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5f6:	f7fe f9b7 	bl	800a968 <HAL_GetTick>
 800c5fa:	0003      	movs	r3, r0
 800c5fc:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c5fe:	e008      	b.n	800c612 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c600:	f7fe f9b2 	bl	800a968 <HAL_GetTick>
 800c604:	0002      	movs	r2, r0
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	1ad3      	subs	r3, r2, r3
 800c60a:	2b02      	cmp	r3, #2
 800c60c:	d901      	bls.n	800c612 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800c60e:	2303      	movs	r3, #3
 800c610:	e0de      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800c612:	4b4d      	ldr	r3, [pc, #308]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c614:	681a      	ldr	r2, [r3, #0]
 800c616:	2380      	movs	r3, #128	; 0x80
 800c618:	041b      	lsls	r3, r3, #16
 800c61a:	4013      	ands	r3, r2
 800c61c:	d1f0      	bne.n	800c600 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	6a1b      	ldr	r3, [r3, #32]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d100      	bne.n	800c628 <HAL_RCC_OscConfig+0x518>
 800c626:	e0d2      	b.n	800c7ce <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c628:	4b47      	ldr	r3, [pc, #284]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c62a:	689b      	ldr	r3, [r3, #8]
 800c62c:	2238      	movs	r2, #56	; 0x38
 800c62e:	4013      	ands	r3, r2
 800c630:	2b10      	cmp	r3, #16
 800c632:	d100      	bne.n	800c636 <HAL_RCC_OscConfig+0x526>
 800c634:	e081      	b.n	800c73a <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6a1b      	ldr	r3, [r3, #32]
 800c63a:	2b02      	cmp	r3, #2
 800c63c:	d156      	bne.n	800c6ec <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c63e:	4b42      	ldr	r3, [pc, #264]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	4b41      	ldr	r3, [pc, #260]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c644:	4945      	ldr	r1, [pc, #276]	; (800c75c <HAL_RCC_OscConfig+0x64c>)
 800c646:	400a      	ands	r2, r1
 800c648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c64a:	f7fe f98d 	bl	800a968 <HAL_GetTick>
 800c64e:	0003      	movs	r3, r0
 800c650:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c652:	e008      	b.n	800c666 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c654:	f7fe f988 	bl	800a968 <HAL_GetTick>
 800c658:	0002      	movs	r2, r0
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	2b02      	cmp	r3, #2
 800c660:	d901      	bls.n	800c666 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800c662:	2303      	movs	r3, #3
 800c664:	e0b4      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c666:	4b38      	ldr	r3, [pc, #224]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	2380      	movs	r3, #128	; 0x80
 800c66c:	049b      	lsls	r3, r3, #18
 800c66e:	4013      	ands	r3, r2
 800c670:	d1f0      	bne.n	800c654 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c672:	4b35      	ldr	r3, [pc, #212]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c674:	68db      	ldr	r3, [r3, #12]
 800c676:	4a3a      	ldr	r2, [pc, #232]	; (800c760 <HAL_RCC_OscConfig+0x650>)
 800c678:	4013      	ands	r3, r2
 800c67a:	0019      	movs	r1, r3
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c684:	431a      	orrs	r2, r3
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c68a:	021b      	lsls	r3, r3, #8
 800c68c:	431a      	orrs	r2, r3
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c692:	431a      	orrs	r2, r3
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c698:	431a      	orrs	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c69e:	431a      	orrs	r2, r3
 800c6a0:	4b29      	ldr	r3, [pc, #164]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6a2:	430a      	orrs	r2, r1
 800c6a4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c6a6:	4b28      	ldr	r3, [pc, #160]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6a8:	681a      	ldr	r2, [r3, #0]
 800c6aa:	4b27      	ldr	r3, [pc, #156]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6ac:	2180      	movs	r1, #128	; 0x80
 800c6ae:	0449      	lsls	r1, r1, #17
 800c6b0:	430a      	orrs	r2, r1
 800c6b2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800c6b4:	4b24      	ldr	r3, [pc, #144]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6b6:	68da      	ldr	r2, [r3, #12]
 800c6b8:	4b23      	ldr	r3, [pc, #140]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6ba:	2180      	movs	r1, #128	; 0x80
 800c6bc:	0549      	lsls	r1, r1, #21
 800c6be:	430a      	orrs	r2, r1
 800c6c0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6c2:	f7fe f951 	bl	800a968 <HAL_GetTick>
 800c6c6:	0003      	movs	r3, r0
 800c6c8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c6ca:	e008      	b.n	800c6de <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c6cc:	f7fe f94c 	bl	800a968 <HAL_GetTick>
 800c6d0:	0002      	movs	r2, r0
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	1ad3      	subs	r3, r2, r3
 800c6d6:	2b02      	cmp	r3, #2
 800c6d8:	d901      	bls.n	800c6de <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800c6da:	2303      	movs	r3, #3
 800c6dc:	e078      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c6de:	4b1a      	ldr	r3, [pc, #104]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	2380      	movs	r3, #128	; 0x80
 800c6e4:	049b      	lsls	r3, r3, #18
 800c6e6:	4013      	ands	r3, r2
 800c6e8:	d0f0      	beq.n	800c6cc <HAL_RCC_OscConfig+0x5bc>
 800c6ea:	e070      	b.n	800c7ce <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c6ec:	4b16      	ldr	r3, [pc, #88]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6ee:	681a      	ldr	r2, [r3, #0]
 800c6f0:	4b15      	ldr	r3, [pc, #84]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6f2:	491a      	ldr	r1, [pc, #104]	; (800c75c <HAL_RCC_OscConfig+0x64c>)
 800c6f4:	400a      	ands	r2, r1
 800c6f6:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800c6f8:	4b13      	ldr	r3, [pc, #76]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6fa:	68da      	ldr	r2, [r3, #12]
 800c6fc:	4b12      	ldr	r3, [pc, #72]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c6fe:	2103      	movs	r1, #3
 800c700:	438a      	bics	r2, r1
 800c702:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800c704:	4b10      	ldr	r3, [pc, #64]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c706:	68da      	ldr	r2, [r3, #12]
 800c708:	4b0f      	ldr	r3, [pc, #60]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c70a:	4916      	ldr	r1, [pc, #88]	; (800c764 <HAL_RCC_OscConfig+0x654>)
 800c70c:	400a      	ands	r2, r1
 800c70e:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c710:	f7fe f92a 	bl	800a968 <HAL_GetTick>
 800c714:	0003      	movs	r3, r0
 800c716:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c718:	e008      	b.n	800c72c <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c71a:	f7fe f925 	bl	800a968 <HAL_GetTick>
 800c71e:	0002      	movs	r2, r0
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	1ad3      	subs	r3, r2, r3
 800c724:	2b02      	cmp	r3, #2
 800c726:	d901      	bls.n	800c72c <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800c728:	2303      	movs	r3, #3
 800c72a:	e051      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c72c:	4b06      	ldr	r3, [pc, #24]	; (800c748 <HAL_RCC_OscConfig+0x638>)
 800c72e:	681a      	ldr	r2, [r3, #0]
 800c730:	2380      	movs	r3, #128	; 0x80
 800c732:	049b      	lsls	r3, r3, #18
 800c734:	4013      	ands	r3, r2
 800c736:	d1f0      	bne.n	800c71a <HAL_RCC_OscConfig+0x60a>
 800c738:	e049      	b.n	800c7ce <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6a1b      	ldr	r3, [r3, #32]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d112      	bne.n	800c768 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	e044      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
 800c746:	46c0      	nop			; (mov r8, r8)
 800c748:	40021000 	.word	0x40021000
 800c74c:	40007000 	.word	0x40007000
 800c750:	00001388 	.word	0x00001388
 800c754:	efffffff 	.word	0xefffffff
 800c758:	ffbfffff 	.word	0xffbfffff
 800c75c:	feffffff 	.word	0xfeffffff
 800c760:	11c1808c 	.word	0x11c1808c
 800c764:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800c768:	4b1b      	ldr	r3, [pc, #108]	; (800c7d8 <HAL_RCC_OscConfig+0x6c8>)
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	2203      	movs	r2, #3
 800c772:	401a      	ands	r2, r3
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c778:	429a      	cmp	r2, r3
 800c77a:	d126      	bne.n	800c7ca <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	2270      	movs	r2, #112	; 0x70
 800c780:	401a      	ands	r2, r3
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c786:	429a      	cmp	r2, r3
 800c788:	d11f      	bne.n	800c7ca <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c78a:	697a      	ldr	r2, [r7, #20]
 800c78c:	23fe      	movs	r3, #254	; 0xfe
 800c78e:	01db      	lsls	r3, r3, #7
 800c790:	401a      	ands	r2, r3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c796:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c798:	429a      	cmp	r2, r3
 800c79a:	d116      	bne.n	800c7ca <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c79c:	697a      	ldr	r2, [r7, #20]
 800c79e:	23f8      	movs	r3, #248	; 0xf8
 800c7a0:	039b      	lsls	r3, r3, #14
 800c7a2:	401a      	ands	r2, r3
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c7a8:	429a      	cmp	r2, r3
 800c7aa:	d10e      	bne.n	800c7ca <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c7ac:	697a      	ldr	r2, [r7, #20]
 800c7ae:	23e0      	movs	r3, #224	; 0xe0
 800c7b0:	051b      	lsls	r3, r3, #20
 800c7b2:	401a      	ands	r2, r3
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d106      	bne.n	800c7ca <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c7bc:	697b      	ldr	r3, [r7, #20]
 800c7be:	0f5b      	lsrs	r3, r3, #29
 800c7c0:	075a      	lsls	r2, r3, #29
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c7c6:	429a      	cmp	r2, r3
 800c7c8:	d001      	beq.n	800c7ce <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	e000      	b.n	800c7d0 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 800c7ce:	2300      	movs	r3, #0
}
 800c7d0:	0018      	movs	r0, r3
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	b008      	add	sp, #32
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	40021000 	.word	0x40021000

0800c7dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
 800c7e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d101      	bne.n	800c7f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	e0e9      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c7f0:	4b76      	ldr	r3, [pc, #472]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	2207      	movs	r2, #7
 800c7f6:	4013      	ands	r3, r2
 800c7f8:	683a      	ldr	r2, [r7, #0]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d91e      	bls.n	800c83c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c7fe:	4b73      	ldr	r3, [pc, #460]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2207      	movs	r2, #7
 800c804:	4393      	bics	r3, r2
 800c806:	0019      	movs	r1, r3
 800c808:	4b70      	ldr	r3, [pc, #448]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c80a:	683a      	ldr	r2, [r7, #0]
 800c80c:	430a      	orrs	r2, r1
 800c80e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c810:	f7fe f8aa 	bl	800a968 <HAL_GetTick>
 800c814:	0003      	movs	r3, r0
 800c816:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c818:	e009      	b.n	800c82e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c81a:	f7fe f8a5 	bl	800a968 <HAL_GetTick>
 800c81e:	0002      	movs	r2, r0
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	1ad3      	subs	r3, r2, r3
 800c824:	4a6a      	ldr	r2, [pc, #424]	; (800c9d0 <HAL_RCC_ClockConfig+0x1f4>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d901      	bls.n	800c82e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800c82a:	2303      	movs	r3, #3
 800c82c:	e0ca      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c82e:	4b67      	ldr	r3, [pc, #412]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2207      	movs	r2, #7
 800c834:	4013      	ands	r3, r2
 800c836:	683a      	ldr	r2, [r7, #0]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d1ee      	bne.n	800c81a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	2202      	movs	r2, #2
 800c842:	4013      	ands	r3, r2
 800c844:	d015      	beq.n	800c872 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2204      	movs	r2, #4
 800c84c:	4013      	ands	r3, r2
 800c84e:	d006      	beq.n	800c85e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800c850:	4b60      	ldr	r3, [pc, #384]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c852:	689a      	ldr	r2, [r3, #8]
 800c854:	4b5f      	ldr	r3, [pc, #380]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c856:	21e0      	movs	r1, #224	; 0xe0
 800c858:	01c9      	lsls	r1, r1, #7
 800c85a:	430a      	orrs	r2, r1
 800c85c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c85e:	4b5d      	ldr	r3, [pc, #372]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	4a5d      	ldr	r2, [pc, #372]	; (800c9d8 <HAL_RCC_ClockConfig+0x1fc>)
 800c864:	4013      	ands	r3, r2
 800c866:	0019      	movs	r1, r3
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	689a      	ldr	r2, [r3, #8]
 800c86c:	4b59      	ldr	r3, [pc, #356]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c86e:	430a      	orrs	r2, r1
 800c870:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	2201      	movs	r2, #1
 800c878:	4013      	ands	r3, r2
 800c87a:	d057      	beq.n	800c92c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	685b      	ldr	r3, [r3, #4]
 800c880:	2b01      	cmp	r3, #1
 800c882:	d107      	bne.n	800c894 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c884:	4b53      	ldr	r3, [pc, #332]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c886:	681a      	ldr	r2, [r3, #0]
 800c888:	2380      	movs	r3, #128	; 0x80
 800c88a:	029b      	lsls	r3, r3, #10
 800c88c:	4013      	ands	r3, r2
 800c88e:	d12b      	bne.n	800c8e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c890:	2301      	movs	r3, #1
 800c892:	e097      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	685b      	ldr	r3, [r3, #4]
 800c898:	2b02      	cmp	r3, #2
 800c89a:	d107      	bne.n	800c8ac <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c89c:	4b4d      	ldr	r3, [pc, #308]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c89e:	681a      	ldr	r2, [r3, #0]
 800c8a0:	2380      	movs	r3, #128	; 0x80
 800c8a2:	049b      	lsls	r3, r3, #18
 800c8a4:	4013      	ands	r3, r2
 800c8a6:	d11f      	bne.n	800c8e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	e08b      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	685b      	ldr	r3, [r3, #4]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d107      	bne.n	800c8c4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c8b4:	4b47      	ldr	r3, [pc, #284]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c8b6:	681a      	ldr	r2, [r3, #0]
 800c8b8:	2380      	movs	r3, #128	; 0x80
 800c8ba:	00db      	lsls	r3, r3, #3
 800c8bc:	4013      	ands	r3, r2
 800c8be:	d113      	bne.n	800c8e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	e07f      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	2b03      	cmp	r3, #3
 800c8ca:	d106      	bne.n	800c8da <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c8cc:	4b41      	ldr	r3, [pc, #260]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c8ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c8d0:	2202      	movs	r2, #2
 800c8d2:	4013      	ands	r3, r2
 800c8d4:	d108      	bne.n	800c8e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	e074      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c8da:	4b3e      	ldr	r3, [pc, #248]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c8dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8de:	2202      	movs	r2, #2
 800c8e0:	4013      	ands	r3, r2
 800c8e2:	d101      	bne.n	800c8e8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800c8e4:	2301      	movs	r3, #1
 800c8e6:	e06d      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c8e8:	4b3a      	ldr	r3, [pc, #232]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c8ea:	689b      	ldr	r3, [r3, #8]
 800c8ec:	2207      	movs	r2, #7
 800c8ee:	4393      	bics	r3, r2
 800c8f0:	0019      	movs	r1, r3
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	685a      	ldr	r2, [r3, #4]
 800c8f6:	4b37      	ldr	r3, [pc, #220]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c8f8:	430a      	orrs	r2, r1
 800c8fa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c8fc:	f7fe f834 	bl	800a968 <HAL_GetTick>
 800c900:	0003      	movs	r3, r0
 800c902:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c904:	e009      	b.n	800c91a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c906:	f7fe f82f 	bl	800a968 <HAL_GetTick>
 800c90a:	0002      	movs	r2, r0
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	1ad3      	subs	r3, r2, r3
 800c910:	4a2f      	ldr	r2, [pc, #188]	; (800c9d0 <HAL_RCC_ClockConfig+0x1f4>)
 800c912:	4293      	cmp	r3, r2
 800c914:	d901      	bls.n	800c91a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800c916:	2303      	movs	r3, #3
 800c918:	e054      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c91a:	4b2e      	ldr	r3, [pc, #184]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	2238      	movs	r2, #56	; 0x38
 800c920:	401a      	ands	r2, r3
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	00db      	lsls	r3, r3, #3
 800c928:	429a      	cmp	r2, r3
 800c92a:	d1ec      	bne.n	800c906 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c92c:	4b27      	ldr	r3, [pc, #156]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	2207      	movs	r2, #7
 800c932:	4013      	ands	r3, r2
 800c934:	683a      	ldr	r2, [r7, #0]
 800c936:	429a      	cmp	r2, r3
 800c938:	d21e      	bcs.n	800c978 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c93a:	4b24      	ldr	r3, [pc, #144]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	2207      	movs	r2, #7
 800c940:	4393      	bics	r3, r2
 800c942:	0019      	movs	r1, r3
 800c944:	4b21      	ldr	r3, [pc, #132]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c946:	683a      	ldr	r2, [r7, #0]
 800c948:	430a      	orrs	r2, r1
 800c94a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800c94c:	f7fe f80c 	bl	800a968 <HAL_GetTick>
 800c950:	0003      	movs	r3, r0
 800c952:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c954:	e009      	b.n	800c96a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c956:	f7fe f807 	bl	800a968 <HAL_GetTick>
 800c95a:	0002      	movs	r2, r0
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	1ad3      	subs	r3, r2, r3
 800c960:	4a1b      	ldr	r2, [pc, #108]	; (800c9d0 <HAL_RCC_ClockConfig+0x1f4>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d901      	bls.n	800c96a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800c966:	2303      	movs	r3, #3
 800c968:	e02c      	b.n	800c9c4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800c96a:	4b18      	ldr	r3, [pc, #96]	; (800c9cc <HAL_RCC_ClockConfig+0x1f0>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	2207      	movs	r2, #7
 800c970:	4013      	ands	r3, r2
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	429a      	cmp	r2, r3
 800c976:	d1ee      	bne.n	800c956 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	2204      	movs	r2, #4
 800c97e:	4013      	ands	r3, r2
 800c980:	d009      	beq.n	800c996 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800c982:	4b14      	ldr	r3, [pc, #80]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c984:	689b      	ldr	r3, [r3, #8]
 800c986:	4a15      	ldr	r2, [pc, #84]	; (800c9dc <HAL_RCC_ClockConfig+0x200>)
 800c988:	4013      	ands	r3, r2
 800c98a:	0019      	movs	r1, r3
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	68da      	ldr	r2, [r3, #12]
 800c990:	4b10      	ldr	r3, [pc, #64]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c992:	430a      	orrs	r2, r1
 800c994:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800c996:	f000 f829 	bl	800c9ec <HAL_RCC_GetSysClockFreq>
 800c99a:	0001      	movs	r1, r0
 800c99c:	4b0d      	ldr	r3, [pc, #52]	; (800c9d4 <HAL_RCC_ClockConfig+0x1f8>)
 800c99e:	689b      	ldr	r3, [r3, #8]
 800c9a0:	0a1b      	lsrs	r3, r3, #8
 800c9a2:	220f      	movs	r2, #15
 800c9a4:	401a      	ands	r2, r3
 800c9a6:	4b0e      	ldr	r3, [pc, #56]	; (800c9e0 <HAL_RCC_ClockConfig+0x204>)
 800c9a8:	0092      	lsls	r2, r2, #2
 800c9aa:	58d3      	ldr	r3, [r2, r3]
 800c9ac:	221f      	movs	r2, #31
 800c9ae:	4013      	ands	r3, r2
 800c9b0:	000a      	movs	r2, r1
 800c9b2:	40da      	lsrs	r2, r3
 800c9b4:	4b0b      	ldr	r3, [pc, #44]	; (800c9e4 <HAL_RCC_ClockConfig+0x208>)
 800c9b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c9b8:	4b0b      	ldr	r3, [pc, #44]	; (800c9e8 <HAL_RCC_ClockConfig+0x20c>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	0018      	movs	r0, r3
 800c9be:	f7fd fc47 	bl	800a250 <HAL_InitTick>
 800c9c2:	0003      	movs	r3, r0
}
 800c9c4:	0018      	movs	r0, r3
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	b004      	add	sp, #16
 800c9ca:	bd80      	pop	{r7, pc}
 800c9cc:	40022000 	.word	0x40022000
 800c9d0:	00001388 	.word	0x00001388
 800c9d4:	40021000 	.word	0x40021000
 800c9d8:	fffff0ff 	.word	0xfffff0ff
 800c9dc:	ffff8fff 	.word	0xffff8fff
 800c9e0:	08012f98 	.word	0x08012f98
 800c9e4:	2000047c 	.word	0x2000047c
 800c9e8:	20000480 	.word	0x20000480

0800c9ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b086      	sub	sp, #24
 800c9f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c9f2:	4b3c      	ldr	r3, [pc, #240]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	2238      	movs	r2, #56	; 0x38
 800c9f8:	4013      	ands	r3, r2
 800c9fa:	d10f      	bne.n	800ca1c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800c9fc:	4b39      	ldr	r3, [pc, #228]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	0adb      	lsrs	r3, r3, #11
 800ca02:	2207      	movs	r2, #7
 800ca04:	4013      	ands	r3, r2
 800ca06:	2201      	movs	r2, #1
 800ca08:	409a      	lsls	r2, r3
 800ca0a:	0013      	movs	r3, r2
 800ca0c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ca0e:	6839      	ldr	r1, [r7, #0]
 800ca10:	4835      	ldr	r0, [pc, #212]	; (800cae8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ca12:	f7f3 fb8b 	bl	800012c <__udivsi3>
 800ca16:	0003      	movs	r3, r0
 800ca18:	613b      	str	r3, [r7, #16]
 800ca1a:	e05d      	b.n	800cad8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ca1c:	4b31      	ldr	r3, [pc, #196]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca1e:	689b      	ldr	r3, [r3, #8]
 800ca20:	2238      	movs	r2, #56	; 0x38
 800ca22:	4013      	ands	r3, r2
 800ca24:	2b08      	cmp	r3, #8
 800ca26:	d102      	bne.n	800ca2e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ca28:	4b30      	ldr	r3, [pc, #192]	; (800caec <HAL_RCC_GetSysClockFreq+0x100>)
 800ca2a:	613b      	str	r3, [r7, #16]
 800ca2c:	e054      	b.n	800cad8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ca2e:	4b2d      	ldr	r3, [pc, #180]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca30:	689b      	ldr	r3, [r3, #8]
 800ca32:	2238      	movs	r2, #56	; 0x38
 800ca34:	4013      	ands	r3, r2
 800ca36:	2b10      	cmp	r3, #16
 800ca38:	d138      	bne.n	800caac <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800ca3a:	4b2a      	ldr	r3, [pc, #168]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca3c:	68db      	ldr	r3, [r3, #12]
 800ca3e:	2203      	movs	r2, #3
 800ca40:	4013      	ands	r3, r2
 800ca42:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ca44:	4b27      	ldr	r3, [pc, #156]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca46:	68db      	ldr	r3, [r3, #12]
 800ca48:	091b      	lsrs	r3, r3, #4
 800ca4a:	2207      	movs	r2, #7
 800ca4c:	4013      	ands	r3, r2
 800ca4e:	3301      	adds	r3, #1
 800ca50:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2b03      	cmp	r3, #3
 800ca56:	d10d      	bne.n	800ca74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ca58:	68b9      	ldr	r1, [r7, #8]
 800ca5a:	4824      	ldr	r0, [pc, #144]	; (800caec <HAL_RCC_GetSysClockFreq+0x100>)
 800ca5c:	f7f3 fb66 	bl	800012c <__udivsi3>
 800ca60:	0003      	movs	r3, r0
 800ca62:	0019      	movs	r1, r3
 800ca64:	4b1f      	ldr	r3, [pc, #124]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca66:	68db      	ldr	r3, [r3, #12]
 800ca68:	0a1b      	lsrs	r3, r3, #8
 800ca6a:	227f      	movs	r2, #127	; 0x7f
 800ca6c:	4013      	ands	r3, r2
 800ca6e:	434b      	muls	r3, r1
 800ca70:	617b      	str	r3, [r7, #20]
        break;
 800ca72:	e00d      	b.n	800ca90 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800ca74:	68b9      	ldr	r1, [r7, #8]
 800ca76:	481c      	ldr	r0, [pc, #112]	; (800cae8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ca78:	f7f3 fb58 	bl	800012c <__udivsi3>
 800ca7c:	0003      	movs	r3, r0
 800ca7e:	0019      	movs	r1, r3
 800ca80:	4b18      	ldr	r3, [pc, #96]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca82:	68db      	ldr	r3, [r3, #12]
 800ca84:	0a1b      	lsrs	r3, r3, #8
 800ca86:	227f      	movs	r2, #127	; 0x7f
 800ca88:	4013      	ands	r3, r2
 800ca8a:	434b      	muls	r3, r1
 800ca8c:	617b      	str	r3, [r7, #20]
        break;
 800ca8e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800ca90:	4b14      	ldr	r3, [pc, #80]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ca92:	68db      	ldr	r3, [r3, #12]
 800ca94:	0f5b      	lsrs	r3, r3, #29
 800ca96:	2207      	movs	r2, #7
 800ca98:	4013      	ands	r3, r2
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800ca9e:	6879      	ldr	r1, [r7, #4]
 800caa0:	6978      	ldr	r0, [r7, #20]
 800caa2:	f7f3 fb43 	bl	800012c <__udivsi3>
 800caa6:	0003      	movs	r3, r0
 800caa8:	613b      	str	r3, [r7, #16]
 800caaa:	e015      	b.n	800cad8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800caac:	4b0d      	ldr	r3, [pc, #52]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800caae:	689b      	ldr	r3, [r3, #8]
 800cab0:	2238      	movs	r2, #56	; 0x38
 800cab2:	4013      	ands	r3, r2
 800cab4:	2b20      	cmp	r3, #32
 800cab6:	d103      	bne.n	800cac0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800cab8:	2380      	movs	r3, #128	; 0x80
 800caba:	021b      	lsls	r3, r3, #8
 800cabc:	613b      	str	r3, [r7, #16]
 800cabe:	e00b      	b.n	800cad8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800cac0:	4b08      	ldr	r3, [pc, #32]	; (800cae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800cac2:	689b      	ldr	r3, [r3, #8]
 800cac4:	2238      	movs	r2, #56	; 0x38
 800cac6:	4013      	ands	r3, r2
 800cac8:	2b18      	cmp	r3, #24
 800caca:	d103      	bne.n	800cad4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800cacc:	23fa      	movs	r3, #250	; 0xfa
 800cace:	01db      	lsls	r3, r3, #7
 800cad0:	613b      	str	r3, [r7, #16]
 800cad2:	e001      	b.n	800cad8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800cad4:	2300      	movs	r3, #0
 800cad6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800cad8:	693b      	ldr	r3, [r7, #16]
}
 800cada:	0018      	movs	r0, r3
 800cadc:	46bd      	mov	sp, r7
 800cade:	b006      	add	sp, #24
 800cae0:	bd80      	pop	{r7, pc}
 800cae2:	46c0      	nop			; (mov r8, r8)
 800cae4:	40021000 	.word	0x40021000
 800cae8:	00f42400 	.word	0x00f42400
 800caec:	007a1200 	.word	0x007a1200

0800caf0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800caf4:	4b02      	ldr	r3, [pc, #8]	; (800cb00 <HAL_RCC_GetHCLKFreq+0x10>)
 800caf6:	681b      	ldr	r3, [r3, #0]
}
 800caf8:	0018      	movs	r0, r3
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
 800cafe:	46c0      	nop			; (mov r8, r8)
 800cb00:	2000047c 	.word	0x2000047c

0800cb04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cb04:	b5b0      	push	{r4, r5, r7, lr}
 800cb06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800cb08:	f7ff fff2 	bl	800caf0 <HAL_RCC_GetHCLKFreq>
 800cb0c:	0004      	movs	r4, r0
 800cb0e:	f7ff faf3 	bl	800c0f8 <LL_RCC_GetAPB1Prescaler>
 800cb12:	0003      	movs	r3, r0
 800cb14:	0b1a      	lsrs	r2, r3, #12
 800cb16:	4b05      	ldr	r3, [pc, #20]	; (800cb2c <HAL_RCC_GetPCLK1Freq+0x28>)
 800cb18:	0092      	lsls	r2, r2, #2
 800cb1a:	58d3      	ldr	r3, [r2, r3]
 800cb1c:	221f      	movs	r2, #31
 800cb1e:	4013      	ands	r3, r2
 800cb20:	40dc      	lsrs	r4, r3
 800cb22:	0023      	movs	r3, r4
}
 800cb24:	0018      	movs	r0, r3
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bdb0      	pop	{r4, r5, r7, pc}
 800cb2a:	46c0      	nop			; (mov r8, r8)
 800cb2c:	08012fd8 	.word	0x08012fd8

0800cb30 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2207      	movs	r2, #7
 800cb3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800cb40:	4b0e      	ldr	r3, [pc, #56]	; (800cb7c <HAL_RCC_GetClockConfig+0x4c>)
 800cb42:	689b      	ldr	r3, [r3, #8]
 800cb44:	2207      	movs	r2, #7
 800cb46:	401a      	ands	r2, r3
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800cb4c:	4b0b      	ldr	r3, [pc, #44]	; (800cb7c <HAL_RCC_GetClockConfig+0x4c>)
 800cb4e:	689a      	ldr	r2, [r3, #8]
 800cb50:	23f0      	movs	r3, #240	; 0xf0
 800cb52:	011b      	lsls	r3, r3, #4
 800cb54:	401a      	ands	r2, r3
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800cb5a:	4b08      	ldr	r3, [pc, #32]	; (800cb7c <HAL_RCC_GetClockConfig+0x4c>)
 800cb5c:	689a      	ldr	r2, [r3, #8]
 800cb5e:	23e0      	movs	r3, #224	; 0xe0
 800cb60:	01db      	lsls	r3, r3, #7
 800cb62:	401a      	ands	r2, r3
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800cb68:	4b05      	ldr	r3, [pc, #20]	; (800cb80 <HAL_RCC_GetClockConfig+0x50>)
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	2207      	movs	r2, #7
 800cb6e:	401a      	ands	r2, r3
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	601a      	str	r2, [r3, #0]
}
 800cb74:	46c0      	nop			; (mov r8, r8)
 800cb76:	46bd      	mov	sp, r7
 800cb78:	b002      	add	sp, #8
 800cb7a:	bd80      	pop	{r7, pc}
 800cb7c:	40021000 	.word	0x40021000
 800cb80:	40022000 	.word	0x40022000

0800cb84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b086      	sub	sp, #24
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800cb8c:	2313      	movs	r3, #19
 800cb8e:	18fb      	adds	r3, r7, r3
 800cb90:	2200      	movs	r2, #0
 800cb92:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cb94:	2312      	movs	r3, #18
 800cb96:	18fb      	adds	r3, r7, r3
 800cb98:	2200      	movs	r2, #0
 800cb9a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681a      	ldr	r2, [r3, #0]
 800cba0:	2380      	movs	r3, #128	; 0x80
 800cba2:	029b      	lsls	r3, r3, #10
 800cba4:	4013      	ands	r3, r2
 800cba6:	d100      	bne.n	800cbaa <HAL_RCCEx_PeriphCLKConfig+0x26>
 800cba8:	e0ad      	b.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cbaa:	2011      	movs	r0, #17
 800cbac:	183b      	adds	r3, r7, r0
 800cbae:	2200      	movs	r2, #0
 800cbb0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800cbb2:	4b47      	ldr	r3, [pc, #284]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbb6:	2380      	movs	r3, #128	; 0x80
 800cbb8:	055b      	lsls	r3, r3, #21
 800cbba:	4013      	ands	r3, r2
 800cbbc:	d110      	bne.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cbbe:	4b44      	ldr	r3, [pc, #272]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbc2:	4b43      	ldr	r3, [pc, #268]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbc4:	2180      	movs	r1, #128	; 0x80
 800cbc6:	0549      	lsls	r1, r1, #21
 800cbc8:	430a      	orrs	r2, r1
 800cbca:	63da      	str	r2, [r3, #60]	; 0x3c
 800cbcc:	4b40      	ldr	r3, [pc, #256]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cbce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbd0:	2380      	movs	r3, #128	; 0x80
 800cbd2:	055b      	lsls	r3, r3, #21
 800cbd4:	4013      	ands	r3, r2
 800cbd6:	60bb      	str	r3, [r7, #8]
 800cbd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cbda:	183b      	adds	r3, r7, r0
 800cbdc:	2201      	movs	r2, #1
 800cbde:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cbe0:	4b3c      	ldr	r3, [pc, #240]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cbe2:	681a      	ldr	r2, [r3, #0]
 800cbe4:	4b3b      	ldr	r3, [pc, #236]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cbe6:	2180      	movs	r1, #128	; 0x80
 800cbe8:	0049      	lsls	r1, r1, #1
 800cbea:	430a      	orrs	r2, r1
 800cbec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cbee:	f7fd febb 	bl	800a968 <HAL_GetTick>
 800cbf2:	0003      	movs	r3, r0
 800cbf4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cbf6:	e00b      	b.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cbf8:	f7fd feb6 	bl	800a968 <HAL_GetTick>
 800cbfc:	0002      	movs	r2, r0
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	1ad3      	subs	r3, r2, r3
 800cc02:	2b02      	cmp	r3, #2
 800cc04:	d904      	bls.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800cc06:	2313      	movs	r3, #19
 800cc08:	18fb      	adds	r3, r7, r3
 800cc0a:	2203      	movs	r2, #3
 800cc0c:	701a      	strb	r2, [r3, #0]
        break;
 800cc0e:	e005      	b.n	800cc1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cc10:	4b30      	ldr	r3, [pc, #192]	; (800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800cc12:	681a      	ldr	r2, [r3, #0]
 800cc14:	2380      	movs	r3, #128	; 0x80
 800cc16:	005b      	lsls	r3, r3, #1
 800cc18:	4013      	ands	r3, r2
 800cc1a:	d0ed      	beq.n	800cbf8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800cc1c:	2313      	movs	r3, #19
 800cc1e:	18fb      	adds	r3, r7, r3
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d15e      	bne.n	800cce4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cc26:	4b2a      	ldr	r3, [pc, #168]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cc2a:	23c0      	movs	r3, #192	; 0xc0
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	4013      	ands	r3, r2
 800cc30:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d019      	beq.n	800cc6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc3c:	697a      	ldr	r2, [r7, #20]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d014      	beq.n	800cc6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cc42:	4b23      	ldr	r3, [pc, #140]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc46:	4a24      	ldr	r2, [pc, #144]	; (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800cc48:	4013      	ands	r3, r2
 800cc4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cc4c:	4b20      	ldr	r3, [pc, #128]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cc50:	4b1f      	ldr	r3, [pc, #124]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc52:	2180      	movs	r1, #128	; 0x80
 800cc54:	0249      	lsls	r1, r1, #9
 800cc56:	430a      	orrs	r2, r1
 800cc58:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cc5a:	4b1d      	ldr	r3, [pc, #116]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cc5e:	4b1c      	ldr	r3, [pc, #112]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc60:	491e      	ldr	r1, [pc, #120]	; (800ccdc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800cc62:	400a      	ands	r2, r1
 800cc64:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cc66:	4b1a      	ldr	r3, [pc, #104]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc68:	697a      	ldr	r2, [r7, #20]
 800cc6a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	4013      	ands	r3, r2
 800cc72:	d016      	beq.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc74:	f7fd fe78 	bl	800a968 <HAL_GetTick>
 800cc78:	0003      	movs	r3, r0
 800cc7a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc7c:	e00c      	b.n	800cc98 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc7e:	f7fd fe73 	bl	800a968 <HAL_GetTick>
 800cc82:	0002      	movs	r2, r0
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	1ad3      	subs	r3, r2, r3
 800cc88:	4a15      	ldr	r2, [pc, #84]	; (800cce0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800cc8a:	4293      	cmp	r3, r2
 800cc8c:	d904      	bls.n	800cc98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800cc8e:	2313      	movs	r3, #19
 800cc90:	18fb      	adds	r3, r7, r3
 800cc92:	2203      	movs	r2, #3
 800cc94:	701a      	strb	r2, [r3, #0]
            break;
 800cc96:	e004      	b.n	800cca2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc98:	4b0d      	ldr	r3, [pc, #52]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800cc9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc9c:	2202      	movs	r2, #2
 800cc9e:	4013      	ands	r3, r2
 800cca0:	d0ed      	beq.n	800cc7e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800cca2:	2313      	movs	r3, #19
 800cca4:	18fb      	adds	r3, r7, r3
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d10a      	bne.n	800ccc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ccac:	4b08      	ldr	r3, [pc, #32]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ccae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ccb0:	4a09      	ldr	r2, [pc, #36]	; (800ccd8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800ccb2:	4013      	ands	r3, r2
 800ccb4:	0019      	movs	r1, r3
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ccba:	4b05      	ldr	r3, [pc, #20]	; (800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ccbc:	430a      	orrs	r2, r1
 800ccbe:	65da      	str	r2, [r3, #92]	; 0x5c
 800ccc0:	e016      	b.n	800ccf0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ccc2:	2312      	movs	r3, #18
 800ccc4:	18fb      	adds	r3, r7, r3
 800ccc6:	2213      	movs	r2, #19
 800ccc8:	18ba      	adds	r2, r7, r2
 800ccca:	7812      	ldrb	r2, [r2, #0]
 800cccc:	701a      	strb	r2, [r3, #0]
 800ccce:	e00f      	b.n	800ccf0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800ccd0:	40021000 	.word	0x40021000
 800ccd4:	40007000 	.word	0x40007000
 800ccd8:	fffffcff 	.word	0xfffffcff
 800ccdc:	fffeffff 	.word	0xfffeffff
 800cce0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cce4:	2312      	movs	r3, #18
 800cce6:	18fb      	adds	r3, r7, r3
 800cce8:	2213      	movs	r2, #19
 800ccea:	18ba      	adds	r2, r7, r2
 800ccec:	7812      	ldrb	r2, [r2, #0]
 800ccee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800ccf0:	2311      	movs	r3, #17
 800ccf2:	18fb      	adds	r3, r7, r3
 800ccf4:	781b      	ldrb	r3, [r3, #0]
 800ccf6:	2b01      	cmp	r3, #1
 800ccf8:	d105      	bne.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ccfa:	4bb6      	ldr	r3, [pc, #728]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ccfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ccfe:	4bb5      	ldr	r3, [pc, #724]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd00:	49b5      	ldr	r1, [pc, #724]	; (800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800cd02:	400a      	ands	r2, r1
 800cd04:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	4013      	ands	r3, r2
 800cd0e:	d009      	beq.n	800cd24 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800cd10:	4bb0      	ldr	r3, [pc, #704]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd14:	2203      	movs	r2, #3
 800cd16:	4393      	bics	r3, r2
 800cd18:	0019      	movs	r1, r3
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	685a      	ldr	r2, [r3, #4]
 800cd1e:	4bad      	ldr	r3, [pc, #692]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd20:	430a      	orrs	r2, r1
 800cd22:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	2202      	movs	r2, #2
 800cd2a:	4013      	ands	r3, r2
 800cd2c:	d009      	beq.n	800cd42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800cd2e:	4ba9      	ldr	r3, [pc, #676]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd32:	220c      	movs	r2, #12
 800cd34:	4393      	bics	r3, r2
 800cd36:	0019      	movs	r1, r3
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	689a      	ldr	r2, [r3, #8]
 800cd3c:	4ba5      	ldr	r3, [pc, #660]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd3e:	430a      	orrs	r2, r1
 800cd40:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	2204      	movs	r2, #4
 800cd48:	4013      	ands	r3, r2
 800cd4a:	d009      	beq.n	800cd60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800cd4c:	4ba1      	ldr	r3, [pc, #644]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd50:	2230      	movs	r2, #48	; 0x30
 800cd52:	4393      	bics	r3, r2
 800cd54:	0019      	movs	r1, r3
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	68da      	ldr	r2, [r3, #12]
 800cd5a:	4b9e      	ldr	r3, [pc, #632]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd5c:	430a      	orrs	r2, r1
 800cd5e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	2210      	movs	r2, #16
 800cd66:	4013      	ands	r3, r2
 800cd68:	d009      	beq.n	800cd7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd6a:	4b9a      	ldr	r3, [pc, #616]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd6e:	4a9b      	ldr	r2, [pc, #620]	; (800cfdc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800cd70:	4013      	ands	r3, r2
 800cd72:	0019      	movs	r1, r3
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	691a      	ldr	r2, [r3, #16]
 800cd78:	4b96      	ldr	r3, [pc, #600]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd7a:	430a      	orrs	r2, r1
 800cd7c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681a      	ldr	r2, [r3, #0]
 800cd82:	2380      	movs	r3, #128	; 0x80
 800cd84:	015b      	lsls	r3, r3, #5
 800cd86:	4013      	ands	r3, r2
 800cd88:	d009      	beq.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800cd8a:	4b92      	ldr	r3, [pc, #584]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd8e:	4a94      	ldr	r2, [pc, #592]	; (800cfe0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800cd90:	4013      	ands	r3, r2
 800cd92:	0019      	movs	r1, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	695a      	ldr	r2, [r3, #20]
 800cd98:	4b8e      	ldr	r3, [pc, #568]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cd9a:	430a      	orrs	r2, r1
 800cd9c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	2380      	movs	r3, #128	; 0x80
 800cda4:	009b      	lsls	r3, r3, #2
 800cda6:	4013      	ands	r3, r2
 800cda8:	d009      	beq.n	800cdbe <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cdaa:	4b8a      	ldr	r3, [pc, #552]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdae:	4a8d      	ldr	r2, [pc, #564]	; (800cfe4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800cdb0:	4013      	ands	r3, r2
 800cdb2:	0019      	movs	r1, r3
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cdb8:	4b86      	ldr	r3, [pc, #536]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdba:	430a      	orrs	r2, r1
 800cdbc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681a      	ldr	r2, [r3, #0]
 800cdc2:	2380      	movs	r3, #128	; 0x80
 800cdc4:	00db      	lsls	r3, r3, #3
 800cdc6:	4013      	ands	r3, r2
 800cdc8:	d009      	beq.n	800cdde <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cdca:	4b82      	ldr	r3, [pc, #520]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdce:	4a86      	ldr	r2, [pc, #536]	; (800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800cdd0:	4013      	ands	r3, r2
 800cdd2:	0019      	movs	r1, r3
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdd8:	4b7e      	ldr	r3, [pc, #504]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdda:	430a      	orrs	r2, r1
 800cddc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	2220      	movs	r2, #32
 800cde4:	4013      	ands	r3, r2
 800cde6:	d009      	beq.n	800cdfc <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cde8:	4b7a      	ldr	r3, [pc, #488]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdec:	4a7f      	ldr	r2, [pc, #508]	; (800cfec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cdee:	4013      	ands	r3, r2
 800cdf0:	0019      	movs	r1, r3
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	699a      	ldr	r2, [r3, #24]
 800cdf6:	4b77      	ldr	r3, [pc, #476]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cdf8:	430a      	orrs	r2, r1
 800cdfa:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	2240      	movs	r2, #64	; 0x40
 800ce02:	4013      	ands	r3, r2
 800ce04:	d009      	beq.n	800ce1a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ce06:	4b73      	ldr	r3, [pc, #460]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce0a:	4a79      	ldr	r2, [pc, #484]	; (800cff0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	0019      	movs	r1, r3
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	69da      	ldr	r2, [r3, #28]
 800ce14:	4b6f      	ldr	r3, [pc, #444]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce16:	430a      	orrs	r2, r1
 800ce18:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	2380      	movs	r3, #128	; 0x80
 800ce20:	01db      	lsls	r3, r3, #7
 800ce22:	4013      	ands	r3, r2
 800ce24:	d015      	beq.n	800ce52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ce26:	4b6b      	ldr	r3, [pc, #428]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce2a:	009b      	lsls	r3, r3, #2
 800ce2c:	0899      	lsrs	r1, r3, #2
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce32:	4b68      	ldr	r3, [pc, #416]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce34:	430a      	orrs	r2, r1
 800ce36:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ce3c:	2380      	movs	r3, #128	; 0x80
 800ce3e:	05db      	lsls	r3, r3, #23
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d106      	bne.n	800ce52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800ce44:	4b63      	ldr	r3, [pc, #396]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce46:	68da      	ldr	r2, [r3, #12]
 800ce48:	4b62      	ldr	r3, [pc, #392]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce4a:	2180      	movs	r1, #128	; 0x80
 800ce4c:	0249      	lsls	r1, r1, #9
 800ce4e:	430a      	orrs	r2, r1
 800ce50:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681a      	ldr	r2, [r3, #0]
 800ce56:	2380      	movs	r3, #128	; 0x80
 800ce58:	031b      	lsls	r3, r3, #12
 800ce5a:	4013      	ands	r3, r2
 800ce5c:	d009      	beq.n	800ce72 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ce5e:	4b5d      	ldr	r3, [pc, #372]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce62:	2240      	movs	r2, #64	; 0x40
 800ce64:	4393      	bics	r3, r2
 800ce66:	0019      	movs	r1, r3
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ce6c:	4b59      	ldr	r3, [pc, #356]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce6e:	430a      	orrs	r2, r1
 800ce70:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681a      	ldr	r2, [r3, #0]
 800ce76:	2380      	movs	r3, #128	; 0x80
 800ce78:	039b      	lsls	r3, r3, #14
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	d016      	beq.n	800ceac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800ce7e:	4b55      	ldr	r3, [pc, #340]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce82:	4a5c      	ldr	r2, [pc, #368]	; (800cff4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800ce84:	4013      	ands	r3, r2
 800ce86:	0019      	movs	r1, r3
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce8c:	4b51      	ldr	r3, [pc, #324]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ce8e:	430a      	orrs	r2, r1
 800ce90:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce96:	2380      	movs	r3, #128	; 0x80
 800ce98:	03db      	lsls	r3, r3, #15
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d106      	bne.n	800ceac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ce9e:	4b4d      	ldr	r3, [pc, #308]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cea0:	68da      	ldr	r2, [r3, #12]
 800cea2:	4b4c      	ldr	r3, [pc, #304]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cea4:	2180      	movs	r1, #128	; 0x80
 800cea6:	0449      	lsls	r1, r1, #17
 800cea8:	430a      	orrs	r2, r1
 800ceaa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	2380      	movs	r3, #128	; 0x80
 800ceb2:	03db      	lsls	r3, r3, #15
 800ceb4:	4013      	ands	r3, r2
 800ceb6:	d016      	beq.n	800cee6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800ceb8:	4b46      	ldr	r3, [pc, #280]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ceba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cebc:	4a4e      	ldr	r2, [pc, #312]	; (800cff8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800cebe:	4013      	ands	r3, r2
 800cec0:	0019      	movs	r1, r3
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cec6:	4b43      	ldr	r3, [pc, #268]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cec8:	430a      	orrs	r2, r1
 800ceca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ced0:	2380      	movs	r3, #128	; 0x80
 800ced2:	045b      	lsls	r3, r3, #17
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d106      	bne.n	800cee6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800ced8:	4b3e      	ldr	r3, [pc, #248]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800ceda:	68da      	ldr	r2, [r3, #12]
 800cedc:	4b3d      	ldr	r3, [pc, #244]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cede:	2180      	movs	r1, #128	; 0x80
 800cee0:	0449      	lsls	r1, r1, #17
 800cee2:	430a      	orrs	r2, r1
 800cee4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681a      	ldr	r2, [r3, #0]
 800ceea:	2380      	movs	r3, #128	; 0x80
 800ceec:	011b      	lsls	r3, r3, #4
 800ceee:	4013      	ands	r3, r2
 800cef0:	d014      	beq.n	800cf1c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800cef2:	4b38      	ldr	r3, [pc, #224]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cef6:	2203      	movs	r2, #3
 800cef8:	4393      	bics	r3, r2
 800cefa:	0019      	movs	r1, r3
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6a1a      	ldr	r2, [r3, #32]
 800cf00:	4b34      	ldr	r3, [pc, #208]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf02:	430a      	orrs	r2, r1
 800cf04:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6a1b      	ldr	r3, [r3, #32]
 800cf0a:	2b01      	cmp	r3, #1
 800cf0c:	d106      	bne.n	800cf1c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cf0e:	4b31      	ldr	r3, [pc, #196]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf10:	68da      	ldr	r2, [r3, #12]
 800cf12:	4b30      	ldr	r3, [pc, #192]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf14:	2180      	movs	r1, #128	; 0x80
 800cf16:	0249      	lsls	r1, r1, #9
 800cf18:	430a      	orrs	r2, r1
 800cf1a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	2380      	movs	r3, #128	; 0x80
 800cf22:	019b      	lsls	r3, r3, #6
 800cf24:	4013      	ands	r3, r2
 800cf26:	d014      	beq.n	800cf52 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800cf28:	4b2a      	ldr	r3, [pc, #168]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf2c:	220c      	movs	r2, #12
 800cf2e:	4393      	bics	r3, r2
 800cf30:	0019      	movs	r1, r3
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cf36:	4b27      	ldr	r3, [pc, #156]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf38:	430a      	orrs	r2, r1
 800cf3a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf40:	2b04      	cmp	r3, #4
 800cf42:	d106      	bne.n	800cf52 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800cf44:	4b23      	ldr	r3, [pc, #140]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf46:	68da      	ldr	r2, [r3, #12]
 800cf48:	4b22      	ldr	r3, [pc, #136]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf4a:	2180      	movs	r1, #128	; 0x80
 800cf4c:	0249      	lsls	r1, r1, #9
 800cf4e:	430a      	orrs	r2, r1
 800cf50:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx) 
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681a      	ldr	r2, [r3, #0]
 800cf56:	2380      	movs	r3, #128	; 0x80
 800cf58:	045b      	lsls	r3, r3, #17
 800cf5a:	4013      	ands	r3, r2
 800cf5c:	d016      	beq.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cf5e:	4b1d      	ldr	r3, [pc, #116]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf62:	4a22      	ldr	r2, [pc, #136]	; (800cfec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800cf64:	4013      	ands	r3, r2
 800cf66:	0019      	movs	r1, r3
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf6c:	4b19      	ldr	r3, [pc, #100]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf6e:	430a      	orrs	r2, r1
 800cf70:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cf76:	2380      	movs	r3, #128	; 0x80
 800cf78:	019b      	lsls	r3, r3, #6
 800cf7a:	429a      	cmp	r2, r3
 800cf7c:	d106      	bne.n	800cf8c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cf7e:	4b15      	ldr	r3, [pc, #84]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf80:	68da      	ldr	r2, [r3, #12]
 800cf82:	4b14      	ldr	r3, [pc, #80]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf84:	2180      	movs	r1, #128	; 0x80
 800cf86:	0449      	lsls	r1, r1, #17
 800cf88:	430a      	orrs	r2, r1
 800cf8a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681a      	ldr	r2, [r3, #0]
 800cf90:	2380      	movs	r3, #128	; 0x80
 800cf92:	049b      	lsls	r3, r3, #18
 800cf94:	4013      	ands	r3, r2
 800cf96:	d016      	beq.n	800cfc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cf98:	4b0e      	ldr	r3, [pc, #56]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cf9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf9c:	4a10      	ldr	r2, [pc, #64]	; (800cfe0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800cf9e:	4013      	ands	r3, r2
 800cfa0:	0019      	movs	r1, r3
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cfa6:	4b0b      	ldr	r3, [pc, #44]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cfa8:	430a      	orrs	r2, r1
 800cfaa:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cfb0:	2380      	movs	r3, #128	; 0x80
 800cfb2:	005b      	lsls	r3, r3, #1
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	d106      	bne.n	800cfc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800cfb8:	4b06      	ldr	r3, [pc, #24]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cfba:	68da      	ldr	r2, [r3, #12]
 800cfbc:	4b05      	ldr	r3, [pc, #20]	; (800cfd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800cfbe:	2180      	movs	r1, #128	; 0x80
 800cfc0:	0449      	lsls	r1, r1, #17
 800cfc2:	430a      	orrs	r2, r1
 800cfc4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800cfc6:	2312      	movs	r3, #18
 800cfc8:	18fb      	adds	r3, r7, r3
 800cfca:	781b      	ldrb	r3, [r3, #0]
}
 800cfcc:	0018      	movs	r0, r3
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	b006      	add	sp, #24
 800cfd2:	bd80      	pop	{r7, pc}
 800cfd4:	40021000 	.word	0x40021000
 800cfd8:	efffffff 	.word	0xefffffff
 800cfdc:	fffff3ff 	.word	0xfffff3ff
 800cfe0:	fffffcff 	.word	0xfffffcff
 800cfe4:	fff3ffff 	.word	0xfff3ffff
 800cfe8:	ffcfffff 	.word	0xffcfffff
 800cfec:	ffffcfff 	.word	0xffffcfff
 800cff0:	ffff3fff 	.word	0xffff3fff
 800cff4:	ffbfffff 	.word	0xffbfffff
 800cff8:	feffffff 	.word	0xfeffffff

0800cffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b082      	sub	sp, #8
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d101      	bne.n	800d00e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d00a:	2301      	movs	r3, #1
 800d00c:	e04a      	b.n	800d0a4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	223d      	movs	r2, #61	; 0x3d
 800d012:	5c9b      	ldrb	r3, [r3, r2]
 800d014:	b2db      	uxtb	r3, r3
 800d016:	2b00      	cmp	r3, #0
 800d018:	d107      	bne.n	800d02a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	223c      	movs	r2, #60	; 0x3c
 800d01e:	2100      	movs	r1, #0
 800d020:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	0018      	movs	r0, r3
 800d026:	f7fd fb03 	bl	800a630 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	223d      	movs	r2, #61	; 0x3d
 800d02e:	2102      	movs	r1, #2
 800d030:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681a      	ldr	r2, [r3, #0]
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	3304      	adds	r3, #4
 800d03a:	0019      	movs	r1, r3
 800d03c:	0010      	movs	r0, r2
 800d03e:	f000 fce9 	bl	800da14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2248      	movs	r2, #72	; 0x48
 800d046:	2101      	movs	r1, #1
 800d048:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	223e      	movs	r2, #62	; 0x3e
 800d04e:	2101      	movs	r1, #1
 800d050:	5499      	strb	r1, [r3, r2]
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	223f      	movs	r2, #63	; 0x3f
 800d056:	2101      	movs	r1, #1
 800d058:	5499      	strb	r1, [r3, r2]
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	2240      	movs	r2, #64	; 0x40
 800d05e:	2101      	movs	r1, #1
 800d060:	5499      	strb	r1, [r3, r2]
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	2241      	movs	r2, #65	; 0x41
 800d066:	2101      	movs	r1, #1
 800d068:	5499      	strb	r1, [r3, r2]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2242      	movs	r2, #66	; 0x42
 800d06e:	2101      	movs	r1, #1
 800d070:	5499      	strb	r1, [r3, r2]
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	2243      	movs	r2, #67	; 0x43
 800d076:	2101      	movs	r1, #1
 800d078:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2244      	movs	r2, #68	; 0x44
 800d07e:	2101      	movs	r1, #1
 800d080:	5499      	strb	r1, [r3, r2]
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2245      	movs	r2, #69	; 0x45
 800d086:	2101      	movs	r1, #1
 800d088:	5499      	strb	r1, [r3, r2]
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2246      	movs	r2, #70	; 0x46
 800d08e:	2101      	movs	r1, #1
 800d090:	5499      	strb	r1, [r3, r2]
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2247      	movs	r2, #71	; 0x47
 800d096:	2101      	movs	r1, #1
 800d098:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	223d      	movs	r2, #61	; 0x3d
 800d09e:	2101      	movs	r1, #1
 800d0a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d0a2:	2300      	movs	r3, #0
}
 800d0a4:	0018      	movs	r0, r3
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	b002      	add	sp, #8
 800d0aa:	bd80      	pop	{r7, pc}

0800d0ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b084      	sub	sp, #16
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	223d      	movs	r2, #61	; 0x3d
 800d0b8:	5c9b      	ldrb	r3, [r3, r2]
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	2b01      	cmp	r3, #1
 800d0be:	d001      	beq.n	800d0c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	e047      	b.n	800d154 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	223d      	movs	r2, #61	; 0x3d
 800d0c8:	2102      	movs	r1, #2
 800d0ca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	68da      	ldr	r2, [r3, #12]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	2101      	movs	r1, #1
 800d0d8:	430a      	orrs	r2, r1
 800d0da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a1e      	ldr	r2, [pc, #120]	; (800d15c <HAL_TIM_Base_Start_IT+0xb0>)
 800d0e2:	4293      	cmp	r3, r2
 800d0e4:	d014      	beq.n	800d110 <HAL_TIM_Base_Start_IT+0x64>
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681a      	ldr	r2, [r3, #0]
 800d0ea:	2380      	movs	r3, #128	; 0x80
 800d0ec:	05db      	lsls	r3, r3, #23
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d00e      	beq.n	800d110 <HAL_TIM_Base_Start_IT+0x64>
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	4a1a      	ldr	r2, [pc, #104]	; (800d160 <HAL_TIM_Base_Start_IT+0xb4>)
 800d0f8:	4293      	cmp	r3, r2
 800d0fa:	d009      	beq.n	800d110 <HAL_TIM_Base_Start_IT+0x64>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	4a18      	ldr	r2, [pc, #96]	; (800d164 <HAL_TIM_Base_Start_IT+0xb8>)
 800d102:	4293      	cmp	r3, r2
 800d104:	d004      	beq.n	800d110 <HAL_TIM_Base_Start_IT+0x64>
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	4a17      	ldr	r2, [pc, #92]	; (800d168 <HAL_TIM_Base_Start_IT+0xbc>)
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d116      	bne.n	800d13e <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	689b      	ldr	r3, [r3, #8]
 800d116:	4a15      	ldr	r2, [pc, #84]	; (800d16c <HAL_TIM_Base_Start_IT+0xc0>)
 800d118:	4013      	ands	r3, r2
 800d11a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2b06      	cmp	r3, #6
 800d120:	d016      	beq.n	800d150 <HAL_TIM_Base_Start_IT+0xa4>
 800d122:	68fa      	ldr	r2, [r7, #12]
 800d124:	2380      	movs	r3, #128	; 0x80
 800d126:	025b      	lsls	r3, r3, #9
 800d128:	429a      	cmp	r2, r3
 800d12a:	d011      	beq.n	800d150 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	681a      	ldr	r2, [r3, #0]
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	2101      	movs	r1, #1
 800d138:	430a      	orrs	r2, r1
 800d13a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d13c:	e008      	b.n	800d150 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2101      	movs	r1, #1
 800d14a:	430a      	orrs	r2, r1
 800d14c:	601a      	str	r2, [r3, #0]
 800d14e:	e000      	b.n	800d152 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d150:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800d152:	2300      	movs	r3, #0
}
 800d154:	0018      	movs	r0, r3
 800d156:	46bd      	mov	sp, r7
 800d158:	b004      	add	sp, #16
 800d15a:	bd80      	pop	{r7, pc}
 800d15c:	40012c00 	.word	0x40012c00
 800d160:	40000400 	.word	0x40000400
 800d164:	40000800 	.word	0x40000800
 800d168:	40014000 	.word	0x40014000
 800d16c:	00010007 	.word	0x00010007

0800d170 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b082      	sub	sp, #8
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	68da      	ldr	r2, [r3, #12]
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	2101      	movs	r1, #1
 800d184:	438a      	bics	r2, r1
 800d186:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	6a1b      	ldr	r3, [r3, #32]
 800d18e:	4a0d      	ldr	r2, [pc, #52]	; (800d1c4 <HAL_TIM_Base_Stop_IT+0x54>)
 800d190:	4013      	ands	r3, r2
 800d192:	d10d      	bne.n	800d1b0 <HAL_TIM_Base_Stop_IT+0x40>
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	6a1b      	ldr	r3, [r3, #32]
 800d19a:	4a0b      	ldr	r2, [pc, #44]	; (800d1c8 <HAL_TIM_Base_Stop_IT+0x58>)
 800d19c:	4013      	ands	r3, r2
 800d19e:	d107      	bne.n	800d1b0 <HAL_TIM_Base_Stop_IT+0x40>
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	681a      	ldr	r2, [r3, #0]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	2101      	movs	r1, #1
 800d1ac:	438a      	bics	r2, r1
 800d1ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	223d      	movs	r2, #61	; 0x3d
 800d1b4:	2101      	movs	r1, #1
 800d1b6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800d1b8:	2300      	movs	r3, #0
}
 800d1ba:	0018      	movs	r0, r3
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	b002      	add	sp, #8
 800d1c0:	bd80      	pop	{r7, pc}
 800d1c2:	46c0      	nop			; (mov r8, r8)
 800d1c4:	00001111 	.word	0x00001111
 800d1c8:	00000444 	.word	0x00000444

0800d1cc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b082      	sub	sp, #8
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d101      	bne.n	800d1de <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e04a      	b.n	800d274 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	223d      	movs	r2, #61	; 0x3d
 800d1e2:	5c9b      	ldrb	r3, [r3, r2]
 800d1e4:	b2db      	uxtb	r3, r3
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d107      	bne.n	800d1fa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	223c      	movs	r2, #60	; 0x3c
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	0018      	movs	r0, r3
 800d1f6:	f000 f841 	bl	800d27c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	223d      	movs	r2, #61	; 0x3d
 800d1fe:	2102      	movs	r1, #2
 800d200:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	681a      	ldr	r2, [r3, #0]
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	3304      	adds	r3, #4
 800d20a:	0019      	movs	r1, r3
 800d20c:	0010      	movs	r0, r2
 800d20e:	f000 fc01 	bl	800da14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2248      	movs	r2, #72	; 0x48
 800d216:	2101      	movs	r1, #1
 800d218:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	223e      	movs	r2, #62	; 0x3e
 800d21e:	2101      	movs	r1, #1
 800d220:	5499      	strb	r1, [r3, r2]
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	223f      	movs	r2, #63	; 0x3f
 800d226:	2101      	movs	r1, #1
 800d228:	5499      	strb	r1, [r3, r2]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	2240      	movs	r2, #64	; 0x40
 800d22e:	2101      	movs	r1, #1
 800d230:	5499      	strb	r1, [r3, r2]
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2241      	movs	r2, #65	; 0x41
 800d236:	2101      	movs	r1, #1
 800d238:	5499      	strb	r1, [r3, r2]
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2242      	movs	r2, #66	; 0x42
 800d23e:	2101      	movs	r1, #1
 800d240:	5499      	strb	r1, [r3, r2]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2243      	movs	r2, #67	; 0x43
 800d246:	2101      	movs	r1, #1
 800d248:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2244      	movs	r2, #68	; 0x44
 800d24e:	2101      	movs	r1, #1
 800d250:	5499      	strb	r1, [r3, r2]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2245      	movs	r2, #69	; 0x45
 800d256:	2101      	movs	r1, #1
 800d258:	5499      	strb	r1, [r3, r2]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2246      	movs	r2, #70	; 0x46
 800d25e:	2101      	movs	r1, #1
 800d260:	5499      	strb	r1, [r3, r2]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2247      	movs	r2, #71	; 0x47
 800d266:	2101      	movs	r1, #1
 800d268:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	223d      	movs	r2, #61	; 0x3d
 800d26e:	2101      	movs	r1, #1
 800d270:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d272:	2300      	movs	r3, #0
}
 800d274:	0018      	movs	r0, r3
 800d276:	46bd      	mov	sp, r7
 800d278:	b002      	add	sp, #8
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b082      	sub	sp, #8
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d284:	46c0      	nop			; (mov r8, r8)
 800d286:	46bd      	mov	sp, r7
 800d288:	b002      	add	sp, #8
 800d28a:	bd80      	pop	{r7, pc}

0800d28c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b084      	sub	sp, #16
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d108      	bne.n	800d2ae <HAL_TIM_PWM_Start+0x22>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	223e      	movs	r2, #62	; 0x3e
 800d2a0:	5c9b      	ldrb	r3, [r3, r2]
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	3b01      	subs	r3, #1
 800d2a6:	1e5a      	subs	r2, r3, #1
 800d2a8:	4193      	sbcs	r3, r2
 800d2aa:	b2db      	uxtb	r3, r3
 800d2ac:	e037      	b.n	800d31e <HAL_TIM_PWM_Start+0x92>
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	2b04      	cmp	r3, #4
 800d2b2:	d108      	bne.n	800d2c6 <HAL_TIM_PWM_Start+0x3a>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	223f      	movs	r2, #63	; 0x3f
 800d2b8:	5c9b      	ldrb	r3, [r3, r2]
 800d2ba:	b2db      	uxtb	r3, r3
 800d2bc:	3b01      	subs	r3, #1
 800d2be:	1e5a      	subs	r2, r3, #1
 800d2c0:	4193      	sbcs	r3, r2
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	e02b      	b.n	800d31e <HAL_TIM_PWM_Start+0x92>
 800d2c6:	683b      	ldr	r3, [r7, #0]
 800d2c8:	2b08      	cmp	r3, #8
 800d2ca:	d108      	bne.n	800d2de <HAL_TIM_PWM_Start+0x52>
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2240      	movs	r2, #64	; 0x40
 800d2d0:	5c9b      	ldrb	r3, [r3, r2]
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	3b01      	subs	r3, #1
 800d2d6:	1e5a      	subs	r2, r3, #1
 800d2d8:	4193      	sbcs	r3, r2
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	e01f      	b.n	800d31e <HAL_TIM_PWM_Start+0x92>
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	2b0c      	cmp	r3, #12
 800d2e2:	d108      	bne.n	800d2f6 <HAL_TIM_PWM_Start+0x6a>
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2241      	movs	r2, #65	; 0x41
 800d2e8:	5c9b      	ldrb	r3, [r3, r2]
 800d2ea:	b2db      	uxtb	r3, r3
 800d2ec:	3b01      	subs	r3, #1
 800d2ee:	1e5a      	subs	r2, r3, #1
 800d2f0:	4193      	sbcs	r3, r2
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	e013      	b.n	800d31e <HAL_TIM_PWM_Start+0x92>
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	2b10      	cmp	r3, #16
 800d2fa:	d108      	bne.n	800d30e <HAL_TIM_PWM_Start+0x82>
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2242      	movs	r2, #66	; 0x42
 800d300:	5c9b      	ldrb	r3, [r3, r2]
 800d302:	b2db      	uxtb	r3, r3
 800d304:	3b01      	subs	r3, #1
 800d306:	1e5a      	subs	r2, r3, #1
 800d308:	4193      	sbcs	r3, r2
 800d30a:	b2db      	uxtb	r3, r3
 800d30c:	e007      	b.n	800d31e <HAL_TIM_PWM_Start+0x92>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2243      	movs	r2, #67	; 0x43
 800d312:	5c9b      	ldrb	r3, [r3, r2]
 800d314:	b2db      	uxtb	r3, r3
 800d316:	3b01      	subs	r3, #1
 800d318:	1e5a      	subs	r2, r3, #1
 800d31a:	4193      	sbcs	r3, r2
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d001      	beq.n	800d326 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800d322:	2301      	movs	r3, #1
 800d324:	e090      	b.n	800d448 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d104      	bne.n	800d336 <HAL_TIM_PWM_Start+0xaa>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	223e      	movs	r2, #62	; 0x3e
 800d330:	2102      	movs	r1, #2
 800d332:	5499      	strb	r1, [r3, r2]
 800d334:	e023      	b.n	800d37e <HAL_TIM_PWM_Start+0xf2>
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	2b04      	cmp	r3, #4
 800d33a:	d104      	bne.n	800d346 <HAL_TIM_PWM_Start+0xba>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	223f      	movs	r2, #63	; 0x3f
 800d340:	2102      	movs	r1, #2
 800d342:	5499      	strb	r1, [r3, r2]
 800d344:	e01b      	b.n	800d37e <HAL_TIM_PWM_Start+0xf2>
 800d346:	683b      	ldr	r3, [r7, #0]
 800d348:	2b08      	cmp	r3, #8
 800d34a:	d104      	bne.n	800d356 <HAL_TIM_PWM_Start+0xca>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2240      	movs	r2, #64	; 0x40
 800d350:	2102      	movs	r1, #2
 800d352:	5499      	strb	r1, [r3, r2]
 800d354:	e013      	b.n	800d37e <HAL_TIM_PWM_Start+0xf2>
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	2b0c      	cmp	r3, #12
 800d35a:	d104      	bne.n	800d366 <HAL_TIM_PWM_Start+0xda>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2241      	movs	r2, #65	; 0x41
 800d360:	2102      	movs	r1, #2
 800d362:	5499      	strb	r1, [r3, r2]
 800d364:	e00b      	b.n	800d37e <HAL_TIM_PWM_Start+0xf2>
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	2b10      	cmp	r3, #16
 800d36a:	d104      	bne.n	800d376 <HAL_TIM_PWM_Start+0xea>
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2242      	movs	r2, #66	; 0x42
 800d370:	2102      	movs	r1, #2
 800d372:	5499      	strb	r1, [r3, r2]
 800d374:	e003      	b.n	800d37e <HAL_TIM_PWM_Start+0xf2>
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2243      	movs	r2, #67	; 0x43
 800d37a:	2102      	movs	r1, #2
 800d37c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	6839      	ldr	r1, [r7, #0]
 800d384:	2201      	movs	r2, #1
 800d386:	0018      	movs	r0, r3
 800d388:	f000 fe92 	bl	800e0b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a2f      	ldr	r2, [pc, #188]	; (800d450 <HAL_TIM_PWM_Start+0x1c4>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d00e      	beq.n	800d3b4 <HAL_TIM_PWM_Start+0x128>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	4a2e      	ldr	r2, [pc, #184]	; (800d454 <HAL_TIM_PWM_Start+0x1c8>)
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d009      	beq.n	800d3b4 <HAL_TIM_PWM_Start+0x128>
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4a2c      	ldr	r2, [pc, #176]	; (800d458 <HAL_TIM_PWM_Start+0x1cc>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d004      	beq.n	800d3b4 <HAL_TIM_PWM_Start+0x128>
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	4a2b      	ldr	r2, [pc, #172]	; (800d45c <HAL_TIM_PWM_Start+0x1d0>)
 800d3b0:	4293      	cmp	r3, r2
 800d3b2:	d101      	bne.n	800d3b8 <HAL_TIM_PWM_Start+0x12c>
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	e000      	b.n	800d3ba <HAL_TIM_PWM_Start+0x12e>
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d008      	beq.n	800d3d0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	2180      	movs	r1, #128	; 0x80
 800d3ca:	0209      	lsls	r1, r1, #8
 800d3cc:	430a      	orrs	r2, r1
 800d3ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	4a1e      	ldr	r2, [pc, #120]	; (800d450 <HAL_TIM_PWM_Start+0x1c4>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d014      	beq.n	800d404 <HAL_TIM_PWM_Start+0x178>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681a      	ldr	r2, [r3, #0]
 800d3de:	2380      	movs	r3, #128	; 0x80
 800d3e0:	05db      	lsls	r3, r3, #23
 800d3e2:	429a      	cmp	r2, r3
 800d3e4:	d00e      	beq.n	800d404 <HAL_TIM_PWM_Start+0x178>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a1d      	ldr	r2, [pc, #116]	; (800d460 <HAL_TIM_PWM_Start+0x1d4>)
 800d3ec:	4293      	cmp	r3, r2
 800d3ee:	d009      	beq.n	800d404 <HAL_TIM_PWM_Start+0x178>
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	4a1b      	ldr	r2, [pc, #108]	; (800d464 <HAL_TIM_PWM_Start+0x1d8>)
 800d3f6:	4293      	cmp	r3, r2
 800d3f8:	d004      	beq.n	800d404 <HAL_TIM_PWM_Start+0x178>
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	4a15      	ldr	r2, [pc, #84]	; (800d454 <HAL_TIM_PWM_Start+0x1c8>)
 800d400:	4293      	cmp	r3, r2
 800d402:	d116      	bne.n	800d432 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	689b      	ldr	r3, [r3, #8]
 800d40a:	4a17      	ldr	r2, [pc, #92]	; (800d468 <HAL_TIM_PWM_Start+0x1dc>)
 800d40c:	4013      	ands	r3, r2
 800d40e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	2b06      	cmp	r3, #6
 800d414:	d016      	beq.n	800d444 <HAL_TIM_PWM_Start+0x1b8>
 800d416:	68fa      	ldr	r2, [r7, #12]
 800d418:	2380      	movs	r3, #128	; 0x80
 800d41a:	025b      	lsls	r3, r3, #9
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d011      	beq.n	800d444 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	2101      	movs	r1, #1
 800d42c:	430a      	orrs	r2, r1
 800d42e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d430:	e008      	b.n	800d444 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	681a      	ldr	r2, [r3, #0]
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	2101      	movs	r1, #1
 800d43e:	430a      	orrs	r2, r1
 800d440:	601a      	str	r2, [r3, #0]
 800d442:	e000      	b.n	800d446 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d444:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800d446:	2300      	movs	r3, #0
}
 800d448:	0018      	movs	r0, r3
 800d44a:	46bd      	mov	sp, r7
 800d44c:	b004      	add	sp, #16
 800d44e:	bd80      	pop	{r7, pc}
 800d450:	40012c00 	.word	0x40012c00
 800d454:	40014000 	.word	0x40014000
 800d458:	40014400 	.word	0x40014400
 800d45c:	40014800 	.word	0x40014800
 800d460:	40000400 	.word	0x40000400
 800d464:	40000800 	.word	0x40000800
 800d468:	00010007 	.word	0x00010007

0800d46c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b082      	sub	sp, #8
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
 800d474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	6839      	ldr	r1, [r7, #0]
 800d47c:	2200      	movs	r2, #0
 800d47e:	0018      	movs	r0, r3
 800d480:	f000 fe16 	bl	800e0b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4a37      	ldr	r2, [pc, #220]	; (800d568 <HAL_TIM_PWM_Stop+0xfc>)
 800d48a:	4293      	cmp	r3, r2
 800d48c:	d00e      	beq.n	800d4ac <HAL_TIM_PWM_Stop+0x40>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	4a36      	ldr	r2, [pc, #216]	; (800d56c <HAL_TIM_PWM_Stop+0x100>)
 800d494:	4293      	cmp	r3, r2
 800d496:	d009      	beq.n	800d4ac <HAL_TIM_PWM_Stop+0x40>
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4a34      	ldr	r2, [pc, #208]	; (800d570 <HAL_TIM_PWM_Stop+0x104>)
 800d49e:	4293      	cmp	r3, r2
 800d4a0:	d004      	beq.n	800d4ac <HAL_TIM_PWM_Stop+0x40>
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	4a33      	ldr	r2, [pc, #204]	; (800d574 <HAL_TIM_PWM_Stop+0x108>)
 800d4a8:	4293      	cmp	r3, r2
 800d4aa:	d101      	bne.n	800d4b0 <HAL_TIM_PWM_Stop+0x44>
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	e000      	b.n	800d4b2 <HAL_TIM_PWM_Stop+0x46>
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d013      	beq.n	800d4de <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	6a1b      	ldr	r3, [r3, #32]
 800d4bc:	4a2e      	ldr	r2, [pc, #184]	; (800d578 <HAL_TIM_PWM_Stop+0x10c>)
 800d4be:	4013      	ands	r3, r2
 800d4c0:	d10d      	bne.n	800d4de <HAL_TIM_PWM_Stop+0x72>
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	6a1b      	ldr	r3, [r3, #32]
 800d4c8:	4a2c      	ldr	r2, [pc, #176]	; (800d57c <HAL_TIM_PWM_Stop+0x110>)
 800d4ca:	4013      	ands	r3, r2
 800d4cc:	d107      	bne.n	800d4de <HAL_TIM_PWM_Stop+0x72>
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	4929      	ldr	r1, [pc, #164]	; (800d580 <HAL_TIM_PWM_Stop+0x114>)
 800d4da:	400a      	ands	r2, r1
 800d4dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	6a1b      	ldr	r3, [r3, #32]
 800d4e4:	4a24      	ldr	r2, [pc, #144]	; (800d578 <HAL_TIM_PWM_Stop+0x10c>)
 800d4e6:	4013      	ands	r3, r2
 800d4e8:	d10d      	bne.n	800d506 <HAL_TIM_PWM_Stop+0x9a>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	6a1b      	ldr	r3, [r3, #32]
 800d4f0:	4a22      	ldr	r2, [pc, #136]	; (800d57c <HAL_TIM_PWM_Stop+0x110>)
 800d4f2:	4013      	ands	r3, r2
 800d4f4:	d107      	bne.n	800d506 <HAL_TIM_PWM_Stop+0x9a>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	681a      	ldr	r2, [r3, #0]
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	2101      	movs	r1, #1
 800d502:	438a      	bics	r2, r1
 800d504:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d104      	bne.n	800d516 <HAL_TIM_PWM_Stop+0xaa>
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	223e      	movs	r2, #62	; 0x3e
 800d510:	2101      	movs	r1, #1
 800d512:	5499      	strb	r1, [r3, r2]
 800d514:	e023      	b.n	800d55e <HAL_TIM_PWM_Stop+0xf2>
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	2b04      	cmp	r3, #4
 800d51a:	d104      	bne.n	800d526 <HAL_TIM_PWM_Stop+0xba>
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	223f      	movs	r2, #63	; 0x3f
 800d520:	2101      	movs	r1, #1
 800d522:	5499      	strb	r1, [r3, r2]
 800d524:	e01b      	b.n	800d55e <HAL_TIM_PWM_Stop+0xf2>
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	2b08      	cmp	r3, #8
 800d52a:	d104      	bne.n	800d536 <HAL_TIM_PWM_Stop+0xca>
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2240      	movs	r2, #64	; 0x40
 800d530:	2101      	movs	r1, #1
 800d532:	5499      	strb	r1, [r3, r2]
 800d534:	e013      	b.n	800d55e <HAL_TIM_PWM_Stop+0xf2>
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b0c      	cmp	r3, #12
 800d53a:	d104      	bne.n	800d546 <HAL_TIM_PWM_Stop+0xda>
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	2241      	movs	r2, #65	; 0x41
 800d540:	2101      	movs	r1, #1
 800d542:	5499      	strb	r1, [r3, r2]
 800d544:	e00b      	b.n	800d55e <HAL_TIM_PWM_Stop+0xf2>
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	2b10      	cmp	r3, #16
 800d54a:	d104      	bne.n	800d556 <HAL_TIM_PWM_Stop+0xea>
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	2242      	movs	r2, #66	; 0x42
 800d550:	2101      	movs	r1, #1
 800d552:	5499      	strb	r1, [r3, r2]
 800d554:	e003      	b.n	800d55e <HAL_TIM_PWM_Stop+0xf2>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2243      	movs	r2, #67	; 0x43
 800d55a:	2101      	movs	r1, #1
 800d55c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	0018      	movs	r0, r3
 800d562:	46bd      	mov	sp, r7
 800d564:	b002      	add	sp, #8
 800d566:	bd80      	pop	{r7, pc}
 800d568:	40012c00 	.word	0x40012c00
 800d56c:	40014000 	.word	0x40014000
 800d570:	40014400 	.word	0x40014400
 800d574:	40014800 	.word	0x40014800
 800d578:	00001111 	.word	0x00001111
 800d57c:	00000444 	.word	0x00000444
 800d580:	ffff7fff 	.word	0xffff7fff

0800d584 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	691b      	ldr	r3, [r3, #16]
 800d592:	2202      	movs	r2, #2
 800d594:	4013      	ands	r3, r2
 800d596:	2b02      	cmp	r3, #2
 800d598:	d124      	bne.n	800d5e4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	681b      	ldr	r3, [r3, #0]
 800d59e:	68db      	ldr	r3, [r3, #12]
 800d5a0:	2202      	movs	r2, #2
 800d5a2:	4013      	ands	r3, r2
 800d5a4:	2b02      	cmp	r3, #2
 800d5a6:	d11d      	bne.n	800d5e4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	2203      	movs	r2, #3
 800d5ae:	4252      	negs	r2, r2
 800d5b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	699b      	ldr	r3, [r3, #24]
 800d5be:	2203      	movs	r2, #3
 800d5c0:	4013      	ands	r3, r2
 800d5c2:	d004      	beq.n	800d5ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	0018      	movs	r0, r3
 800d5c8:	f000 fa0c 	bl	800d9e4 <HAL_TIM_IC_CaptureCallback>
 800d5cc:	e007      	b.n	800d5de <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	0018      	movs	r0, r3
 800d5d2:	f000 f9ff 	bl	800d9d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	0018      	movs	r0, r3
 800d5da:	f000 fa0b 	bl	800d9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	691b      	ldr	r3, [r3, #16]
 800d5ea:	2204      	movs	r2, #4
 800d5ec:	4013      	ands	r3, r2
 800d5ee:	2b04      	cmp	r3, #4
 800d5f0:	d125      	bne.n	800d63e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	68db      	ldr	r3, [r3, #12]
 800d5f8:	2204      	movs	r2, #4
 800d5fa:	4013      	ands	r3, r2
 800d5fc:	2b04      	cmp	r3, #4
 800d5fe:	d11e      	bne.n	800d63e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	2205      	movs	r2, #5
 800d606:	4252      	negs	r2, r2
 800d608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2202      	movs	r2, #2
 800d60e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	699a      	ldr	r2, [r3, #24]
 800d616:	23c0      	movs	r3, #192	; 0xc0
 800d618:	009b      	lsls	r3, r3, #2
 800d61a:	4013      	ands	r3, r2
 800d61c:	d004      	beq.n	800d628 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	0018      	movs	r0, r3
 800d622:	f000 f9df 	bl	800d9e4 <HAL_TIM_IC_CaptureCallback>
 800d626:	e007      	b.n	800d638 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	0018      	movs	r0, r3
 800d62c:	f000 f9d2 	bl	800d9d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	0018      	movs	r0, r3
 800d634:	f000 f9de 	bl	800d9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2200      	movs	r2, #0
 800d63c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	691b      	ldr	r3, [r3, #16]
 800d644:	2208      	movs	r2, #8
 800d646:	4013      	ands	r3, r2
 800d648:	2b08      	cmp	r3, #8
 800d64a:	d124      	bne.n	800d696 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	2208      	movs	r2, #8
 800d654:	4013      	ands	r3, r2
 800d656:	2b08      	cmp	r3, #8
 800d658:	d11d      	bne.n	800d696 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2209      	movs	r2, #9
 800d660:	4252      	negs	r2, r2
 800d662:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2204      	movs	r2, #4
 800d668:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	69db      	ldr	r3, [r3, #28]
 800d670:	2203      	movs	r2, #3
 800d672:	4013      	ands	r3, r2
 800d674:	d004      	beq.n	800d680 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	0018      	movs	r0, r3
 800d67a:	f000 f9b3 	bl	800d9e4 <HAL_TIM_IC_CaptureCallback>
 800d67e:	e007      	b.n	800d690 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	0018      	movs	r0, r3
 800d684:	f000 f9a6 	bl	800d9d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	0018      	movs	r0, r3
 800d68c:	f000 f9b2 	bl	800d9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2200      	movs	r2, #0
 800d694:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	691b      	ldr	r3, [r3, #16]
 800d69c:	2210      	movs	r2, #16
 800d69e:	4013      	ands	r3, r2
 800d6a0:	2b10      	cmp	r3, #16
 800d6a2:	d125      	bne.n	800d6f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	68db      	ldr	r3, [r3, #12]
 800d6aa:	2210      	movs	r2, #16
 800d6ac:	4013      	ands	r3, r2
 800d6ae:	2b10      	cmp	r3, #16
 800d6b0:	d11e      	bne.n	800d6f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	2211      	movs	r2, #17
 800d6b8:	4252      	negs	r2, r2
 800d6ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	2208      	movs	r2, #8
 800d6c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	69da      	ldr	r2, [r3, #28]
 800d6c8:	23c0      	movs	r3, #192	; 0xc0
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	4013      	ands	r3, r2
 800d6ce:	d004      	beq.n	800d6da <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	0018      	movs	r0, r3
 800d6d4:	f000 f986 	bl	800d9e4 <HAL_TIM_IC_CaptureCallback>
 800d6d8:	e007      	b.n	800d6ea <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	0018      	movs	r0, r3
 800d6de:	f000 f979 	bl	800d9d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	0018      	movs	r0, r3
 800d6e6:	f000 f985 	bl	800d9f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	691b      	ldr	r3, [r3, #16]
 800d6f6:	2201      	movs	r2, #1
 800d6f8:	4013      	ands	r3, r2
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d10f      	bne.n	800d71e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	68db      	ldr	r3, [r3, #12]
 800d704:	2201      	movs	r2, #1
 800d706:	4013      	ands	r3, r2
 800d708:	2b01      	cmp	r3, #1
 800d70a:	d108      	bne.n	800d71e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2202      	movs	r2, #2
 800d712:	4252      	negs	r2, r2
 800d714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	0018      	movs	r0, r3
 800d71a:	f7fc fc61 	bl	8009fe0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	691b      	ldr	r3, [r3, #16]
 800d724:	2280      	movs	r2, #128	; 0x80
 800d726:	4013      	ands	r3, r2
 800d728:	2b80      	cmp	r3, #128	; 0x80
 800d72a:	d10f      	bne.n	800d74c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	68db      	ldr	r3, [r3, #12]
 800d732:	2280      	movs	r2, #128	; 0x80
 800d734:	4013      	ands	r3, r2
 800d736:	2b80      	cmp	r3, #128	; 0x80
 800d738:	d108      	bne.n	800d74c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	2281      	movs	r2, #129	; 0x81
 800d740:	4252      	negs	r2, r2
 800d742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	0018      	movs	r0, r3
 800d748:	f000 fd84 	bl	800e254 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	691a      	ldr	r2, [r3, #16]
 800d752:	2380      	movs	r3, #128	; 0x80
 800d754:	005b      	lsls	r3, r3, #1
 800d756:	401a      	ands	r2, r3
 800d758:	2380      	movs	r3, #128	; 0x80
 800d75a:	005b      	lsls	r3, r3, #1
 800d75c:	429a      	cmp	r2, r3
 800d75e:	d10e      	bne.n	800d77e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	68db      	ldr	r3, [r3, #12]
 800d766:	2280      	movs	r2, #128	; 0x80
 800d768:	4013      	ands	r3, r2
 800d76a:	2b80      	cmp	r3, #128	; 0x80
 800d76c:	d107      	bne.n	800d77e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	4a1c      	ldr	r2, [pc, #112]	; (800d7e4 <HAL_TIM_IRQHandler+0x260>)
 800d774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	0018      	movs	r0, r3
 800d77a:	f000 fd73 	bl	800e264 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	691b      	ldr	r3, [r3, #16]
 800d784:	2240      	movs	r2, #64	; 0x40
 800d786:	4013      	ands	r3, r2
 800d788:	2b40      	cmp	r3, #64	; 0x40
 800d78a:	d10f      	bne.n	800d7ac <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	2240      	movs	r2, #64	; 0x40
 800d794:	4013      	ands	r3, r2
 800d796:	2b40      	cmp	r3, #64	; 0x40
 800d798:	d108      	bne.n	800d7ac <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	2241      	movs	r2, #65	; 0x41
 800d7a0:	4252      	negs	r2, r2
 800d7a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	0018      	movs	r0, r3
 800d7a8:	f000 f92c 	bl	800da04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	691b      	ldr	r3, [r3, #16]
 800d7b2:	2220      	movs	r2, #32
 800d7b4:	4013      	ands	r3, r2
 800d7b6:	2b20      	cmp	r3, #32
 800d7b8:	d10f      	bne.n	800d7da <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	68db      	ldr	r3, [r3, #12]
 800d7c0:	2220      	movs	r2, #32
 800d7c2:	4013      	ands	r3, r2
 800d7c4:	2b20      	cmp	r3, #32
 800d7c6:	d108      	bne.n	800d7da <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	2221      	movs	r2, #33	; 0x21
 800d7ce:	4252      	negs	r2, r2
 800d7d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	0018      	movs	r0, r3
 800d7d6:	f000 fd35 	bl	800e244 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d7da:	46c0      	nop			; (mov r8, r8)
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	b002      	add	sp, #8
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	46c0      	nop			; (mov r8, r8)
 800d7e4:	fffffeff 	.word	0xfffffeff

0800d7e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b084      	sub	sp, #16
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	60f8      	str	r0, [r7, #12]
 800d7f0:	60b9      	str	r1, [r7, #8]
 800d7f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	223c      	movs	r2, #60	; 0x3c
 800d7f8:	5c9b      	ldrb	r3, [r3, r2]
 800d7fa:	2b01      	cmp	r3, #1
 800d7fc:	d101      	bne.n	800d802 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d7fe:	2302      	movs	r3, #2
 800d800:	e0df      	b.n	800d9c2 <HAL_TIM_PWM_ConfigChannel+0x1da>
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	223c      	movs	r2, #60	; 0x3c
 800d806:	2101      	movs	r1, #1
 800d808:	5499      	strb	r1, [r3, r2]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2b14      	cmp	r3, #20
 800d80e:	d900      	bls.n	800d812 <HAL_TIM_PWM_ConfigChannel+0x2a>
 800d810:	e0d1      	b.n	800d9b6 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	009a      	lsls	r2, r3, #2
 800d816:	4b6d      	ldr	r3, [pc, #436]	; (800d9cc <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 800d818:	18d3      	adds	r3, r2, r3
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	68ba      	ldr	r2, [r7, #8]
 800d824:	0011      	movs	r1, r2
 800d826:	0018      	movs	r0, r3
 800d828:	f000 f97e 	bl	800db28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	699a      	ldr	r2, [r3, #24]
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	2108      	movs	r1, #8
 800d838:	430a      	orrs	r2, r1
 800d83a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	699a      	ldr	r2, [r3, #24]
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	2104      	movs	r1, #4
 800d848:	438a      	bics	r2, r1
 800d84a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	6999      	ldr	r1, [r3, #24]
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	691a      	ldr	r2, [r3, #16]
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	430a      	orrs	r2, r1
 800d85c:	619a      	str	r2, [r3, #24]
      break;
 800d85e:	e0ab      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	68ba      	ldr	r2, [r7, #8]
 800d866:	0011      	movs	r1, r2
 800d868:	0018      	movs	r0, r3
 800d86a:	f000 f9e7 	bl	800dc3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	699a      	ldr	r2, [r3, #24]
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	2180      	movs	r1, #128	; 0x80
 800d87a:	0109      	lsls	r1, r1, #4
 800d87c:	430a      	orrs	r2, r1
 800d87e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	699a      	ldr	r2, [r3, #24]
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4951      	ldr	r1, [pc, #324]	; (800d9d0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d88c:	400a      	ands	r2, r1
 800d88e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	6999      	ldr	r1, [r3, #24]
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	691b      	ldr	r3, [r3, #16]
 800d89a:	021a      	lsls	r2, r3, #8
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	430a      	orrs	r2, r1
 800d8a2:	619a      	str	r2, [r3, #24]
      break;
 800d8a4:	e088      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	68ba      	ldr	r2, [r7, #8]
 800d8ac:	0011      	movs	r1, r2
 800d8ae:	0018      	movs	r0, r3
 800d8b0:	f000 fa48 	bl	800dd44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	69da      	ldr	r2, [r3, #28]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	2108      	movs	r1, #8
 800d8c0:	430a      	orrs	r2, r1
 800d8c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	69da      	ldr	r2, [r3, #28]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	2104      	movs	r1, #4
 800d8d0:	438a      	bics	r2, r1
 800d8d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	69d9      	ldr	r1, [r3, #28]
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	691a      	ldr	r2, [r3, #16]
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	430a      	orrs	r2, r1
 800d8e4:	61da      	str	r2, [r3, #28]
      break;
 800d8e6:	e067      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	68ba      	ldr	r2, [r7, #8]
 800d8ee:	0011      	movs	r1, r2
 800d8f0:	0018      	movs	r0, r3
 800d8f2:	f000 faaf 	bl	800de54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	69da      	ldr	r2, [r3, #28]
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	2180      	movs	r1, #128	; 0x80
 800d902:	0109      	lsls	r1, r1, #4
 800d904:	430a      	orrs	r2, r1
 800d906:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	69da      	ldr	r2, [r3, #28]
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	492f      	ldr	r1, [pc, #188]	; (800d9d0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d914:	400a      	ands	r2, r1
 800d916:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	69d9      	ldr	r1, [r3, #28]
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	691b      	ldr	r3, [r3, #16]
 800d922:	021a      	lsls	r2, r3, #8
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	430a      	orrs	r2, r1
 800d92a:	61da      	str	r2, [r3, #28]
      break;
 800d92c:	e044      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	68ba      	ldr	r2, [r7, #8]
 800d934:	0011      	movs	r1, r2
 800d936:	0018      	movs	r0, r3
 800d938:	f000 faf6 	bl	800df28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	2108      	movs	r1, #8
 800d948:	430a      	orrs	r2, r1
 800d94a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	2104      	movs	r1, #4
 800d958:	438a      	bics	r2, r1
 800d95a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	691a      	ldr	r2, [r3, #16]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	430a      	orrs	r2, r1
 800d96c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d96e:	e023      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	68ba      	ldr	r2, [r7, #8]
 800d976:	0011      	movs	r1, r2
 800d978:	0018      	movs	r0, r3
 800d97a:	f000 fb35 	bl	800dfe8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	2180      	movs	r1, #128	; 0x80
 800d98a:	0109      	lsls	r1, r1, #4
 800d98c:	430a      	orrs	r2, r1
 800d98e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	490d      	ldr	r1, [pc, #52]	; (800d9d0 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 800d99c:	400a      	ands	r2, r1
 800d99e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800d9a6:	68bb      	ldr	r3, [r7, #8]
 800d9a8:	691b      	ldr	r3, [r3, #16]
 800d9aa:	021a      	lsls	r2, r3, #8
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	430a      	orrs	r2, r1
 800d9b2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800d9b4:	e000      	b.n	800d9b8 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 800d9b6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	223c      	movs	r2, #60	; 0x3c
 800d9bc:	2100      	movs	r1, #0
 800d9be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d9c0:	2300      	movs	r3, #0
}
 800d9c2:	0018      	movs	r0, r3
 800d9c4:	46bd      	mov	sp, r7
 800d9c6:	b004      	add	sp, #16
 800d9c8:	bd80      	pop	{r7, pc}
 800d9ca:	46c0      	nop			; (mov r8, r8)
 800d9cc:	08013008 	.word	0x08013008
 800d9d0:	fffffbff 	.word	0xfffffbff

0800d9d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b082      	sub	sp, #8
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d9dc:	46c0      	nop			; (mov r8, r8)
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	b002      	add	sp, #8
 800d9e2:	bd80      	pop	{r7, pc}

0800d9e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b082      	sub	sp, #8
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d9ec:	46c0      	nop			; (mov r8, r8)
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	b002      	add	sp, #8
 800d9f2:	bd80      	pop	{r7, pc}

0800d9f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b082      	sub	sp, #8
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d9fc:	46c0      	nop			; (mov r8, r8)
 800d9fe:	46bd      	mov	sp, r7
 800da00:	b002      	add	sp, #8
 800da02:	bd80      	pop	{r7, pc}

0800da04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b082      	sub	sp, #8
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800da0c:	46c0      	nop			; (mov r8, r8)
 800da0e:	46bd      	mov	sp, r7
 800da10:	b002      	add	sp, #8
 800da12:	bd80      	pop	{r7, pc}

0800da14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b084      	sub	sp, #16
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
 800da1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	4a38      	ldr	r2, [pc, #224]	; (800db08 <TIM_Base_SetConfig+0xf4>)
 800da28:	4293      	cmp	r3, r2
 800da2a:	d00c      	beq.n	800da46 <TIM_Base_SetConfig+0x32>
 800da2c:	687a      	ldr	r2, [r7, #4]
 800da2e:	2380      	movs	r3, #128	; 0x80
 800da30:	05db      	lsls	r3, r3, #23
 800da32:	429a      	cmp	r2, r3
 800da34:	d007      	beq.n	800da46 <TIM_Base_SetConfig+0x32>
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	4a34      	ldr	r2, [pc, #208]	; (800db0c <TIM_Base_SetConfig+0xf8>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d003      	beq.n	800da46 <TIM_Base_SetConfig+0x32>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	4a33      	ldr	r2, [pc, #204]	; (800db10 <TIM_Base_SetConfig+0xfc>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d108      	bne.n	800da58 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	2270      	movs	r2, #112	; 0x70
 800da4a:	4393      	bics	r3, r2
 800da4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	685b      	ldr	r3, [r3, #4]
 800da52:	68fa      	ldr	r2, [r7, #12]
 800da54:	4313      	orrs	r3, r2
 800da56:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	4a2b      	ldr	r2, [pc, #172]	; (800db08 <TIM_Base_SetConfig+0xf4>)
 800da5c:	4293      	cmp	r3, r2
 800da5e:	d01c      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da60:	687a      	ldr	r2, [r7, #4]
 800da62:	2380      	movs	r3, #128	; 0x80
 800da64:	05db      	lsls	r3, r3, #23
 800da66:	429a      	cmp	r2, r3
 800da68:	d017      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	4a27      	ldr	r2, [pc, #156]	; (800db0c <TIM_Base_SetConfig+0xf8>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d013      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	4a26      	ldr	r2, [pc, #152]	; (800db10 <TIM_Base_SetConfig+0xfc>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d00f      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	4a25      	ldr	r2, [pc, #148]	; (800db14 <TIM_Base_SetConfig+0x100>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d00b      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	4a24      	ldr	r2, [pc, #144]	; (800db18 <TIM_Base_SetConfig+0x104>)
 800da86:	4293      	cmp	r3, r2
 800da88:	d007      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	4a23      	ldr	r2, [pc, #140]	; (800db1c <TIM_Base_SetConfig+0x108>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d003      	beq.n	800da9a <TIM_Base_SetConfig+0x86>
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	4a22      	ldr	r2, [pc, #136]	; (800db20 <TIM_Base_SetConfig+0x10c>)
 800da96:	4293      	cmp	r3, r2
 800da98:	d108      	bne.n	800daac <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	4a21      	ldr	r2, [pc, #132]	; (800db24 <TIM_Base_SetConfig+0x110>)
 800da9e:	4013      	ands	r3, r2
 800daa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	68db      	ldr	r3, [r3, #12]
 800daa6:	68fa      	ldr	r2, [r7, #12]
 800daa8:	4313      	orrs	r3, r2
 800daaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	2280      	movs	r2, #128	; 0x80
 800dab0:	4393      	bics	r3, r2
 800dab2:	001a      	movs	r2, r3
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	695b      	ldr	r3, [r3, #20]
 800dab8:	4313      	orrs	r3, r2
 800daba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	68fa      	ldr	r2, [r7, #12]
 800dac0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	689a      	ldr	r2, [r3, #8]
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	681a      	ldr	r2, [r3, #0]
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	4a0c      	ldr	r2, [pc, #48]	; (800db08 <TIM_Base_SetConfig+0xf4>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d00b      	beq.n	800daf2 <TIM_Base_SetConfig+0xde>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	4a0e      	ldr	r2, [pc, #56]	; (800db18 <TIM_Base_SetConfig+0x104>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d007      	beq.n	800daf2 <TIM_Base_SetConfig+0xde>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	4a0d      	ldr	r2, [pc, #52]	; (800db1c <TIM_Base_SetConfig+0x108>)
 800dae6:	4293      	cmp	r3, r2
 800dae8:	d003      	beq.n	800daf2 <TIM_Base_SetConfig+0xde>
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	4a0c      	ldr	r2, [pc, #48]	; (800db20 <TIM_Base_SetConfig+0x10c>)
 800daee:	4293      	cmp	r3, r2
 800daf0:	d103      	bne.n	800dafa <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	691a      	ldr	r2, [r3, #16]
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	2201      	movs	r2, #1
 800dafe:	615a      	str	r2, [r3, #20]
}
 800db00:	46c0      	nop			; (mov r8, r8)
 800db02:	46bd      	mov	sp, r7
 800db04:	b004      	add	sp, #16
 800db06:	bd80      	pop	{r7, pc}
 800db08:	40012c00 	.word	0x40012c00
 800db0c:	40000400 	.word	0x40000400
 800db10:	40000800 	.word	0x40000800
 800db14:	40002000 	.word	0x40002000
 800db18:	40014000 	.word	0x40014000
 800db1c:	40014400 	.word	0x40014400
 800db20:	40014800 	.word	0x40014800
 800db24:	fffffcff 	.word	0xfffffcff

0800db28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b086      	sub	sp, #24
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6a1b      	ldr	r3, [r3, #32]
 800db36:	2201      	movs	r2, #1
 800db38:	4393      	bics	r3, r2
 800db3a:	001a      	movs	r2, r3
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6a1b      	ldr	r3, [r3, #32]
 800db44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	699b      	ldr	r3, [r3, #24]
 800db50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	4a32      	ldr	r2, [pc, #200]	; (800dc20 <TIM_OC1_SetConfig+0xf8>)
 800db56:	4013      	ands	r3, r2
 800db58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2203      	movs	r2, #3
 800db5e:	4393      	bics	r3, r2
 800db60:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	68fa      	ldr	r2, [r7, #12]
 800db68:	4313      	orrs	r3, r2
 800db6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db6c:	697b      	ldr	r3, [r7, #20]
 800db6e:	2202      	movs	r2, #2
 800db70:	4393      	bics	r3, r2
 800db72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db74:	683b      	ldr	r3, [r7, #0]
 800db76:	689b      	ldr	r3, [r3, #8]
 800db78:	697a      	ldr	r2, [r7, #20]
 800db7a:	4313      	orrs	r3, r2
 800db7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	4a28      	ldr	r2, [pc, #160]	; (800dc24 <TIM_OC1_SetConfig+0xfc>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d00b      	beq.n	800db9e <TIM_OC1_SetConfig+0x76>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	4a27      	ldr	r2, [pc, #156]	; (800dc28 <TIM_OC1_SetConfig+0x100>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d007      	beq.n	800db9e <TIM_OC1_SetConfig+0x76>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	4a26      	ldr	r2, [pc, #152]	; (800dc2c <TIM_OC1_SetConfig+0x104>)
 800db92:	4293      	cmp	r3, r2
 800db94:	d003      	beq.n	800db9e <TIM_OC1_SetConfig+0x76>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	4a25      	ldr	r2, [pc, #148]	; (800dc30 <TIM_OC1_SetConfig+0x108>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d10c      	bne.n	800dbb8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800db9e:	697b      	ldr	r3, [r7, #20]
 800dba0:	2208      	movs	r2, #8
 800dba2:	4393      	bics	r3, r2
 800dba4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	68db      	ldr	r3, [r3, #12]
 800dbaa:	697a      	ldr	r2, [r7, #20]
 800dbac:	4313      	orrs	r3, r2
 800dbae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dbb0:	697b      	ldr	r3, [r7, #20]
 800dbb2:	2204      	movs	r2, #4
 800dbb4:	4393      	bics	r3, r2
 800dbb6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	4a1a      	ldr	r2, [pc, #104]	; (800dc24 <TIM_OC1_SetConfig+0xfc>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d00b      	beq.n	800dbd8 <TIM_OC1_SetConfig+0xb0>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	4a19      	ldr	r2, [pc, #100]	; (800dc28 <TIM_OC1_SetConfig+0x100>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	d007      	beq.n	800dbd8 <TIM_OC1_SetConfig+0xb0>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	4a18      	ldr	r2, [pc, #96]	; (800dc2c <TIM_OC1_SetConfig+0x104>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	d003      	beq.n	800dbd8 <TIM_OC1_SetConfig+0xb0>
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	4a17      	ldr	r2, [pc, #92]	; (800dc30 <TIM_OC1_SetConfig+0x108>)
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	d111      	bne.n	800dbfc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dbd8:	693b      	ldr	r3, [r7, #16]
 800dbda:	4a16      	ldr	r2, [pc, #88]	; (800dc34 <TIM_OC1_SetConfig+0x10c>)
 800dbdc:	4013      	ands	r3, r2
 800dbde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dbe0:	693b      	ldr	r3, [r7, #16]
 800dbe2:	4a15      	ldr	r2, [pc, #84]	; (800dc38 <TIM_OC1_SetConfig+0x110>)
 800dbe4:	4013      	ands	r3, r2
 800dbe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	695b      	ldr	r3, [r3, #20]
 800dbec:	693a      	ldr	r2, [r7, #16]
 800dbee:	4313      	orrs	r3, r2
 800dbf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	699b      	ldr	r3, [r3, #24]
 800dbf6:	693a      	ldr	r2, [r7, #16]
 800dbf8:	4313      	orrs	r3, r2
 800dbfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	693a      	ldr	r2, [r7, #16]
 800dc00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	68fa      	ldr	r2, [r7, #12]
 800dc06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	685a      	ldr	r2, [r3, #4]
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	697a      	ldr	r2, [r7, #20]
 800dc14:	621a      	str	r2, [r3, #32]
}
 800dc16:	46c0      	nop			; (mov r8, r8)
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	b006      	add	sp, #24
 800dc1c:	bd80      	pop	{r7, pc}
 800dc1e:	46c0      	nop			; (mov r8, r8)
 800dc20:	fffeff8f 	.word	0xfffeff8f
 800dc24:	40012c00 	.word	0x40012c00
 800dc28:	40014000 	.word	0x40014000
 800dc2c:	40014400 	.word	0x40014400
 800dc30:	40014800 	.word	0x40014800
 800dc34:	fffffeff 	.word	0xfffffeff
 800dc38:	fffffdff 	.word	0xfffffdff

0800dc3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b086      	sub	sp, #24
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
 800dc44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6a1b      	ldr	r3, [r3, #32]
 800dc4a:	2210      	movs	r2, #16
 800dc4c:	4393      	bics	r3, r2
 800dc4e:	001a      	movs	r2, r3
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	6a1b      	ldr	r3, [r3, #32]
 800dc58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	685b      	ldr	r3, [r3, #4]
 800dc5e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	699b      	ldr	r3, [r3, #24]
 800dc64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	4a2e      	ldr	r2, [pc, #184]	; (800dd24 <TIM_OC2_SetConfig+0xe8>)
 800dc6a:	4013      	ands	r3, r2
 800dc6c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	4a2d      	ldr	r2, [pc, #180]	; (800dd28 <TIM_OC2_SetConfig+0xec>)
 800dc72:	4013      	ands	r3, r2
 800dc74:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	021b      	lsls	r3, r3, #8
 800dc7c:	68fa      	ldr	r2, [r7, #12]
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	2220      	movs	r2, #32
 800dc86:	4393      	bics	r3, r2
 800dc88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	689b      	ldr	r3, [r3, #8]
 800dc8e:	011b      	lsls	r3, r3, #4
 800dc90:	697a      	ldr	r2, [r7, #20]
 800dc92:	4313      	orrs	r3, r2
 800dc94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	4a24      	ldr	r2, [pc, #144]	; (800dd2c <TIM_OC2_SetConfig+0xf0>)
 800dc9a:	4293      	cmp	r3, r2
 800dc9c:	d10d      	bne.n	800dcba <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	2280      	movs	r2, #128	; 0x80
 800dca2:	4393      	bics	r3, r2
 800dca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	68db      	ldr	r3, [r3, #12]
 800dcaa:	011b      	lsls	r3, r3, #4
 800dcac:	697a      	ldr	r2, [r7, #20]
 800dcae:	4313      	orrs	r3, r2
 800dcb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	2240      	movs	r2, #64	; 0x40
 800dcb6:	4393      	bics	r3, r2
 800dcb8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	4a1b      	ldr	r2, [pc, #108]	; (800dd2c <TIM_OC2_SetConfig+0xf0>)
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	d00b      	beq.n	800dcda <TIM_OC2_SetConfig+0x9e>
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	4a1a      	ldr	r2, [pc, #104]	; (800dd30 <TIM_OC2_SetConfig+0xf4>)
 800dcc6:	4293      	cmp	r3, r2
 800dcc8:	d007      	beq.n	800dcda <TIM_OC2_SetConfig+0x9e>
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	4a19      	ldr	r2, [pc, #100]	; (800dd34 <TIM_OC2_SetConfig+0xf8>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d003      	beq.n	800dcda <TIM_OC2_SetConfig+0x9e>
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	4a18      	ldr	r2, [pc, #96]	; (800dd38 <TIM_OC2_SetConfig+0xfc>)
 800dcd6:	4293      	cmp	r3, r2
 800dcd8:	d113      	bne.n	800dd02 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dcda:	693b      	ldr	r3, [r7, #16]
 800dcdc:	4a17      	ldr	r2, [pc, #92]	; (800dd3c <TIM_OC2_SetConfig+0x100>)
 800dcde:	4013      	ands	r3, r2
 800dce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dce2:	693b      	ldr	r3, [r7, #16]
 800dce4:	4a16      	ldr	r2, [pc, #88]	; (800dd40 <TIM_OC2_SetConfig+0x104>)
 800dce6:	4013      	ands	r3, r2
 800dce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	695b      	ldr	r3, [r3, #20]
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	693a      	ldr	r2, [r7, #16]
 800dcf2:	4313      	orrs	r3, r2
 800dcf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	699b      	ldr	r3, [r3, #24]
 800dcfa:	009b      	lsls	r3, r3, #2
 800dcfc:	693a      	ldr	r2, [r7, #16]
 800dcfe:	4313      	orrs	r3, r2
 800dd00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	693a      	ldr	r2, [r7, #16]
 800dd06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	68fa      	ldr	r2, [r7, #12]
 800dd0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dd0e:	683b      	ldr	r3, [r7, #0]
 800dd10:	685a      	ldr	r2, [r3, #4]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	697a      	ldr	r2, [r7, #20]
 800dd1a:	621a      	str	r2, [r3, #32]
}
 800dd1c:	46c0      	nop			; (mov r8, r8)
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	b006      	add	sp, #24
 800dd22:	bd80      	pop	{r7, pc}
 800dd24:	feff8fff 	.word	0xfeff8fff
 800dd28:	fffffcff 	.word	0xfffffcff
 800dd2c:	40012c00 	.word	0x40012c00
 800dd30:	40014000 	.word	0x40014000
 800dd34:	40014400 	.word	0x40014400
 800dd38:	40014800 	.word	0x40014800
 800dd3c:	fffffbff 	.word	0xfffffbff
 800dd40:	fffff7ff 	.word	0xfffff7ff

0800dd44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b086      	sub	sp, #24
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	6a1b      	ldr	r3, [r3, #32]
 800dd52:	4a35      	ldr	r2, [pc, #212]	; (800de28 <TIM_OC3_SetConfig+0xe4>)
 800dd54:	401a      	ands	r2, r3
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	685b      	ldr	r3, [r3, #4]
 800dd64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	69db      	ldr	r3, [r3, #28]
 800dd6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	4a2f      	ldr	r2, [pc, #188]	; (800de2c <TIM_OC3_SetConfig+0xe8>)
 800dd70:	4013      	ands	r3, r2
 800dd72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	2203      	movs	r2, #3
 800dd78:	4393      	bics	r3, r2
 800dd7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	68fa      	ldr	r2, [r7, #12]
 800dd82:	4313      	orrs	r3, r2
 800dd84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	4a29      	ldr	r2, [pc, #164]	; (800de30 <TIM_OC3_SetConfig+0xec>)
 800dd8a:	4013      	ands	r3, r2
 800dd8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	689b      	ldr	r3, [r3, #8]
 800dd92:	021b      	lsls	r3, r3, #8
 800dd94:	697a      	ldr	r2, [r7, #20]
 800dd96:	4313      	orrs	r3, r2
 800dd98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	4a25      	ldr	r2, [pc, #148]	; (800de34 <TIM_OC3_SetConfig+0xf0>)
 800dd9e:	4293      	cmp	r3, r2
 800dda0:	d10d      	bne.n	800ddbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dda2:	697b      	ldr	r3, [r7, #20]
 800dda4:	4a24      	ldr	r2, [pc, #144]	; (800de38 <TIM_OC3_SetConfig+0xf4>)
 800dda6:	4013      	ands	r3, r2
 800dda8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	68db      	ldr	r3, [r3, #12]
 800ddae:	021b      	lsls	r3, r3, #8
 800ddb0:	697a      	ldr	r2, [r7, #20]
 800ddb2:	4313      	orrs	r3, r2
 800ddb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	4a20      	ldr	r2, [pc, #128]	; (800de3c <TIM_OC3_SetConfig+0xf8>)
 800ddba:	4013      	ands	r3, r2
 800ddbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	4a1c      	ldr	r2, [pc, #112]	; (800de34 <TIM_OC3_SetConfig+0xf0>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d00b      	beq.n	800ddde <TIM_OC3_SetConfig+0x9a>
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	4a1d      	ldr	r2, [pc, #116]	; (800de40 <TIM_OC3_SetConfig+0xfc>)
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	d007      	beq.n	800ddde <TIM_OC3_SetConfig+0x9a>
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	4a1c      	ldr	r2, [pc, #112]	; (800de44 <TIM_OC3_SetConfig+0x100>)
 800ddd2:	4293      	cmp	r3, r2
 800ddd4:	d003      	beq.n	800ddde <TIM_OC3_SetConfig+0x9a>
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	4a1b      	ldr	r2, [pc, #108]	; (800de48 <TIM_OC3_SetConfig+0x104>)
 800ddda:	4293      	cmp	r3, r2
 800dddc:	d113      	bne.n	800de06 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ddde:	693b      	ldr	r3, [r7, #16]
 800dde0:	4a1a      	ldr	r2, [pc, #104]	; (800de4c <TIM_OC3_SetConfig+0x108>)
 800dde2:	4013      	ands	r3, r2
 800dde4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	4a19      	ldr	r2, [pc, #100]	; (800de50 <TIM_OC3_SetConfig+0x10c>)
 800ddea:	4013      	ands	r3, r2
 800ddec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ddee:	683b      	ldr	r3, [r7, #0]
 800ddf0:	695b      	ldr	r3, [r3, #20]
 800ddf2:	011b      	lsls	r3, r3, #4
 800ddf4:	693a      	ldr	r2, [r7, #16]
 800ddf6:	4313      	orrs	r3, r2
 800ddf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	699b      	ldr	r3, [r3, #24]
 800ddfe:	011b      	lsls	r3, r3, #4
 800de00:	693a      	ldr	r2, [r7, #16]
 800de02:	4313      	orrs	r3, r2
 800de04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	693a      	ldr	r2, [r7, #16]
 800de0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	68fa      	ldr	r2, [r7, #12]
 800de10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	685a      	ldr	r2, [r3, #4]
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	697a      	ldr	r2, [r7, #20]
 800de1e:	621a      	str	r2, [r3, #32]
}
 800de20:	46c0      	nop			; (mov r8, r8)
 800de22:	46bd      	mov	sp, r7
 800de24:	b006      	add	sp, #24
 800de26:	bd80      	pop	{r7, pc}
 800de28:	fffffeff 	.word	0xfffffeff
 800de2c:	fffeff8f 	.word	0xfffeff8f
 800de30:	fffffdff 	.word	0xfffffdff
 800de34:	40012c00 	.word	0x40012c00
 800de38:	fffff7ff 	.word	0xfffff7ff
 800de3c:	fffffbff 	.word	0xfffffbff
 800de40:	40014000 	.word	0x40014000
 800de44:	40014400 	.word	0x40014400
 800de48:	40014800 	.word	0x40014800
 800de4c:	ffffefff 	.word	0xffffefff
 800de50:	ffffdfff 	.word	0xffffdfff

0800de54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b086      	sub	sp, #24
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6a1b      	ldr	r3, [r3, #32]
 800de62:	4a28      	ldr	r2, [pc, #160]	; (800df04 <TIM_OC4_SetConfig+0xb0>)
 800de64:	401a      	ands	r2, r3
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6a1b      	ldr	r3, [r3, #32]
 800de6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	685b      	ldr	r3, [r3, #4]
 800de74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	69db      	ldr	r3, [r3, #28]
 800de7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	4a22      	ldr	r2, [pc, #136]	; (800df08 <TIM_OC4_SetConfig+0xb4>)
 800de80:	4013      	ands	r3, r2
 800de82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	4a21      	ldr	r2, [pc, #132]	; (800df0c <TIM_OC4_SetConfig+0xb8>)
 800de88:	4013      	ands	r3, r2
 800de8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	021b      	lsls	r3, r3, #8
 800de92:	68fa      	ldr	r2, [r7, #12]
 800de94:	4313      	orrs	r3, r2
 800de96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de98:	693b      	ldr	r3, [r7, #16]
 800de9a:	4a1d      	ldr	r2, [pc, #116]	; (800df10 <TIM_OC4_SetConfig+0xbc>)
 800de9c:	4013      	ands	r3, r2
 800de9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	689b      	ldr	r3, [r3, #8]
 800dea4:	031b      	lsls	r3, r3, #12
 800dea6:	693a      	ldr	r2, [r7, #16]
 800dea8:	4313      	orrs	r3, r2
 800deaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	4a19      	ldr	r2, [pc, #100]	; (800df14 <TIM_OC4_SetConfig+0xc0>)
 800deb0:	4293      	cmp	r3, r2
 800deb2:	d00b      	beq.n	800decc <TIM_OC4_SetConfig+0x78>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	4a18      	ldr	r2, [pc, #96]	; (800df18 <TIM_OC4_SetConfig+0xc4>)
 800deb8:	4293      	cmp	r3, r2
 800deba:	d007      	beq.n	800decc <TIM_OC4_SetConfig+0x78>
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	4a17      	ldr	r2, [pc, #92]	; (800df1c <TIM_OC4_SetConfig+0xc8>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d003      	beq.n	800decc <TIM_OC4_SetConfig+0x78>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	4a16      	ldr	r2, [pc, #88]	; (800df20 <TIM_OC4_SetConfig+0xcc>)
 800dec8:	4293      	cmp	r3, r2
 800deca:	d109      	bne.n	800dee0 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800decc:	697b      	ldr	r3, [r7, #20]
 800dece:	4a15      	ldr	r2, [pc, #84]	; (800df24 <TIM_OC4_SetConfig+0xd0>)
 800ded0:	4013      	ands	r3, r2
 800ded2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	695b      	ldr	r3, [r3, #20]
 800ded8:	019b      	lsls	r3, r3, #6
 800deda:	697a      	ldr	r2, [r7, #20]
 800dedc:	4313      	orrs	r3, r2
 800dede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	697a      	ldr	r2, [r7, #20]
 800dee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	68fa      	ldr	r2, [r7, #12]
 800deea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800deec:	683b      	ldr	r3, [r7, #0]
 800deee:	685a      	ldr	r2, [r3, #4]
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	693a      	ldr	r2, [r7, #16]
 800def8:	621a      	str	r2, [r3, #32]
}
 800defa:	46c0      	nop			; (mov r8, r8)
 800defc:	46bd      	mov	sp, r7
 800defe:	b006      	add	sp, #24
 800df00:	bd80      	pop	{r7, pc}
 800df02:	46c0      	nop			; (mov r8, r8)
 800df04:	ffffefff 	.word	0xffffefff
 800df08:	feff8fff 	.word	0xfeff8fff
 800df0c:	fffffcff 	.word	0xfffffcff
 800df10:	ffffdfff 	.word	0xffffdfff
 800df14:	40012c00 	.word	0x40012c00
 800df18:	40014000 	.word	0x40014000
 800df1c:	40014400 	.word	0x40014400
 800df20:	40014800 	.word	0x40014800
 800df24:	ffffbfff 	.word	0xffffbfff

0800df28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b086      	sub	sp, #24
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
 800df30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6a1b      	ldr	r3, [r3, #32]
 800df36:	4a25      	ldr	r2, [pc, #148]	; (800dfcc <TIM_OC5_SetConfig+0xa4>)
 800df38:	401a      	ands	r2, r3
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	6a1b      	ldr	r3, [r3, #32]
 800df42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	685b      	ldr	r3, [r3, #4]
 800df48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	4a1f      	ldr	r2, [pc, #124]	; (800dfd0 <TIM_OC5_SetConfig+0xa8>)
 800df54:	4013      	ands	r3, r2
 800df56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	68fa      	ldr	r2, [r7, #12]
 800df5e:	4313      	orrs	r3, r2
 800df60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800df62:	693b      	ldr	r3, [r7, #16]
 800df64:	4a1b      	ldr	r2, [pc, #108]	; (800dfd4 <TIM_OC5_SetConfig+0xac>)
 800df66:	4013      	ands	r3, r2
 800df68:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	689b      	ldr	r3, [r3, #8]
 800df6e:	041b      	lsls	r3, r3, #16
 800df70:	693a      	ldr	r2, [r7, #16]
 800df72:	4313      	orrs	r3, r2
 800df74:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	4a17      	ldr	r2, [pc, #92]	; (800dfd8 <TIM_OC5_SetConfig+0xb0>)
 800df7a:	4293      	cmp	r3, r2
 800df7c:	d00b      	beq.n	800df96 <TIM_OC5_SetConfig+0x6e>
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	4a16      	ldr	r2, [pc, #88]	; (800dfdc <TIM_OC5_SetConfig+0xb4>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d007      	beq.n	800df96 <TIM_OC5_SetConfig+0x6e>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	4a15      	ldr	r2, [pc, #84]	; (800dfe0 <TIM_OC5_SetConfig+0xb8>)
 800df8a:	4293      	cmp	r3, r2
 800df8c:	d003      	beq.n	800df96 <TIM_OC5_SetConfig+0x6e>
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4a14      	ldr	r2, [pc, #80]	; (800dfe4 <TIM_OC5_SetConfig+0xbc>)
 800df92:	4293      	cmp	r3, r2
 800df94:	d109      	bne.n	800dfaa <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df96:	697b      	ldr	r3, [r7, #20]
 800df98:	4a0c      	ldr	r2, [pc, #48]	; (800dfcc <TIM_OC5_SetConfig+0xa4>)
 800df9a:	4013      	ands	r3, r2
 800df9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df9e:	683b      	ldr	r3, [r7, #0]
 800dfa0:	695b      	ldr	r3, [r3, #20]
 800dfa2:	021b      	lsls	r3, r3, #8
 800dfa4:	697a      	ldr	r2, [r7, #20]
 800dfa6:	4313      	orrs	r3, r2
 800dfa8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	697a      	ldr	r2, [r7, #20]
 800dfae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	68fa      	ldr	r2, [r7, #12]
 800dfb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	685a      	ldr	r2, [r3, #4]
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	693a      	ldr	r2, [r7, #16]
 800dfc2:	621a      	str	r2, [r3, #32]
}
 800dfc4:	46c0      	nop			; (mov r8, r8)
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	b006      	add	sp, #24
 800dfca:	bd80      	pop	{r7, pc}
 800dfcc:	fffeffff 	.word	0xfffeffff
 800dfd0:	fffeff8f 	.word	0xfffeff8f
 800dfd4:	fffdffff 	.word	0xfffdffff
 800dfd8:	40012c00 	.word	0x40012c00
 800dfdc:	40014000 	.word	0x40014000
 800dfe0:	40014400 	.word	0x40014400
 800dfe4:	40014800 	.word	0x40014800

0800dfe8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b086      	sub	sp, #24
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
 800dff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6a1b      	ldr	r3, [r3, #32]
 800dff6:	4a26      	ldr	r2, [pc, #152]	; (800e090 <TIM_OC6_SetConfig+0xa8>)
 800dff8:	401a      	ands	r2, r3
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	6a1b      	ldr	r3, [r3, #32]
 800e002:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	685b      	ldr	r3, [r3, #4]
 800e008:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e00e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	4a20      	ldr	r2, [pc, #128]	; (800e094 <TIM_OC6_SetConfig+0xac>)
 800e014:	4013      	ands	r3, r2
 800e016:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	021b      	lsls	r3, r3, #8
 800e01e:	68fa      	ldr	r2, [r7, #12]
 800e020:	4313      	orrs	r3, r2
 800e022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e024:	693b      	ldr	r3, [r7, #16]
 800e026:	4a1c      	ldr	r2, [pc, #112]	; (800e098 <TIM_OC6_SetConfig+0xb0>)
 800e028:	4013      	ands	r3, r2
 800e02a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	689b      	ldr	r3, [r3, #8]
 800e030:	051b      	lsls	r3, r3, #20
 800e032:	693a      	ldr	r2, [r7, #16]
 800e034:	4313      	orrs	r3, r2
 800e036:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	4a18      	ldr	r2, [pc, #96]	; (800e09c <TIM_OC6_SetConfig+0xb4>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d00b      	beq.n	800e058 <TIM_OC6_SetConfig+0x70>
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	4a17      	ldr	r2, [pc, #92]	; (800e0a0 <TIM_OC6_SetConfig+0xb8>)
 800e044:	4293      	cmp	r3, r2
 800e046:	d007      	beq.n	800e058 <TIM_OC6_SetConfig+0x70>
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	4a16      	ldr	r2, [pc, #88]	; (800e0a4 <TIM_OC6_SetConfig+0xbc>)
 800e04c:	4293      	cmp	r3, r2
 800e04e:	d003      	beq.n	800e058 <TIM_OC6_SetConfig+0x70>
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	4a15      	ldr	r2, [pc, #84]	; (800e0a8 <TIM_OC6_SetConfig+0xc0>)
 800e054:	4293      	cmp	r3, r2
 800e056:	d109      	bne.n	800e06c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e058:	697b      	ldr	r3, [r7, #20]
 800e05a:	4a14      	ldr	r2, [pc, #80]	; (800e0ac <TIM_OC6_SetConfig+0xc4>)
 800e05c:	4013      	ands	r3, r2
 800e05e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	695b      	ldr	r3, [r3, #20]
 800e064:	029b      	lsls	r3, r3, #10
 800e066:	697a      	ldr	r2, [r7, #20]
 800e068:	4313      	orrs	r3, r2
 800e06a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	697a      	ldr	r2, [r7, #20]
 800e070:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	68fa      	ldr	r2, [r7, #12]
 800e076:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	685a      	ldr	r2, [r3, #4]
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	693a      	ldr	r2, [r7, #16]
 800e084:	621a      	str	r2, [r3, #32]
}
 800e086:	46c0      	nop			; (mov r8, r8)
 800e088:	46bd      	mov	sp, r7
 800e08a:	b006      	add	sp, #24
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	46c0      	nop			; (mov r8, r8)
 800e090:	ffefffff 	.word	0xffefffff
 800e094:	feff8fff 	.word	0xfeff8fff
 800e098:	ffdfffff 	.word	0xffdfffff
 800e09c:	40012c00 	.word	0x40012c00
 800e0a0:	40014000 	.word	0x40014000
 800e0a4:	40014400 	.word	0x40014400
 800e0a8:	40014800 	.word	0x40014800
 800e0ac:	fffbffff 	.word	0xfffbffff

0800e0b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e0b0:	b580      	push	{r7, lr}
 800e0b2:	b086      	sub	sp, #24
 800e0b4:	af00      	add	r7, sp, #0
 800e0b6:	60f8      	str	r0, [r7, #12]
 800e0b8:	60b9      	str	r1, [r7, #8]
 800e0ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	221f      	movs	r2, #31
 800e0c0:	4013      	ands	r3, r2
 800e0c2:	2201      	movs	r2, #1
 800e0c4:	409a      	lsls	r2, r3
 800e0c6:	0013      	movs	r3, r2
 800e0c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	6a1b      	ldr	r3, [r3, #32]
 800e0ce:	697a      	ldr	r2, [r7, #20]
 800e0d0:	43d2      	mvns	r2, r2
 800e0d2:	401a      	ands	r2, r3
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	6a1a      	ldr	r2, [r3, #32]
 800e0dc:	68bb      	ldr	r3, [r7, #8]
 800e0de:	211f      	movs	r1, #31
 800e0e0:	400b      	ands	r3, r1
 800e0e2:	6879      	ldr	r1, [r7, #4]
 800e0e4:	4099      	lsls	r1, r3
 800e0e6:	000b      	movs	r3, r1
 800e0e8:	431a      	orrs	r2, r3
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	621a      	str	r2, [r3, #32]
}
 800e0ee:	46c0      	nop			; (mov r8, r8)
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	b006      	add	sp, #24
 800e0f4:	bd80      	pop	{r7, pc}
	...

0800e0f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b084      	sub	sp, #16
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e102:	2300      	movs	r3, #0
 800e104:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	223c      	movs	r2, #60	; 0x3c
 800e10a:	5c9b      	ldrb	r3, [r3, r2]
 800e10c:	2b01      	cmp	r3, #1
 800e10e:	d101      	bne.n	800e114 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e110:	2302      	movs	r3, #2
 800e112:	e079      	b.n	800e208 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	223c      	movs	r2, #60	; 0x3c
 800e118:	2101      	movs	r1, #1
 800e11a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	22ff      	movs	r2, #255	; 0xff
 800e120:	4393      	bics	r3, r2
 800e122:	001a      	movs	r2, r3
 800e124:	683b      	ldr	r3, [r7, #0]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	4313      	orrs	r3, r2
 800e12a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	4a38      	ldr	r2, [pc, #224]	; (800e210 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800e130:	401a      	ands	r2, r3
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	689b      	ldr	r3, [r3, #8]
 800e136:	4313      	orrs	r3, r2
 800e138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	4a35      	ldr	r2, [pc, #212]	; (800e214 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800e13e:	401a      	ands	r2, r3
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	685b      	ldr	r3, [r3, #4]
 800e144:	4313      	orrs	r3, r2
 800e146:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	4a33      	ldr	r2, [pc, #204]	; (800e218 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800e14c:	401a      	ands	r2, r3
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	4313      	orrs	r3, r2
 800e154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	4a30      	ldr	r2, [pc, #192]	; (800e21c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800e15a:	401a      	ands	r2, r3
 800e15c:	683b      	ldr	r3, [r7, #0]
 800e15e:	691b      	ldr	r3, [r3, #16]
 800e160:	4313      	orrs	r3, r2
 800e162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	4a2e      	ldr	r2, [pc, #184]	; (800e220 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800e168:	401a      	ands	r2, r3
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	695b      	ldr	r3, [r3, #20]
 800e16e:	4313      	orrs	r3, r2
 800e170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	4a2b      	ldr	r2, [pc, #172]	; (800e224 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800e176:	401a      	ands	r2, r3
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e17c:	4313      	orrs	r3, r2
 800e17e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	4a29      	ldr	r2, [pc, #164]	; (800e228 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800e184:	401a      	ands	r2, r3
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	699b      	ldr	r3, [r3, #24]
 800e18a:	041b      	lsls	r3, r3, #16
 800e18c:	4313      	orrs	r3, r2
 800e18e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	4a25      	ldr	r2, [pc, #148]	; (800e22c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800e196:	4293      	cmp	r3, r2
 800e198:	d106      	bne.n	800e1a8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	4a24      	ldr	r2, [pc, #144]	; (800e230 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800e19e:	401a      	ands	r2, r3
 800e1a0:	683b      	ldr	r3, [r7, #0]
 800e1a2:	69db      	ldr	r3, [r3, #28]
 800e1a4:	4313      	orrs	r3, r2
 800e1a6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4a1f      	ldr	r2, [pc, #124]	; (800e22c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d121      	bne.n	800e1f6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	4a1f      	ldr	r2, [pc, #124]	; (800e234 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800e1b6:	401a      	ands	r2, r3
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1bc:	051b      	lsls	r3, r3, #20
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	4a1c      	ldr	r2, [pc, #112]	; (800e238 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800e1c6:	401a      	ands	r2, r3
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	6a1b      	ldr	r3, [r3, #32]
 800e1cc:	4313      	orrs	r3, r2
 800e1ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	4a1a      	ldr	r2, [pc, #104]	; (800e23c <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800e1d4:	401a      	ands	r2, r3
 800e1d6:	683b      	ldr	r3, [r7, #0]
 800e1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1da:	4313      	orrs	r3, r2
 800e1dc:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	4a12      	ldr	r2, [pc, #72]	; (800e22c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d106      	bne.n	800e1f6 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	4a15      	ldr	r2, [pc, #84]	; (800e240 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 800e1ec:	401a      	ands	r2, r3
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	68fa      	ldr	r2, [r7, #12]
 800e1fc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	223c      	movs	r2, #60	; 0x3c
 800e202:	2100      	movs	r1, #0
 800e204:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800e206:	2300      	movs	r3, #0
}
 800e208:	0018      	movs	r0, r3
 800e20a:	46bd      	mov	sp, r7
 800e20c:	b004      	add	sp, #16
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	fffffcff 	.word	0xfffffcff
 800e214:	fffffbff 	.word	0xfffffbff
 800e218:	fffff7ff 	.word	0xfffff7ff
 800e21c:	ffffefff 	.word	0xffffefff
 800e220:	ffffdfff 	.word	0xffffdfff
 800e224:	ffffbfff 	.word	0xffffbfff
 800e228:	fff0ffff 	.word	0xfff0ffff
 800e22c:	40012c00 	.word	0x40012c00
 800e230:	efffffff 	.word	0xefffffff
 800e234:	ff0fffff 	.word	0xff0fffff
 800e238:	feffffff 	.word	0xfeffffff
 800e23c:	fdffffff 	.word	0xfdffffff
 800e240:	dfffffff 	.word	0xdfffffff

0800e244 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b082      	sub	sp, #8
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e24c:	46c0      	nop			; (mov r8, r8)
 800e24e:	46bd      	mov	sp, r7
 800e250:	b002      	add	sp, #8
 800e252:	bd80      	pop	{r7, pc}

0800e254 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e25c:	46c0      	nop			; (mov r8, r8)
 800e25e:	46bd      	mov	sp, r7
 800e260:	b002      	add	sp, #8
 800e262:	bd80      	pop	{r7, pc}

0800e264 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b082      	sub	sp, #8
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e26c:	46c0      	nop			; (mov r8, r8)
 800e26e:	46bd      	mov	sp, r7
 800e270:	b002      	add	sp, #8
 800e272:	bd80      	pop	{r7, pc}

0800e274 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d101      	bne.n	800e286 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e282:	2301      	movs	r3, #1
 800e284:	e046      	b.n	800e314 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2284      	movs	r2, #132	; 0x84
 800e28a:	589b      	ldr	r3, [r3, r2]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d107      	bne.n	800e2a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2280      	movs	r2, #128	; 0x80
 800e294:	2100      	movs	r1, #0
 800e296:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	0018      	movs	r0, r3
 800e29c:	f7fc fa9a 	bl	800a7d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2284      	movs	r2, #132	; 0x84
 800e2a4:	2124      	movs	r1, #36	; 0x24
 800e2a6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	681a      	ldr	r2, [r3, #0]
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	2101      	movs	r1, #1
 800e2b4:	438a      	bics	r2, r1
 800e2b6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	0018      	movs	r0, r3
 800e2bc:	f000 f830 	bl	800e320 <UART_SetConfig>
 800e2c0:	0003      	movs	r3, r0
 800e2c2:	2b01      	cmp	r3, #1
 800e2c4:	d101      	bne.n	800e2ca <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800e2c6:	2301      	movs	r3, #1
 800e2c8:	e024      	b.n	800e314 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d003      	beq.n	800e2da <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	0018      	movs	r0, r3
 800e2d6:	f000 fba9 	bl	800ea2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	685a      	ldr	r2, [r3, #4]
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	490d      	ldr	r1, [pc, #52]	; (800e31c <HAL_UART_Init+0xa8>)
 800e2e6:	400a      	ands	r2, r1
 800e2e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	689a      	ldr	r2, [r3, #8]
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	212a      	movs	r1, #42	; 0x2a
 800e2f6:	438a      	bics	r2, r1
 800e2f8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	681a      	ldr	r2, [r3, #0]
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	2101      	movs	r1, #1
 800e306:	430a      	orrs	r2, r1
 800e308:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	0018      	movs	r0, r3
 800e30e:	f000 fc41 	bl	800eb94 <UART_CheckIdleState>
 800e312:	0003      	movs	r3, r0
}
 800e314:	0018      	movs	r0, r3
 800e316:	46bd      	mov	sp, r7
 800e318:	b002      	add	sp, #8
 800e31a:	bd80      	pop	{r7, pc}
 800e31c:	ffffb7ff 	.word	0xffffb7ff

0800e320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e320:	b5b0      	push	{r4, r5, r7, lr}
 800e322:	b090      	sub	sp, #64	; 0x40
 800e324:	af00      	add	r7, sp, #0
 800e326:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e328:	231a      	movs	r3, #26
 800e32a:	2220      	movs	r2, #32
 800e32c:	4694      	mov	ip, r2
 800e32e:	44bc      	add	ip, r7
 800e330:	4463      	add	r3, ip
 800e332:	2200      	movs	r2, #0
 800e334:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e338:	689a      	ldr	r2, [r3, #8]
 800e33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e33c:	691b      	ldr	r3, [r3, #16]
 800e33e:	431a      	orrs	r2, r3
 800e340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e342:	695b      	ldr	r3, [r3, #20]
 800e344:	431a      	orrs	r2, r3
 800e346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e348:	69db      	ldr	r3, [r3, #28]
 800e34a:	4313      	orrs	r3, r2
 800e34c:	63fb      	str	r3, [r7, #60]	; 0x3c
  tmpreg |= (uint32_t)huart->FifoMode;
 800e34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e352:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e354:	4313      	orrs	r3, r2
 800e356:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4ac2      	ldr	r2, [pc, #776]	; (800e668 <UART_SetConfig+0x348>)
 800e360:	4013      	ands	r3, r2
 800e362:	0019      	movs	r1, r3
 800e364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e366:	681a      	ldr	r2, [r3, #0]
 800e368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e36a:	430b      	orrs	r3, r1
 800e36c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e36e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	4abd      	ldr	r2, [pc, #756]	; (800e66c <UART_SetConfig+0x34c>)
 800e376:	4013      	ands	r3, r2
 800e378:	0018      	movs	r0, r3
 800e37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e37c:	68d9      	ldr	r1, [r3, #12]
 800e37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	0003      	movs	r3, r0
 800e384:	430b      	orrs	r3, r1
 800e386:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e38a:	699b      	ldr	r3, [r3, #24]
 800e38c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	4ab7      	ldr	r2, [pc, #732]	; (800e670 <UART_SetConfig+0x350>)
 800e394:	4293      	cmp	r3, r2
 800e396:	d009      	beq.n	800e3ac <UART_SetConfig+0x8c>
 800e398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	4ab5      	ldr	r2, [pc, #724]	; (800e674 <UART_SetConfig+0x354>)
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d004      	beq.n	800e3ac <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a4:	6a1b      	ldr	r3, [r3, #32]
 800e3a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e3a8:	4313      	orrs	r3, r2
 800e3aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e3ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	689b      	ldr	r3, [r3, #8]
 800e3b2:	4ab1      	ldr	r2, [pc, #708]	; (800e678 <UART_SetConfig+0x358>)
 800e3b4:	4013      	ands	r3, r2
 800e3b6:	0019      	movs	r1, r3
 800e3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3ba:	681a      	ldr	r2, [r3, #0]
 800e3bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e3be:	430b      	orrs	r3, r1
 800e3c0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e3c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3c8:	220f      	movs	r2, #15
 800e3ca:	4393      	bics	r3, r2
 800e3cc:	0018      	movs	r0, r3
 800e3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800e3d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3d4:	681a      	ldr	r2, [r3, #0]
 800e3d6:	0003      	movs	r3, r0
 800e3d8:	430b      	orrs	r3, r1
 800e3da:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e3dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	4aa6      	ldr	r2, [pc, #664]	; (800e67c <UART_SetConfig+0x35c>)
 800e3e2:	4293      	cmp	r3, r2
 800e3e4:	d136      	bne.n	800e454 <UART_SetConfig+0x134>
 800e3e6:	4ba6      	ldr	r3, [pc, #664]	; (800e680 <UART_SetConfig+0x360>)
 800e3e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3ea:	2203      	movs	r2, #3
 800e3ec:	4013      	ands	r3, r2
 800e3ee:	2b03      	cmp	r3, #3
 800e3f0:	d020      	beq.n	800e434 <UART_SetConfig+0x114>
 800e3f2:	d827      	bhi.n	800e444 <UART_SetConfig+0x124>
 800e3f4:	2b02      	cmp	r3, #2
 800e3f6:	d00d      	beq.n	800e414 <UART_SetConfig+0xf4>
 800e3f8:	d824      	bhi.n	800e444 <UART_SetConfig+0x124>
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d002      	beq.n	800e404 <UART_SetConfig+0xe4>
 800e3fe:	2b01      	cmp	r3, #1
 800e400:	d010      	beq.n	800e424 <UART_SetConfig+0x104>
 800e402:	e01f      	b.n	800e444 <UART_SetConfig+0x124>
 800e404:	231b      	movs	r3, #27
 800e406:	2220      	movs	r2, #32
 800e408:	4694      	mov	ip, r2
 800e40a:	44bc      	add	ip, r7
 800e40c:	4463      	add	r3, ip
 800e40e:	2200      	movs	r2, #0
 800e410:	701a      	strb	r2, [r3, #0]
 800e412:	e170      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e414:	231b      	movs	r3, #27
 800e416:	2220      	movs	r2, #32
 800e418:	4694      	mov	ip, r2
 800e41a:	44bc      	add	ip, r7
 800e41c:	4463      	add	r3, ip
 800e41e:	2202      	movs	r2, #2
 800e420:	701a      	strb	r2, [r3, #0]
 800e422:	e168      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e424:	231b      	movs	r3, #27
 800e426:	2220      	movs	r2, #32
 800e428:	4694      	mov	ip, r2
 800e42a:	44bc      	add	ip, r7
 800e42c:	4463      	add	r3, ip
 800e42e:	2204      	movs	r2, #4
 800e430:	701a      	strb	r2, [r3, #0]
 800e432:	e160      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e434:	231b      	movs	r3, #27
 800e436:	2220      	movs	r2, #32
 800e438:	4694      	mov	ip, r2
 800e43a:	44bc      	add	ip, r7
 800e43c:	4463      	add	r3, ip
 800e43e:	2208      	movs	r2, #8
 800e440:	701a      	strb	r2, [r3, #0]
 800e442:	e158      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e444:	231b      	movs	r3, #27
 800e446:	2220      	movs	r2, #32
 800e448:	4694      	mov	ip, r2
 800e44a:	44bc      	add	ip, r7
 800e44c:	4463      	add	r3, ip
 800e44e:	2210      	movs	r2, #16
 800e450:	701a      	strb	r2, [r3, #0]
 800e452:	e150      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a8a      	ldr	r2, [pc, #552]	; (800e684 <UART_SetConfig+0x364>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d136      	bne.n	800e4cc <UART_SetConfig+0x1ac>
 800e45e:	4b88      	ldr	r3, [pc, #544]	; (800e680 <UART_SetConfig+0x360>)
 800e460:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e462:	220c      	movs	r2, #12
 800e464:	4013      	ands	r3, r2
 800e466:	2b0c      	cmp	r3, #12
 800e468:	d020      	beq.n	800e4ac <UART_SetConfig+0x18c>
 800e46a:	d827      	bhi.n	800e4bc <UART_SetConfig+0x19c>
 800e46c:	2b08      	cmp	r3, #8
 800e46e:	d00d      	beq.n	800e48c <UART_SetConfig+0x16c>
 800e470:	d824      	bhi.n	800e4bc <UART_SetConfig+0x19c>
 800e472:	2b00      	cmp	r3, #0
 800e474:	d002      	beq.n	800e47c <UART_SetConfig+0x15c>
 800e476:	2b04      	cmp	r3, #4
 800e478:	d010      	beq.n	800e49c <UART_SetConfig+0x17c>
 800e47a:	e01f      	b.n	800e4bc <UART_SetConfig+0x19c>
 800e47c:	231b      	movs	r3, #27
 800e47e:	2220      	movs	r2, #32
 800e480:	4694      	mov	ip, r2
 800e482:	44bc      	add	ip, r7
 800e484:	4463      	add	r3, ip
 800e486:	2200      	movs	r2, #0
 800e488:	701a      	strb	r2, [r3, #0]
 800e48a:	e134      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e48c:	231b      	movs	r3, #27
 800e48e:	2220      	movs	r2, #32
 800e490:	4694      	mov	ip, r2
 800e492:	44bc      	add	ip, r7
 800e494:	4463      	add	r3, ip
 800e496:	2202      	movs	r2, #2
 800e498:	701a      	strb	r2, [r3, #0]
 800e49a:	e12c      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e49c:	231b      	movs	r3, #27
 800e49e:	2220      	movs	r2, #32
 800e4a0:	4694      	mov	ip, r2
 800e4a2:	44bc      	add	ip, r7
 800e4a4:	4463      	add	r3, ip
 800e4a6:	2204      	movs	r2, #4
 800e4a8:	701a      	strb	r2, [r3, #0]
 800e4aa:	e124      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e4ac:	231b      	movs	r3, #27
 800e4ae:	2220      	movs	r2, #32
 800e4b0:	4694      	mov	ip, r2
 800e4b2:	44bc      	add	ip, r7
 800e4b4:	4463      	add	r3, ip
 800e4b6:	2208      	movs	r2, #8
 800e4b8:	701a      	strb	r2, [r3, #0]
 800e4ba:	e11c      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e4bc:	231b      	movs	r3, #27
 800e4be:	2220      	movs	r2, #32
 800e4c0:	4694      	mov	ip, r2
 800e4c2:	44bc      	add	ip, r7
 800e4c4:	4463      	add	r3, ip
 800e4c6:	2210      	movs	r2, #16
 800e4c8:	701a      	strb	r2, [r3, #0]
 800e4ca:	e114      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	4a6d      	ldr	r2, [pc, #436]	; (800e688 <UART_SetConfig+0x368>)
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d136      	bne.n	800e544 <UART_SetConfig+0x224>
 800e4d6:	4b6a      	ldr	r3, [pc, #424]	; (800e680 <UART_SetConfig+0x360>)
 800e4d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4da:	2230      	movs	r2, #48	; 0x30
 800e4dc:	4013      	ands	r3, r2
 800e4de:	2b30      	cmp	r3, #48	; 0x30
 800e4e0:	d020      	beq.n	800e524 <UART_SetConfig+0x204>
 800e4e2:	d827      	bhi.n	800e534 <UART_SetConfig+0x214>
 800e4e4:	2b20      	cmp	r3, #32
 800e4e6:	d00d      	beq.n	800e504 <UART_SetConfig+0x1e4>
 800e4e8:	d824      	bhi.n	800e534 <UART_SetConfig+0x214>
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d002      	beq.n	800e4f4 <UART_SetConfig+0x1d4>
 800e4ee:	2b10      	cmp	r3, #16
 800e4f0:	d010      	beq.n	800e514 <UART_SetConfig+0x1f4>
 800e4f2:	e01f      	b.n	800e534 <UART_SetConfig+0x214>
 800e4f4:	231b      	movs	r3, #27
 800e4f6:	2220      	movs	r2, #32
 800e4f8:	4694      	mov	ip, r2
 800e4fa:	44bc      	add	ip, r7
 800e4fc:	4463      	add	r3, ip
 800e4fe:	2200      	movs	r2, #0
 800e500:	701a      	strb	r2, [r3, #0]
 800e502:	e0f8      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e504:	231b      	movs	r3, #27
 800e506:	2220      	movs	r2, #32
 800e508:	4694      	mov	ip, r2
 800e50a:	44bc      	add	ip, r7
 800e50c:	4463      	add	r3, ip
 800e50e:	2202      	movs	r2, #2
 800e510:	701a      	strb	r2, [r3, #0]
 800e512:	e0f0      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e514:	231b      	movs	r3, #27
 800e516:	2220      	movs	r2, #32
 800e518:	4694      	mov	ip, r2
 800e51a:	44bc      	add	ip, r7
 800e51c:	4463      	add	r3, ip
 800e51e:	2204      	movs	r2, #4
 800e520:	701a      	strb	r2, [r3, #0]
 800e522:	e0e8      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e524:	231b      	movs	r3, #27
 800e526:	2220      	movs	r2, #32
 800e528:	4694      	mov	ip, r2
 800e52a:	44bc      	add	ip, r7
 800e52c:	4463      	add	r3, ip
 800e52e:	2208      	movs	r2, #8
 800e530:	701a      	strb	r2, [r3, #0]
 800e532:	e0e0      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e534:	231b      	movs	r3, #27
 800e536:	2220      	movs	r2, #32
 800e538:	4694      	mov	ip, r2
 800e53a:	44bc      	add	ip, r7
 800e53c:	4463      	add	r3, ip
 800e53e:	2210      	movs	r2, #16
 800e540:	701a      	strb	r2, [r3, #0]
 800e542:	e0d8      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4a50      	ldr	r2, [pc, #320]	; (800e68c <UART_SetConfig+0x36c>)
 800e54a:	4293      	cmp	r3, r2
 800e54c:	d107      	bne.n	800e55e <UART_SetConfig+0x23e>
 800e54e:	231b      	movs	r3, #27
 800e550:	2220      	movs	r2, #32
 800e552:	4694      	mov	ip, r2
 800e554:	44bc      	add	ip, r7
 800e556:	4463      	add	r3, ip
 800e558:	2200      	movs	r2, #0
 800e55a:	701a      	strb	r2, [r3, #0]
 800e55c:	e0cb      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e55e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	4a4b      	ldr	r2, [pc, #300]	; (800e690 <UART_SetConfig+0x370>)
 800e564:	4293      	cmp	r3, r2
 800e566:	d107      	bne.n	800e578 <UART_SetConfig+0x258>
 800e568:	231b      	movs	r3, #27
 800e56a:	2220      	movs	r2, #32
 800e56c:	4694      	mov	ip, r2
 800e56e:	44bc      	add	ip, r7
 800e570:	4463      	add	r3, ip
 800e572:	2200      	movs	r2, #0
 800e574:	701a      	strb	r2, [r3, #0]
 800e576:	e0be      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	4a45      	ldr	r2, [pc, #276]	; (800e694 <UART_SetConfig+0x374>)
 800e57e:	4293      	cmp	r3, r2
 800e580:	d107      	bne.n	800e592 <UART_SetConfig+0x272>
 800e582:	231b      	movs	r3, #27
 800e584:	2220      	movs	r2, #32
 800e586:	4694      	mov	ip, r2
 800e588:	44bc      	add	ip, r7
 800e58a:	4463      	add	r3, ip
 800e58c:	2200      	movs	r2, #0
 800e58e:	701a      	strb	r2, [r3, #0]
 800e590:	e0b1      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4a36      	ldr	r2, [pc, #216]	; (800e670 <UART_SetConfig+0x350>)
 800e598:	4293      	cmp	r3, r2
 800e59a:	d143      	bne.n	800e624 <UART_SetConfig+0x304>
 800e59c:	4b38      	ldr	r3, [pc, #224]	; (800e680 <UART_SetConfig+0x360>)
 800e59e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e5a0:	23c0      	movs	r3, #192	; 0xc0
 800e5a2:	011b      	lsls	r3, r3, #4
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	22c0      	movs	r2, #192	; 0xc0
 800e5a8:	0112      	lsls	r2, r2, #4
 800e5aa:	4293      	cmp	r3, r2
 800e5ac:	d02a      	beq.n	800e604 <UART_SetConfig+0x2e4>
 800e5ae:	22c0      	movs	r2, #192	; 0xc0
 800e5b0:	0112      	lsls	r2, r2, #4
 800e5b2:	4293      	cmp	r3, r2
 800e5b4:	d82e      	bhi.n	800e614 <UART_SetConfig+0x2f4>
 800e5b6:	2280      	movs	r2, #128	; 0x80
 800e5b8:	0112      	lsls	r2, r2, #4
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d012      	beq.n	800e5e4 <UART_SetConfig+0x2c4>
 800e5be:	2280      	movs	r2, #128	; 0x80
 800e5c0:	0112      	lsls	r2, r2, #4
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d826      	bhi.n	800e614 <UART_SetConfig+0x2f4>
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d004      	beq.n	800e5d4 <UART_SetConfig+0x2b4>
 800e5ca:	2280      	movs	r2, #128	; 0x80
 800e5cc:	00d2      	lsls	r2, r2, #3
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d010      	beq.n	800e5f4 <UART_SetConfig+0x2d4>
 800e5d2:	e01f      	b.n	800e614 <UART_SetConfig+0x2f4>
 800e5d4:	231b      	movs	r3, #27
 800e5d6:	2220      	movs	r2, #32
 800e5d8:	4694      	mov	ip, r2
 800e5da:	44bc      	add	ip, r7
 800e5dc:	4463      	add	r3, ip
 800e5de:	2200      	movs	r2, #0
 800e5e0:	701a      	strb	r2, [r3, #0]
 800e5e2:	e088      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e5e4:	231b      	movs	r3, #27
 800e5e6:	2220      	movs	r2, #32
 800e5e8:	4694      	mov	ip, r2
 800e5ea:	44bc      	add	ip, r7
 800e5ec:	4463      	add	r3, ip
 800e5ee:	2202      	movs	r2, #2
 800e5f0:	701a      	strb	r2, [r3, #0]
 800e5f2:	e080      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e5f4:	231b      	movs	r3, #27
 800e5f6:	2220      	movs	r2, #32
 800e5f8:	4694      	mov	ip, r2
 800e5fa:	44bc      	add	ip, r7
 800e5fc:	4463      	add	r3, ip
 800e5fe:	2204      	movs	r2, #4
 800e600:	701a      	strb	r2, [r3, #0]
 800e602:	e078      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e604:	231b      	movs	r3, #27
 800e606:	2220      	movs	r2, #32
 800e608:	4694      	mov	ip, r2
 800e60a:	44bc      	add	ip, r7
 800e60c:	4463      	add	r3, ip
 800e60e:	2208      	movs	r2, #8
 800e610:	701a      	strb	r2, [r3, #0]
 800e612:	e070      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e614:	231b      	movs	r3, #27
 800e616:	2220      	movs	r2, #32
 800e618:	4694      	mov	ip, r2
 800e61a:	44bc      	add	ip, r7
 800e61c:	4463      	add	r3, ip
 800e61e:	2210      	movs	r2, #16
 800e620:	701a      	strb	r2, [r3, #0]
 800e622:	e068      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	4a12      	ldr	r2, [pc, #72]	; (800e674 <UART_SetConfig+0x354>)
 800e62a:	4293      	cmp	r3, r2
 800e62c:	d15c      	bne.n	800e6e8 <UART_SetConfig+0x3c8>
 800e62e:	4b14      	ldr	r3, [pc, #80]	; (800e680 <UART_SetConfig+0x360>)
 800e630:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e632:	23c0      	movs	r3, #192	; 0xc0
 800e634:	009b      	lsls	r3, r3, #2
 800e636:	4013      	ands	r3, r2
 800e638:	22c0      	movs	r2, #192	; 0xc0
 800e63a:	0092      	lsls	r2, r2, #2
 800e63c:	4293      	cmp	r3, r2
 800e63e:	d043      	beq.n	800e6c8 <UART_SetConfig+0x3a8>
 800e640:	22c0      	movs	r2, #192	; 0xc0
 800e642:	0092      	lsls	r2, r2, #2
 800e644:	4293      	cmp	r3, r2
 800e646:	d847      	bhi.n	800e6d8 <UART_SetConfig+0x3b8>
 800e648:	2280      	movs	r2, #128	; 0x80
 800e64a:	0092      	lsls	r2, r2, #2
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d02b      	beq.n	800e6a8 <UART_SetConfig+0x388>
 800e650:	2280      	movs	r2, #128	; 0x80
 800e652:	0092      	lsls	r2, r2, #2
 800e654:	4293      	cmp	r3, r2
 800e656:	d83f      	bhi.n	800e6d8 <UART_SetConfig+0x3b8>
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d01d      	beq.n	800e698 <UART_SetConfig+0x378>
 800e65c:	2280      	movs	r2, #128	; 0x80
 800e65e:	0052      	lsls	r2, r2, #1
 800e660:	4293      	cmp	r3, r2
 800e662:	d029      	beq.n	800e6b8 <UART_SetConfig+0x398>
 800e664:	e038      	b.n	800e6d8 <UART_SetConfig+0x3b8>
 800e666:	46c0      	nop			; (mov r8, r8)
 800e668:	cfff69f3 	.word	0xcfff69f3
 800e66c:	ffffcfff 	.word	0xffffcfff
 800e670:	40008000 	.word	0x40008000
 800e674:	40008400 	.word	0x40008400
 800e678:	11fff4ff 	.word	0x11fff4ff
 800e67c:	40013800 	.word	0x40013800
 800e680:	40021000 	.word	0x40021000
 800e684:	40004400 	.word	0x40004400
 800e688:	40004800 	.word	0x40004800
 800e68c:	40004c00 	.word	0x40004c00
 800e690:	40005000 	.word	0x40005000
 800e694:	40013c00 	.word	0x40013c00
 800e698:	231b      	movs	r3, #27
 800e69a:	2220      	movs	r2, #32
 800e69c:	4694      	mov	ip, r2
 800e69e:	44bc      	add	ip, r7
 800e6a0:	4463      	add	r3, ip
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	701a      	strb	r2, [r3, #0]
 800e6a6:	e026      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e6a8:	231b      	movs	r3, #27
 800e6aa:	2220      	movs	r2, #32
 800e6ac:	4694      	mov	ip, r2
 800e6ae:	44bc      	add	ip, r7
 800e6b0:	4463      	add	r3, ip
 800e6b2:	2202      	movs	r2, #2
 800e6b4:	701a      	strb	r2, [r3, #0]
 800e6b6:	e01e      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e6b8:	231b      	movs	r3, #27
 800e6ba:	2220      	movs	r2, #32
 800e6bc:	4694      	mov	ip, r2
 800e6be:	44bc      	add	ip, r7
 800e6c0:	4463      	add	r3, ip
 800e6c2:	2204      	movs	r2, #4
 800e6c4:	701a      	strb	r2, [r3, #0]
 800e6c6:	e016      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e6c8:	231b      	movs	r3, #27
 800e6ca:	2220      	movs	r2, #32
 800e6cc:	4694      	mov	ip, r2
 800e6ce:	44bc      	add	ip, r7
 800e6d0:	4463      	add	r3, ip
 800e6d2:	2208      	movs	r2, #8
 800e6d4:	701a      	strb	r2, [r3, #0]
 800e6d6:	e00e      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e6d8:	231b      	movs	r3, #27
 800e6da:	2220      	movs	r2, #32
 800e6dc:	4694      	mov	ip, r2
 800e6de:	44bc      	add	ip, r7
 800e6e0:	4463      	add	r3, ip
 800e6e2:	2210      	movs	r2, #16
 800e6e4:	701a      	strb	r2, [r3, #0]
 800e6e6:	e006      	b.n	800e6f6 <UART_SetConfig+0x3d6>
 800e6e8:	231b      	movs	r3, #27
 800e6ea:	2220      	movs	r2, #32
 800e6ec:	4694      	mov	ip, r2
 800e6ee:	44bc      	add	ip, r7
 800e6f0:	4463      	add	r3, ip
 800e6f2:	2210      	movs	r2, #16
 800e6f4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	4ab8      	ldr	r2, [pc, #736]	; (800e9dc <UART_SetConfig+0x6bc>)
 800e6fc:	4293      	cmp	r3, r2
 800e6fe:	d005      	beq.n	800e70c <UART_SetConfig+0x3ec>
 800e700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	4ab6      	ldr	r2, [pc, #728]	; (800e9e0 <UART_SetConfig+0x6c0>)
 800e706:	4293      	cmp	r3, r2
 800e708:	d000      	beq.n	800e70c <UART_SetConfig+0x3ec>
 800e70a:	e097      	b.n	800e83c <UART_SetConfig+0x51c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e70c:	231b      	movs	r3, #27
 800e70e:	2220      	movs	r2, #32
 800e710:	4694      	mov	ip, r2
 800e712:	44bc      	add	ip, r7
 800e714:	4463      	add	r3, ip
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	2b08      	cmp	r3, #8
 800e71a:	d015      	beq.n	800e748 <UART_SetConfig+0x428>
 800e71c:	dc18      	bgt.n	800e750 <UART_SetConfig+0x430>
 800e71e:	2b04      	cmp	r3, #4
 800e720:	d00d      	beq.n	800e73e <UART_SetConfig+0x41e>
 800e722:	dc15      	bgt.n	800e750 <UART_SetConfig+0x430>
 800e724:	2b00      	cmp	r3, #0
 800e726:	d002      	beq.n	800e72e <UART_SetConfig+0x40e>
 800e728:	2b02      	cmp	r3, #2
 800e72a:	d005      	beq.n	800e738 <UART_SetConfig+0x418>
 800e72c:	e010      	b.n	800e750 <UART_SetConfig+0x430>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e72e:	f7fe f9e9 	bl	800cb04 <HAL_RCC_GetPCLK1Freq>
 800e732:	0003      	movs	r3, r0
 800e734:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e736:	e015      	b.n	800e764 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e738:	4baa      	ldr	r3, [pc, #680]	; (800e9e4 <UART_SetConfig+0x6c4>)
 800e73a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e73c:	e012      	b.n	800e764 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e73e:	f7fe f955 	bl	800c9ec <HAL_RCC_GetSysClockFreq>
 800e742:	0003      	movs	r3, r0
 800e744:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e746:	e00d      	b.n	800e764 <UART_SetConfig+0x444>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e748:	2380      	movs	r3, #128	; 0x80
 800e74a:	021b      	lsls	r3, r3, #8
 800e74c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e74e:	e009      	b.n	800e764 <UART_SetConfig+0x444>
      default:
        pclk = 0U;
 800e750:	2300      	movs	r3, #0
 800e752:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e754:	231a      	movs	r3, #26
 800e756:	2220      	movs	r2, #32
 800e758:	4694      	mov	ip, r2
 800e75a:	44bc      	add	ip, r7
 800e75c:	4463      	add	r3, ip
 800e75e:	2201      	movs	r2, #1
 800e760:	701a      	strb	r2, [r3, #0]
        break;
 800e762:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e766:	2b00      	cmp	r3, #0
 800e768:	d100      	bne.n	800e76c <UART_SetConfig+0x44c>
 800e76a:	e146      	b.n	800e9fa <UART_SetConfig+0x6da>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e76e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e770:	4b9d      	ldr	r3, [pc, #628]	; (800e9e8 <UART_SetConfig+0x6c8>)
 800e772:	0052      	lsls	r2, r2, #1
 800e774:	5ad3      	ldrh	r3, [r2, r3]
 800e776:	0019      	movs	r1, r3
 800e778:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e77a:	f7f1 fcd7 	bl	800012c <__udivsi3>
 800e77e:	0003      	movs	r3, r0
 800e780:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e784:	685a      	ldr	r2, [r3, #4]
 800e786:	0013      	movs	r3, r2
 800e788:	005b      	lsls	r3, r3, #1
 800e78a:	189b      	adds	r3, r3, r2
 800e78c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e78e:	429a      	cmp	r2, r3
 800e790:	d305      	bcc.n	800e79e <UART_SetConfig+0x47e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e794:	685b      	ldr	r3, [r3, #4]
 800e796:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e798:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e79a:	429a      	cmp	r2, r3
 800e79c:	d907      	bls.n	800e7ae <UART_SetConfig+0x48e>
      {
        ret = HAL_ERROR;
 800e79e:	231a      	movs	r3, #26
 800e7a0:	2220      	movs	r2, #32
 800e7a2:	4694      	mov	ip, r2
 800e7a4:	44bc      	add	ip, r7
 800e7a6:	4463      	add	r3, ip
 800e7a8:	2201      	movs	r2, #1
 800e7aa:	701a      	strb	r2, [r3, #0]
 800e7ac:	e045      	b.n	800e83a <UART_SetConfig+0x51a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e7ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7b0:	61bb      	str	r3, [r7, #24]
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	61fb      	str	r3, [r7, #28]
 800e7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e7ba:	4b8b      	ldr	r3, [pc, #556]	; (800e9e8 <UART_SetConfig+0x6c8>)
 800e7bc:	0052      	lsls	r2, r2, #1
 800e7be:	5ad3      	ldrh	r3, [r2, r3]
 800e7c0:	613b      	str	r3, [r7, #16]
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	617b      	str	r3, [r7, #20]
 800e7c6:	693a      	ldr	r2, [r7, #16]
 800e7c8:	697b      	ldr	r3, [r7, #20]
 800e7ca:	69b8      	ldr	r0, [r7, #24]
 800e7cc:	69f9      	ldr	r1, [r7, #28]
 800e7ce:	f7f1 fe23 	bl	8000418 <__aeabi_uldivmod>
 800e7d2:	0002      	movs	r2, r0
 800e7d4:	000b      	movs	r3, r1
 800e7d6:	0e11      	lsrs	r1, r2, #24
 800e7d8:	021d      	lsls	r5, r3, #8
 800e7da:	430d      	orrs	r5, r1
 800e7dc:	0214      	lsls	r4, r2, #8
 800e7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7e0:	685b      	ldr	r3, [r3, #4]
 800e7e2:	085b      	lsrs	r3, r3, #1
 800e7e4:	60bb      	str	r3, [r7, #8]
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	60fb      	str	r3, [r7, #12]
 800e7ea:	68b8      	ldr	r0, [r7, #8]
 800e7ec:	68f9      	ldr	r1, [r7, #12]
 800e7ee:	1900      	adds	r0, r0, r4
 800e7f0:	4169      	adcs	r1, r5
 800e7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7f4:	685b      	ldr	r3, [r3, #4]
 800e7f6:	603b      	str	r3, [r7, #0]
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	607b      	str	r3, [r7, #4]
 800e7fc:	683a      	ldr	r2, [r7, #0]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	f7f1 fe0a 	bl	8000418 <__aeabi_uldivmod>
 800e804:	0002      	movs	r2, r0
 800e806:	000b      	movs	r3, r1
 800e808:	0013      	movs	r3, r2
 800e80a:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e80c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e80e:	23c0      	movs	r3, #192	; 0xc0
 800e810:	009b      	lsls	r3, r3, #2
 800e812:	429a      	cmp	r2, r3
 800e814:	d309      	bcc.n	800e82a <UART_SetConfig+0x50a>
 800e816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e818:	2380      	movs	r3, #128	; 0x80
 800e81a:	035b      	lsls	r3, r3, #13
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d204      	bcs.n	800e82a <UART_SetConfig+0x50a>
        {
          huart->Instance->BRR = usartdiv;
 800e820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e826:	60da      	str	r2, [r3, #12]
 800e828:	e007      	b.n	800e83a <UART_SetConfig+0x51a>
        }
        else
        {
          ret = HAL_ERROR;
 800e82a:	231a      	movs	r3, #26
 800e82c:	2220      	movs	r2, #32
 800e82e:	4694      	mov	ip, r2
 800e830:	44bc      	add	ip, r7
 800e832:	4463      	add	r3, ip
 800e834:	2201      	movs	r2, #1
 800e836:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800e838:	e0df      	b.n	800e9fa <UART_SetConfig+0x6da>
 800e83a:	e0de      	b.n	800e9fa <UART_SetConfig+0x6da>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e83e:	69da      	ldr	r2, [r3, #28]
 800e840:	2380      	movs	r3, #128	; 0x80
 800e842:	021b      	lsls	r3, r3, #8
 800e844:	429a      	cmp	r2, r3
 800e846:	d000      	beq.n	800e84a <UART_SetConfig+0x52a>
 800e848:	e074      	b.n	800e934 <UART_SetConfig+0x614>
  {
    switch (clocksource)
 800e84a:	231b      	movs	r3, #27
 800e84c:	2220      	movs	r2, #32
 800e84e:	4694      	mov	ip, r2
 800e850:	44bc      	add	ip, r7
 800e852:	4463      	add	r3, ip
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	2b08      	cmp	r3, #8
 800e858:	d015      	beq.n	800e886 <UART_SetConfig+0x566>
 800e85a:	dc18      	bgt.n	800e88e <UART_SetConfig+0x56e>
 800e85c:	2b04      	cmp	r3, #4
 800e85e:	d00d      	beq.n	800e87c <UART_SetConfig+0x55c>
 800e860:	dc15      	bgt.n	800e88e <UART_SetConfig+0x56e>
 800e862:	2b00      	cmp	r3, #0
 800e864:	d002      	beq.n	800e86c <UART_SetConfig+0x54c>
 800e866:	2b02      	cmp	r3, #2
 800e868:	d005      	beq.n	800e876 <UART_SetConfig+0x556>
 800e86a:	e010      	b.n	800e88e <UART_SetConfig+0x56e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e86c:	f7fe f94a 	bl	800cb04 <HAL_RCC_GetPCLK1Freq>
 800e870:	0003      	movs	r3, r0
 800e872:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e874:	e015      	b.n	800e8a2 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e876:	4b5b      	ldr	r3, [pc, #364]	; (800e9e4 <UART_SetConfig+0x6c4>)
 800e878:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e87a:	e012      	b.n	800e8a2 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e87c:	f7fe f8b6 	bl	800c9ec <HAL_RCC_GetSysClockFreq>
 800e880:	0003      	movs	r3, r0
 800e882:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e884:	e00d      	b.n	800e8a2 <UART_SetConfig+0x582>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e886:	2380      	movs	r3, #128	; 0x80
 800e888:	021b      	lsls	r3, r3, #8
 800e88a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e88c:	e009      	b.n	800e8a2 <UART_SetConfig+0x582>
      default:
        pclk = 0U;
 800e88e:	2300      	movs	r3, #0
 800e890:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e892:	231a      	movs	r3, #26
 800e894:	2220      	movs	r2, #32
 800e896:	4694      	mov	ip, r2
 800e898:	44bc      	add	ip, r7
 800e89a:	4463      	add	r3, ip
 800e89c:	2201      	movs	r2, #1
 800e89e:	701a      	strb	r2, [r3, #0]
        break;
 800e8a0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e8a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d100      	bne.n	800e8aa <UART_SetConfig+0x58a>
 800e8a8:	e0a7      	b.n	800e9fa <UART_SetConfig+0x6da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e8ae:	4b4e      	ldr	r3, [pc, #312]	; (800e9e8 <UART_SetConfig+0x6c8>)
 800e8b0:	0052      	lsls	r2, r2, #1
 800e8b2:	5ad3      	ldrh	r3, [r2, r3]
 800e8b4:	0019      	movs	r1, r3
 800e8b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e8b8:	f7f1 fc38 	bl	800012c <__udivsi3>
 800e8bc:	0003      	movs	r3, r0
 800e8be:	005a      	lsls	r2, r3, #1
 800e8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c2:	685b      	ldr	r3, [r3, #4]
 800e8c4:	085b      	lsrs	r3, r3, #1
 800e8c6:	18d2      	adds	r2, r2, r3
 800e8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ca:	685b      	ldr	r3, [r3, #4]
 800e8cc:	0019      	movs	r1, r3
 800e8ce:	0010      	movs	r0, r2
 800e8d0:	f7f1 fc2c 	bl	800012c <__udivsi3>
 800e8d4:	0003      	movs	r3, r0
 800e8d6:	b29b      	uxth	r3, r3
 800e8d8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e8da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8dc:	2b0f      	cmp	r3, #15
 800e8de:	d921      	bls.n	800e924 <UART_SetConfig+0x604>
 800e8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e8e2:	2380      	movs	r3, #128	; 0x80
 800e8e4:	025b      	lsls	r3, r3, #9
 800e8e6:	429a      	cmp	r2, r3
 800e8e8:	d21c      	bcs.n	800e924 <UART_SetConfig+0x604>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8ec:	b29a      	uxth	r2, r3
 800e8ee:	200e      	movs	r0, #14
 800e8f0:	2420      	movs	r4, #32
 800e8f2:	193b      	adds	r3, r7, r4
 800e8f4:	181b      	adds	r3, r3, r0
 800e8f6:	210f      	movs	r1, #15
 800e8f8:	438a      	bics	r2, r1
 800e8fa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8fe:	085b      	lsrs	r3, r3, #1
 800e900:	b29b      	uxth	r3, r3
 800e902:	2207      	movs	r2, #7
 800e904:	4013      	ands	r3, r2
 800e906:	b299      	uxth	r1, r3
 800e908:	193b      	adds	r3, r7, r4
 800e90a:	181b      	adds	r3, r3, r0
 800e90c:	193a      	adds	r2, r7, r4
 800e90e:	1812      	adds	r2, r2, r0
 800e910:	8812      	ldrh	r2, [r2, #0]
 800e912:	430a      	orrs	r2, r1
 800e914:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800e916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	193a      	adds	r2, r7, r4
 800e91c:	1812      	adds	r2, r2, r0
 800e91e:	8812      	ldrh	r2, [r2, #0]
 800e920:	60da      	str	r2, [r3, #12]
 800e922:	e06a      	b.n	800e9fa <UART_SetConfig+0x6da>
      }
      else
      {
        ret = HAL_ERROR;
 800e924:	231a      	movs	r3, #26
 800e926:	2220      	movs	r2, #32
 800e928:	4694      	mov	ip, r2
 800e92a:	44bc      	add	ip, r7
 800e92c:	4463      	add	r3, ip
 800e92e:	2201      	movs	r2, #1
 800e930:	701a      	strb	r2, [r3, #0]
 800e932:	e062      	b.n	800e9fa <UART_SetConfig+0x6da>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e934:	231b      	movs	r3, #27
 800e936:	2220      	movs	r2, #32
 800e938:	4694      	mov	ip, r2
 800e93a:	44bc      	add	ip, r7
 800e93c:	4463      	add	r3, ip
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	2b08      	cmp	r3, #8
 800e942:	d015      	beq.n	800e970 <UART_SetConfig+0x650>
 800e944:	dc18      	bgt.n	800e978 <UART_SetConfig+0x658>
 800e946:	2b04      	cmp	r3, #4
 800e948:	d00d      	beq.n	800e966 <UART_SetConfig+0x646>
 800e94a:	dc15      	bgt.n	800e978 <UART_SetConfig+0x658>
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d002      	beq.n	800e956 <UART_SetConfig+0x636>
 800e950:	2b02      	cmp	r3, #2
 800e952:	d005      	beq.n	800e960 <UART_SetConfig+0x640>
 800e954:	e010      	b.n	800e978 <UART_SetConfig+0x658>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e956:	f7fe f8d5 	bl	800cb04 <HAL_RCC_GetPCLK1Freq>
 800e95a:	0003      	movs	r3, r0
 800e95c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e95e:	e015      	b.n	800e98c <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e960:	4b20      	ldr	r3, [pc, #128]	; (800e9e4 <UART_SetConfig+0x6c4>)
 800e962:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e964:	e012      	b.n	800e98c <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e966:	f7fe f841 	bl	800c9ec <HAL_RCC_GetSysClockFreq>
 800e96a:	0003      	movs	r3, r0
 800e96c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e96e:	e00d      	b.n	800e98c <UART_SetConfig+0x66c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e970:	2380      	movs	r3, #128	; 0x80
 800e972:	021b      	lsls	r3, r3, #8
 800e974:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800e976:	e009      	b.n	800e98c <UART_SetConfig+0x66c>
      default:
        pclk = 0U;
 800e978:	2300      	movs	r3, #0
 800e97a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800e97c:	231a      	movs	r3, #26
 800e97e:	2220      	movs	r2, #32
 800e980:	4694      	mov	ip, r2
 800e982:	44bc      	add	ip, r7
 800e984:	4463      	add	r3, ip
 800e986:	2201      	movs	r2, #1
 800e988:	701a      	strb	r2, [r3, #0]
        break;
 800e98a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800e98c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d033      	beq.n	800e9fa <UART_SetConfig+0x6da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e994:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e996:	4b14      	ldr	r3, [pc, #80]	; (800e9e8 <UART_SetConfig+0x6c8>)
 800e998:	0052      	lsls	r2, r2, #1
 800e99a:	5ad3      	ldrh	r3, [r2, r3]
 800e99c:	0019      	movs	r1, r3
 800e99e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800e9a0:	f7f1 fbc4 	bl	800012c <__udivsi3>
 800e9a4:	0003      	movs	r3, r0
 800e9a6:	001a      	movs	r2, r3
 800e9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9aa:	685b      	ldr	r3, [r3, #4]
 800e9ac:	085b      	lsrs	r3, r3, #1
 800e9ae:	18d2      	adds	r2, r2, r3
 800e9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9b2:	685b      	ldr	r3, [r3, #4]
 800e9b4:	0019      	movs	r1, r3
 800e9b6:	0010      	movs	r0, r2
 800e9b8:	f7f1 fbb8 	bl	800012c <__udivsi3>
 800e9bc:	0003      	movs	r3, r0
 800e9be:	b29b      	uxth	r3, r3
 800e9c0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9c4:	2b0f      	cmp	r3, #15
 800e9c6:	d911      	bls.n	800e9ec <UART_SetConfig+0x6cc>
 800e9c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9ca:	2380      	movs	r3, #128	; 0x80
 800e9cc:	025b      	lsls	r3, r3, #9
 800e9ce:	429a      	cmp	r2, r3
 800e9d0:	d20c      	bcs.n	800e9ec <UART_SetConfig+0x6cc>
      {
        huart->Instance->BRR = usartdiv;
 800e9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9d8:	60da      	str	r2, [r3, #12]
 800e9da:	e00e      	b.n	800e9fa <UART_SetConfig+0x6da>
 800e9dc:	40008000 	.word	0x40008000
 800e9e0:	40008400 	.word	0x40008400
 800e9e4:	00f42400 	.word	0x00f42400
 800e9e8:	0801305c 	.word	0x0801305c
      }
      else
      {
        ret = HAL_ERROR;
 800e9ec:	231a      	movs	r3, #26
 800e9ee:	2220      	movs	r2, #32
 800e9f0:	4694      	mov	ip, r2
 800e9f2:	44bc      	add	ip, r7
 800e9f4:	4463      	add	r3, ip
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e9fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9fc:	226a      	movs	r2, #106	; 0x6a
 800e9fe:	2101      	movs	r1, #1
 800ea00:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800ea02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea04:	2268      	movs	r2, #104	; 0x68
 800ea06:	2101      	movs	r1, #1
 800ea08:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ea0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ea10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea12:	2200      	movs	r2, #0
 800ea14:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ea16:	231a      	movs	r3, #26
 800ea18:	2220      	movs	r2, #32
 800ea1a:	4694      	mov	ip, r2
 800ea1c:	44bc      	add	ip, r7
 800ea1e:	4463      	add	r3, ip
 800ea20:	781b      	ldrb	r3, [r3, #0]
}
 800ea22:	0018      	movs	r0, r3
 800ea24:	46bd      	mov	sp, r7
 800ea26:	b010      	add	sp, #64	; 0x40
 800ea28:	bdb0      	pop	{r4, r5, r7, pc}
 800ea2a:	46c0      	nop			; (mov r8, r8)

0800ea2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b082      	sub	sp, #8
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea38:	2201      	movs	r2, #1
 800ea3a:	4013      	ands	r3, r2
 800ea3c:	d00b      	beq.n	800ea56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	685b      	ldr	r3, [r3, #4]
 800ea44:	4a4a      	ldr	r2, [pc, #296]	; (800eb70 <UART_AdvFeatureConfig+0x144>)
 800ea46:	4013      	ands	r3, r2
 800ea48:	0019      	movs	r1, r3
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	430a      	orrs	r2, r1
 800ea54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea5a:	2202      	movs	r2, #2
 800ea5c:	4013      	ands	r3, r2
 800ea5e:	d00b      	beq.n	800ea78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	685b      	ldr	r3, [r3, #4]
 800ea66:	4a43      	ldr	r2, [pc, #268]	; (800eb74 <UART_AdvFeatureConfig+0x148>)
 800ea68:	4013      	ands	r3, r2
 800ea6a:	0019      	movs	r1, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	430a      	orrs	r2, r1
 800ea76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea7c:	2204      	movs	r2, #4
 800ea7e:	4013      	ands	r3, r2
 800ea80:	d00b      	beq.n	800ea9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	4a3b      	ldr	r2, [pc, #236]	; (800eb78 <UART_AdvFeatureConfig+0x14c>)
 800ea8a:	4013      	ands	r3, r2
 800ea8c:	0019      	movs	r1, r3
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	430a      	orrs	r2, r1
 800ea98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea9e:	2208      	movs	r2, #8
 800eaa0:	4013      	ands	r3, r2
 800eaa2:	d00b      	beq.n	800eabc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	685b      	ldr	r3, [r3, #4]
 800eaaa:	4a34      	ldr	r2, [pc, #208]	; (800eb7c <UART_AdvFeatureConfig+0x150>)
 800eaac:	4013      	ands	r3, r2
 800eaae:	0019      	movs	r1, r3
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	430a      	orrs	r2, r1
 800eaba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eac0:	2210      	movs	r2, #16
 800eac2:	4013      	ands	r3, r2
 800eac4:	d00b      	beq.n	800eade <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	689b      	ldr	r3, [r3, #8]
 800eacc:	4a2c      	ldr	r2, [pc, #176]	; (800eb80 <UART_AdvFeatureConfig+0x154>)
 800eace:	4013      	ands	r3, r2
 800ead0:	0019      	movs	r1, r3
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	430a      	orrs	r2, r1
 800eadc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eae2:	2220      	movs	r2, #32
 800eae4:	4013      	ands	r3, r2
 800eae6:	d00b      	beq.n	800eb00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	689b      	ldr	r3, [r3, #8]
 800eaee:	4a25      	ldr	r2, [pc, #148]	; (800eb84 <UART_AdvFeatureConfig+0x158>)
 800eaf0:	4013      	ands	r3, r2
 800eaf2:	0019      	movs	r1, r3
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	430a      	orrs	r2, r1
 800eafe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb04:	2240      	movs	r2, #64	; 0x40
 800eb06:	4013      	ands	r3, r2
 800eb08:	d01d      	beq.n	800eb46 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	685b      	ldr	r3, [r3, #4]
 800eb10:	4a1d      	ldr	r2, [pc, #116]	; (800eb88 <UART_AdvFeatureConfig+0x15c>)
 800eb12:	4013      	ands	r3, r2
 800eb14:	0019      	movs	r1, r3
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	430a      	orrs	r2, r1
 800eb20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eb26:	2380      	movs	r3, #128	; 0x80
 800eb28:	035b      	lsls	r3, r3, #13
 800eb2a:	429a      	cmp	r2, r3
 800eb2c:	d10b      	bne.n	800eb46 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	685b      	ldr	r3, [r3, #4]
 800eb34:	4a15      	ldr	r2, [pc, #84]	; (800eb8c <UART_AdvFeatureConfig+0x160>)
 800eb36:	4013      	ands	r3, r2
 800eb38:	0019      	movs	r1, r3
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	430a      	orrs	r2, r1
 800eb44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb4a:	2280      	movs	r2, #128	; 0x80
 800eb4c:	4013      	ands	r3, r2
 800eb4e:	d00b      	beq.n	800eb68 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	685b      	ldr	r3, [r3, #4]
 800eb56:	4a0e      	ldr	r2, [pc, #56]	; (800eb90 <UART_AdvFeatureConfig+0x164>)
 800eb58:	4013      	ands	r3, r2
 800eb5a:	0019      	movs	r1, r3
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	430a      	orrs	r2, r1
 800eb66:	605a      	str	r2, [r3, #4]
  }
}
 800eb68:	46c0      	nop			; (mov r8, r8)
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	b002      	add	sp, #8
 800eb6e:	bd80      	pop	{r7, pc}
 800eb70:	fffdffff 	.word	0xfffdffff
 800eb74:	fffeffff 	.word	0xfffeffff
 800eb78:	fffbffff 	.word	0xfffbffff
 800eb7c:	ffff7fff 	.word	0xffff7fff
 800eb80:	ffffefff 	.word	0xffffefff
 800eb84:	ffffdfff 	.word	0xffffdfff
 800eb88:	ffefffff 	.word	0xffefffff
 800eb8c:	ff9fffff 	.word	0xff9fffff
 800eb90:	fff7ffff 	.word	0xfff7ffff

0800eb94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b086      	sub	sp, #24
 800eb98:	af02      	add	r7, sp, #8
 800eb9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	228c      	movs	r2, #140	; 0x8c
 800eba0:	2100      	movs	r1, #0
 800eba2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eba4:	f7fb fee0 	bl	800a968 <HAL_GetTick>
 800eba8:	0003      	movs	r3, r0
 800ebaa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	2208      	movs	r2, #8
 800ebb4:	4013      	ands	r3, r2
 800ebb6:	2b08      	cmp	r3, #8
 800ebb8:	d10c      	bne.n	800ebd4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	2280      	movs	r2, #128	; 0x80
 800ebbe:	0391      	lsls	r1, r2, #14
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	4a18      	ldr	r2, [pc, #96]	; (800ec24 <UART_CheckIdleState+0x90>)
 800ebc4:	9200      	str	r2, [sp, #0]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	f000 f82e 	bl	800ec28 <UART_WaitOnFlagUntilTimeout>
 800ebcc:	1e03      	subs	r3, r0, #0
 800ebce:	d001      	beq.n	800ebd4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ebd0:	2303      	movs	r3, #3
 800ebd2:	e023      	b.n	800ec1c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	2204      	movs	r2, #4
 800ebdc:	4013      	ands	r3, r2
 800ebde:	2b04      	cmp	r3, #4
 800ebe0:	d10c      	bne.n	800ebfc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	2280      	movs	r2, #128	; 0x80
 800ebe6:	03d1      	lsls	r1, r2, #15
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	4a0e      	ldr	r2, [pc, #56]	; (800ec24 <UART_CheckIdleState+0x90>)
 800ebec:	9200      	str	r2, [sp, #0]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	f000 f81a 	bl	800ec28 <UART_WaitOnFlagUntilTimeout>
 800ebf4:	1e03      	subs	r3, r0, #0
 800ebf6:	d001      	beq.n	800ebfc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ebf8:	2303      	movs	r3, #3
 800ebfa:	e00f      	b.n	800ec1c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	2284      	movs	r2, #132	; 0x84
 800ec00:	2120      	movs	r1, #32
 800ec02:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	2288      	movs	r2, #136	; 0x88
 800ec08:	2120      	movs	r1, #32
 800ec0a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2200      	movs	r2, #0
 800ec10:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	2280      	movs	r2, #128	; 0x80
 800ec16:	2100      	movs	r1, #0
 800ec18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ec1a:	2300      	movs	r3, #0
}
 800ec1c:	0018      	movs	r0, r3
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	b004      	add	sp, #16
 800ec22:	bd80      	pop	{r7, pc}
 800ec24:	01ffffff 	.word	0x01ffffff

0800ec28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b084      	sub	sp, #16
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	60f8      	str	r0, [r7, #12]
 800ec30:	60b9      	str	r1, [r7, #8]
 800ec32:	603b      	str	r3, [r7, #0]
 800ec34:	1dfb      	adds	r3, r7, #7
 800ec36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ec38:	e062      	b.n	800ed00 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ec3a:	69bb      	ldr	r3, [r7, #24]
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	d05f      	beq.n	800ed00 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ec40:	f7fb fe92 	bl	800a968 <HAL_GetTick>
 800ec44:	0002      	movs	r2, r0
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	1ad3      	subs	r3, r2, r3
 800ec4a:	69ba      	ldr	r2, [r7, #24]
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	d302      	bcc.n	800ec56 <UART_WaitOnFlagUntilTimeout+0x2e>
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d11d      	bne.n	800ec92 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	681a      	ldr	r2, [r3, #0]
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	4931      	ldr	r1, [pc, #196]	; (800ed28 <UART_WaitOnFlagUntilTimeout+0x100>)
 800ec62:	400a      	ands	r2, r1
 800ec64:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	689a      	ldr	r2, [r3, #8]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	2101      	movs	r1, #1
 800ec72:	438a      	bics	r2, r1
 800ec74:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2284      	movs	r2, #132	; 0x84
 800ec7a:	2120      	movs	r1, #32
 800ec7c:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	2288      	movs	r2, #136	; 0x88
 800ec82:	2120      	movs	r1, #32
 800ec84:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	2280      	movs	r2, #128	; 0x80
 800ec8a:	2100      	movs	r1, #0
 800ec8c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ec8e:	2303      	movs	r3, #3
 800ec90:	e046      	b.n	800ed20 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	2204      	movs	r2, #4
 800ec9a:	4013      	ands	r3, r2
 800ec9c:	d030      	beq.n	800ed00 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	69da      	ldr	r2, [r3, #28]
 800eca4:	2380      	movs	r3, #128	; 0x80
 800eca6:	011b      	lsls	r3, r3, #4
 800eca8:	401a      	ands	r2, r3
 800ecaa:	2380      	movs	r3, #128	; 0x80
 800ecac:	011b      	lsls	r3, r3, #4
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d126      	bne.n	800ed00 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	2280      	movs	r2, #128	; 0x80
 800ecb8:	0112      	lsls	r2, r2, #4
 800ecba:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	681a      	ldr	r2, [r3, #0]
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	4918      	ldr	r1, [pc, #96]	; (800ed28 <UART_WaitOnFlagUntilTimeout+0x100>)
 800ecc8:	400a      	ands	r2, r1
 800ecca:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	689a      	ldr	r2, [r3, #8]
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	2101      	movs	r1, #1
 800ecd8:	438a      	bics	r2, r1
 800ecda:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2284      	movs	r2, #132	; 0x84
 800ece0:	2120      	movs	r1, #32
 800ece2:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	2288      	movs	r2, #136	; 0x88
 800ece8:	2120      	movs	r1, #32
 800ecea:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	228c      	movs	r2, #140	; 0x8c
 800ecf0:	2120      	movs	r1, #32
 800ecf2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2280      	movs	r2, #128	; 0x80
 800ecf8:	2100      	movs	r1, #0
 800ecfa:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800ecfc:	2303      	movs	r3, #3
 800ecfe:	e00f      	b.n	800ed20 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	69db      	ldr	r3, [r3, #28]
 800ed06:	68ba      	ldr	r2, [r7, #8]
 800ed08:	4013      	ands	r3, r2
 800ed0a:	68ba      	ldr	r2, [r7, #8]
 800ed0c:	1ad3      	subs	r3, r2, r3
 800ed0e:	425a      	negs	r2, r3
 800ed10:	4153      	adcs	r3, r2
 800ed12:	b2db      	uxtb	r3, r3
 800ed14:	001a      	movs	r2, r3
 800ed16:	1dfb      	adds	r3, r7, #7
 800ed18:	781b      	ldrb	r3, [r3, #0]
 800ed1a:	429a      	cmp	r2, r3
 800ed1c:	d08d      	beq.n	800ec3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ed1e:	2300      	movs	r3, #0
}
 800ed20:	0018      	movs	r0, r3
 800ed22:	46bd      	mov	sp, r7
 800ed24:	b004      	add	sp, #16
 800ed26:	bd80      	pop	{r7, pc}
 800ed28:	fffffe5f 	.word	0xfffffe5f

0800ed2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b084      	sub	sp, #16
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	2280      	movs	r2, #128	; 0x80
 800ed38:	5c9b      	ldrb	r3, [r3, r2]
 800ed3a:	2b01      	cmp	r3, #1
 800ed3c:	d101      	bne.n	800ed42 <HAL_UARTEx_DisableFifoMode+0x16>
 800ed3e:	2302      	movs	r3, #2
 800ed40:	e027      	b.n	800ed92 <HAL_UARTEx_DisableFifoMode+0x66>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2280      	movs	r2, #128	; 0x80
 800ed46:	2101      	movs	r1, #1
 800ed48:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	2284      	movs	r2, #132	; 0x84
 800ed4e:	2124      	movs	r1, #36	; 0x24
 800ed50:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	681a      	ldr	r2, [r3, #0]
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	2101      	movs	r1, #1
 800ed66:	438a      	bics	r2, r1
 800ed68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	4a0b      	ldr	r2, [pc, #44]	; (800ed9c <HAL_UARTEx_DisableFifoMode+0x70>)
 800ed6e:	4013      	ands	r3, r2
 800ed70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	2200      	movs	r2, #0
 800ed76:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	68fa      	ldr	r2, [r7, #12]
 800ed7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2284      	movs	r2, #132	; 0x84
 800ed84:	2120      	movs	r1, #32
 800ed86:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2280      	movs	r2, #128	; 0x80
 800ed8c:	2100      	movs	r1, #0
 800ed8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ed90:	2300      	movs	r3, #0
}
 800ed92:	0018      	movs	r0, r3
 800ed94:	46bd      	mov	sp, r7
 800ed96:	b004      	add	sp, #16
 800ed98:	bd80      	pop	{r7, pc}
 800ed9a:	46c0      	nop			; (mov r8, r8)
 800ed9c:	dfffffff 	.word	0xdfffffff

0800eda0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b084      	sub	sp, #16
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
 800eda8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2280      	movs	r2, #128	; 0x80
 800edae:	5c9b      	ldrb	r3, [r3, r2]
 800edb0:	2b01      	cmp	r3, #1
 800edb2:	d101      	bne.n	800edb8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800edb4:	2302      	movs	r3, #2
 800edb6:	e02e      	b.n	800ee16 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2280      	movs	r2, #128	; 0x80
 800edbc:	2101      	movs	r1, #1
 800edbe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2284      	movs	r2, #132	; 0x84
 800edc4:	2124      	movs	r1, #36	; 0x24
 800edc6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	681a      	ldr	r2, [r3, #0]
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	2101      	movs	r1, #1
 800eddc:	438a      	bics	r2, r1
 800edde:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	689b      	ldr	r3, [r3, #8]
 800ede6:	00db      	lsls	r3, r3, #3
 800ede8:	08d9      	lsrs	r1, r3, #3
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	683a      	ldr	r2, [r7, #0]
 800edf0:	430a      	orrs	r2, r1
 800edf2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	0018      	movs	r0, r3
 800edf8:	f000 f854 	bl	800eea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	68fa      	ldr	r2, [r7, #12]
 800ee02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2284      	movs	r2, #132	; 0x84
 800ee08:	2120      	movs	r1, #32
 800ee0a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	2280      	movs	r2, #128	; 0x80
 800ee10:	2100      	movs	r1, #0
 800ee12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ee14:	2300      	movs	r3, #0
}
 800ee16:	0018      	movs	r0, r3
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	b004      	add	sp, #16
 800ee1c:	bd80      	pop	{r7, pc}
	...

0800ee20 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b084      	sub	sp, #16
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
 800ee28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	2280      	movs	r2, #128	; 0x80
 800ee2e:	5c9b      	ldrb	r3, [r3, r2]
 800ee30:	2b01      	cmp	r3, #1
 800ee32:	d101      	bne.n	800ee38 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ee34:	2302      	movs	r3, #2
 800ee36:	e02f      	b.n	800ee98 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2280      	movs	r2, #128	; 0x80
 800ee3c:	2101      	movs	r1, #1
 800ee3e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	2284      	movs	r2, #132	; 0x84
 800ee44:	2124      	movs	r1, #36	; 0x24
 800ee46:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	681a      	ldr	r2, [r3, #0]
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	2101      	movs	r1, #1
 800ee5c:	438a      	bics	r2, r1
 800ee5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	689b      	ldr	r3, [r3, #8]
 800ee66:	4a0e      	ldr	r2, [pc, #56]	; (800eea0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800ee68:	4013      	ands	r3, r2
 800ee6a:	0019      	movs	r1, r3
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	683a      	ldr	r2, [r7, #0]
 800ee72:	430a      	orrs	r2, r1
 800ee74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	0018      	movs	r0, r3
 800ee7a:	f000 f813 	bl	800eea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	68fa      	ldr	r2, [r7, #12]
 800ee84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	2284      	movs	r2, #132	; 0x84
 800ee8a:	2120      	movs	r1, #32
 800ee8c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	2280      	movs	r2, #128	; 0x80
 800ee92:	2100      	movs	r1, #0
 800ee94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ee96:	2300      	movs	r3, #0
}
 800ee98:	0018      	movs	r0, r3
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	b004      	add	sp, #16
 800ee9e:	bd80      	pop	{r7, pc}
 800eea0:	f1ffffff 	.word	0xf1ffffff

0800eea4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800eea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eea6:	b089      	sub	sp, #36	; 0x24
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800eeac:	2314      	movs	r3, #20
 800eeae:	18fb      	adds	r3, r7, r3
 800eeb0:	4a2f      	ldr	r2, [pc, #188]	; (800ef70 <UARTEx_SetNbDataToProcess+0xcc>)
 800eeb2:	ca03      	ldmia	r2!, {r0, r1}
 800eeb4:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800eeb6:	230c      	movs	r3, #12
 800eeb8:	18fb      	adds	r3, r7, r3
 800eeba:	4a2e      	ldr	r2, [pc, #184]	; (800ef74 <UARTEx_SetNbDataToProcess+0xd0>)
 800eebc:	ca03      	ldmia	r2!, {r0, r1}
 800eebe:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d108      	bne.n	800eeda <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	226a      	movs	r2, #106	; 0x6a
 800eecc:	2101      	movs	r1, #1
 800eece:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2268      	movs	r2, #104	; 0x68
 800eed4:	2101      	movs	r1, #1
 800eed6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800eed8:	e046      	b.n	800ef68 <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800eeda:	261f      	movs	r6, #31
 800eedc:	19bb      	adds	r3, r7, r6
 800eede:	2208      	movs	r2, #8
 800eee0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800eee2:	201e      	movs	r0, #30
 800eee4:	183b      	adds	r3, r7, r0
 800eee6:	2208      	movs	r2, #8
 800eee8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	689b      	ldr	r3, [r3, #8]
 800eef0:	0e5b      	lsrs	r3, r3, #25
 800eef2:	b2da      	uxtb	r2, r3
 800eef4:	241d      	movs	r4, #29
 800eef6:	193b      	adds	r3, r7, r4
 800eef8:	2107      	movs	r1, #7
 800eefa:	400a      	ands	r2, r1
 800eefc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	689b      	ldr	r3, [r3, #8]
 800ef04:	0f5b      	lsrs	r3, r3, #29
 800ef06:	b2da      	uxtb	r2, r3
 800ef08:	251c      	movs	r5, #28
 800ef0a:	197b      	adds	r3, r7, r5
 800ef0c:	2107      	movs	r1, #7
 800ef0e:	400a      	ands	r2, r1
 800ef10:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef12:	183b      	adds	r3, r7, r0
 800ef14:	781b      	ldrb	r3, [r3, #0]
 800ef16:	197a      	adds	r2, r7, r5
 800ef18:	7812      	ldrb	r2, [r2, #0]
 800ef1a:	2114      	movs	r1, #20
 800ef1c:	1879      	adds	r1, r7, r1
 800ef1e:	5c8a      	ldrb	r2, [r1, r2]
 800ef20:	435a      	muls	r2, r3
 800ef22:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800ef24:	197b      	adds	r3, r7, r5
 800ef26:	781b      	ldrb	r3, [r3, #0]
 800ef28:	250c      	movs	r5, #12
 800ef2a:	197a      	adds	r2, r7, r5
 800ef2c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ef2e:	0019      	movs	r1, r3
 800ef30:	f7f1 f986 	bl	8000240 <__divsi3>
 800ef34:	0003      	movs	r3, r0
 800ef36:	b299      	uxth	r1, r3
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	226a      	movs	r2, #106	; 0x6a
 800ef3c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef3e:	19bb      	adds	r3, r7, r6
 800ef40:	781b      	ldrb	r3, [r3, #0]
 800ef42:	193a      	adds	r2, r7, r4
 800ef44:	7812      	ldrb	r2, [r2, #0]
 800ef46:	2114      	movs	r1, #20
 800ef48:	1879      	adds	r1, r7, r1
 800ef4a:	5c8a      	ldrb	r2, [r1, r2]
 800ef4c:	435a      	muls	r2, r3
 800ef4e:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800ef50:	193b      	adds	r3, r7, r4
 800ef52:	781b      	ldrb	r3, [r3, #0]
 800ef54:	197a      	adds	r2, r7, r5
 800ef56:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ef58:	0019      	movs	r1, r3
 800ef5a:	f7f1 f971 	bl	8000240 <__divsi3>
 800ef5e:	0003      	movs	r3, r0
 800ef60:	b299      	uxth	r1, r3
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2268      	movs	r2, #104	; 0x68
 800ef66:	5299      	strh	r1, [r3, r2]
}
 800ef68:	46c0      	nop			; (mov r8, r8)
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	b009      	add	sp, #36	; 0x24
 800ef6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef70:	0801290c 	.word	0x0801290c
 800ef74:	08012914 	.word	0x08012914

0800ef78 <__NVIC_SetPriority>:
{
 800ef78:	b590      	push	{r4, r7, lr}
 800ef7a:	b083      	sub	sp, #12
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	0002      	movs	r2, r0
 800ef80:	6039      	str	r1, [r7, #0]
 800ef82:	1dfb      	adds	r3, r7, #7
 800ef84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ef86:	1dfb      	adds	r3, r7, #7
 800ef88:	781b      	ldrb	r3, [r3, #0]
 800ef8a:	2b7f      	cmp	r3, #127	; 0x7f
 800ef8c:	d828      	bhi.n	800efe0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800ef8e:	4a2f      	ldr	r2, [pc, #188]	; (800f04c <__NVIC_SetPriority+0xd4>)
 800ef90:	1dfb      	adds	r3, r7, #7
 800ef92:	781b      	ldrb	r3, [r3, #0]
 800ef94:	b25b      	sxtb	r3, r3
 800ef96:	089b      	lsrs	r3, r3, #2
 800ef98:	33c0      	adds	r3, #192	; 0xc0
 800ef9a:	009b      	lsls	r3, r3, #2
 800ef9c:	589b      	ldr	r3, [r3, r2]
 800ef9e:	1dfa      	adds	r2, r7, #7
 800efa0:	7812      	ldrb	r2, [r2, #0]
 800efa2:	0011      	movs	r1, r2
 800efa4:	2203      	movs	r2, #3
 800efa6:	400a      	ands	r2, r1
 800efa8:	00d2      	lsls	r2, r2, #3
 800efaa:	21ff      	movs	r1, #255	; 0xff
 800efac:	4091      	lsls	r1, r2
 800efae:	000a      	movs	r2, r1
 800efb0:	43d2      	mvns	r2, r2
 800efb2:	401a      	ands	r2, r3
 800efb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	019b      	lsls	r3, r3, #6
 800efba:	22ff      	movs	r2, #255	; 0xff
 800efbc:	401a      	ands	r2, r3
 800efbe:	1dfb      	adds	r3, r7, #7
 800efc0:	781b      	ldrb	r3, [r3, #0]
 800efc2:	0018      	movs	r0, r3
 800efc4:	2303      	movs	r3, #3
 800efc6:	4003      	ands	r3, r0
 800efc8:	00db      	lsls	r3, r3, #3
 800efca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800efcc:	481f      	ldr	r0, [pc, #124]	; (800f04c <__NVIC_SetPriority+0xd4>)
 800efce:	1dfb      	adds	r3, r7, #7
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	b25b      	sxtb	r3, r3
 800efd4:	089b      	lsrs	r3, r3, #2
 800efd6:	430a      	orrs	r2, r1
 800efd8:	33c0      	adds	r3, #192	; 0xc0
 800efda:	009b      	lsls	r3, r3, #2
 800efdc:	501a      	str	r2, [r3, r0]
}
 800efde:	e031      	b.n	800f044 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800efe0:	4a1b      	ldr	r2, [pc, #108]	; (800f050 <__NVIC_SetPriority+0xd8>)
 800efe2:	1dfb      	adds	r3, r7, #7
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	0019      	movs	r1, r3
 800efe8:	230f      	movs	r3, #15
 800efea:	400b      	ands	r3, r1
 800efec:	3b08      	subs	r3, #8
 800efee:	089b      	lsrs	r3, r3, #2
 800eff0:	3306      	adds	r3, #6
 800eff2:	009b      	lsls	r3, r3, #2
 800eff4:	18d3      	adds	r3, r2, r3
 800eff6:	3304      	adds	r3, #4
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	1dfa      	adds	r2, r7, #7
 800effc:	7812      	ldrb	r2, [r2, #0]
 800effe:	0011      	movs	r1, r2
 800f000:	2203      	movs	r2, #3
 800f002:	400a      	ands	r2, r1
 800f004:	00d2      	lsls	r2, r2, #3
 800f006:	21ff      	movs	r1, #255	; 0xff
 800f008:	4091      	lsls	r1, r2
 800f00a:	000a      	movs	r2, r1
 800f00c:	43d2      	mvns	r2, r2
 800f00e:	401a      	ands	r2, r3
 800f010:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	019b      	lsls	r3, r3, #6
 800f016:	22ff      	movs	r2, #255	; 0xff
 800f018:	401a      	ands	r2, r3
 800f01a:	1dfb      	adds	r3, r7, #7
 800f01c:	781b      	ldrb	r3, [r3, #0]
 800f01e:	0018      	movs	r0, r3
 800f020:	2303      	movs	r3, #3
 800f022:	4003      	ands	r3, r0
 800f024:	00db      	lsls	r3, r3, #3
 800f026:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800f028:	4809      	ldr	r0, [pc, #36]	; (800f050 <__NVIC_SetPriority+0xd8>)
 800f02a:	1dfb      	adds	r3, r7, #7
 800f02c:	781b      	ldrb	r3, [r3, #0]
 800f02e:	001c      	movs	r4, r3
 800f030:	230f      	movs	r3, #15
 800f032:	4023      	ands	r3, r4
 800f034:	3b08      	subs	r3, #8
 800f036:	089b      	lsrs	r3, r3, #2
 800f038:	430a      	orrs	r2, r1
 800f03a:	3306      	adds	r3, #6
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	18c3      	adds	r3, r0, r3
 800f040:	3304      	adds	r3, #4
 800f042:	601a      	str	r2, [r3, #0]
}
 800f044:	46c0      	nop			; (mov r8, r8)
 800f046:	46bd      	mov	sp, r7
 800f048:	b003      	add	sp, #12
 800f04a:	bd90      	pop	{r4, r7, pc}
 800f04c:	e000e100 	.word	0xe000e100
 800f050:	e000ed00 	.word	0xe000ed00

0800f054 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f054:	b580      	push	{r7, lr}
 800f056:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f058:	4b05      	ldr	r3, [pc, #20]	; (800f070 <SysTick_Handler+0x1c>)
 800f05a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f05c:	f001 fbaa 	bl	80107b4 <xTaskGetSchedulerState>
 800f060:	0003      	movs	r3, r0
 800f062:	2b01      	cmp	r3, #1
 800f064:	d001      	beq.n	800f06a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f066:	f002 f87f 	bl	8011168 <xPortSysTickHandler>
  }
}
 800f06a:	46c0      	nop			; (mov r8, r8)
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}
 800f070:	e000e010 	.word	0xe000e010

0800f074 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f074:	b580      	push	{r7, lr}
 800f076:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f078:	2305      	movs	r3, #5
 800f07a:	425b      	negs	r3, r3
 800f07c:	2100      	movs	r1, #0
 800f07e:	0018      	movs	r0, r3
 800f080:	f7ff ff7a 	bl	800ef78 <__NVIC_SetPriority>
#endif
}
 800f084:	46c0      	nop			; (mov r8, r8)
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
	...

0800f08c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f08c:	b580      	push	{r7, lr}
 800f08e:	b082      	sub	sp, #8
 800f090:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f092:	f3ef 8305 	mrs	r3, IPSR
 800f096:	603b      	str	r3, [r7, #0]
  return(result);
 800f098:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d003      	beq.n	800f0a6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f09e:	2306      	movs	r3, #6
 800f0a0:	425b      	negs	r3, r3
 800f0a2:	607b      	str	r3, [r7, #4]
 800f0a4:	e00c      	b.n	800f0c0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f0a6:	4b09      	ldr	r3, [pc, #36]	; (800f0cc <osKernelInitialize+0x40>)
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d105      	bne.n	800f0ba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f0ae:	4b07      	ldr	r3, [pc, #28]	; (800f0cc <osKernelInitialize+0x40>)
 800f0b0:	2201      	movs	r2, #1
 800f0b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	607b      	str	r3, [r7, #4]
 800f0b8:	e002      	b.n	800f0c0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	425b      	negs	r3, r3
 800f0be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f0c0:	687b      	ldr	r3, [r7, #4]
}
 800f0c2:	0018      	movs	r0, r3
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	b002      	add	sp, #8
 800f0c8:	bd80      	pop	{r7, pc}
 800f0ca:	46c0      	nop			; (mov r8, r8)
 800f0cc:	20000818 	.word	0x20000818

0800f0d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b082      	sub	sp, #8
 800f0d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0d6:	f3ef 8305 	mrs	r3, IPSR
 800f0da:	603b      	str	r3, [r7, #0]
  return(result);
 800f0dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d003      	beq.n	800f0ea <osKernelStart+0x1a>
    stat = osErrorISR;
 800f0e2:	2306      	movs	r3, #6
 800f0e4:	425b      	negs	r3, r3
 800f0e6:	607b      	str	r3, [r7, #4]
 800f0e8:	e010      	b.n	800f10c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f0ea:	4b0b      	ldr	r3, [pc, #44]	; (800f118 <osKernelStart+0x48>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	2b01      	cmp	r3, #1
 800f0f0:	d109      	bne.n	800f106 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f0f2:	f7ff ffbf 	bl	800f074 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f0f6:	4b08      	ldr	r3, [pc, #32]	; (800f118 <osKernelStart+0x48>)
 800f0f8:	2202      	movs	r2, #2
 800f0fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f0fc:	f000 ff6e 	bl	800ffdc <vTaskStartScheduler>
      stat = osOK;
 800f100:	2300      	movs	r3, #0
 800f102:	607b      	str	r3, [r7, #4]
 800f104:	e002      	b.n	800f10c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f106:	2301      	movs	r3, #1
 800f108:	425b      	negs	r3, r3
 800f10a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f10c:	687b      	ldr	r3, [r7, #4]
}
 800f10e:	0018      	movs	r0, r3
 800f110:	46bd      	mov	sp, r7
 800f112:	b002      	add	sp, #8
 800f114:	bd80      	pop	{r7, pc}
 800f116:	46c0      	nop			; (mov r8, r8)
 800f118:	20000818 	.word	0x20000818

0800f11c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f11c:	b5b0      	push	{r4, r5, r7, lr}
 800f11e:	b08e      	sub	sp, #56	; 0x38
 800f120:	af04      	add	r7, sp, #16
 800f122:	60f8      	str	r0, [r7, #12]
 800f124:	60b9      	str	r1, [r7, #8]
 800f126:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f128:	2300      	movs	r3, #0
 800f12a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f12c:	f3ef 8305 	mrs	r3, IPSR
 800f130:	617b      	str	r3, [r7, #20]
  return(result);
 800f132:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f134:	2b00      	cmp	r3, #0
 800f136:	d000      	beq.n	800f13a <osThreadNew+0x1e>
 800f138:	e081      	b.n	800f23e <osThreadNew+0x122>
 800f13a:	68fb      	ldr	r3, [r7, #12]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d100      	bne.n	800f142 <osThreadNew+0x26>
 800f140:	e07d      	b.n	800f23e <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800f142:	2380      	movs	r3, #128	; 0x80
 800f144:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f146:	2318      	movs	r3, #24
 800f148:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f14a:	2300      	movs	r3, #0
 800f14c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f14e:	2301      	movs	r3, #1
 800f150:	425b      	negs	r3, r3
 800f152:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d044      	beq.n	800f1e4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d002      	beq.n	800f168 <osThreadNew+0x4c>
        name = attr->name;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	699b      	ldr	r3, [r3, #24]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d002      	beq.n	800f176 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	699b      	ldr	r3, [r3, #24]
 800f174:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f176:	69fb      	ldr	r3, [r7, #28]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d007      	beq.n	800f18c <osThreadNew+0x70>
 800f17c:	69fb      	ldr	r3, [r7, #28]
 800f17e:	2b38      	cmp	r3, #56	; 0x38
 800f180:	d804      	bhi.n	800f18c <osThreadNew+0x70>
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	685b      	ldr	r3, [r3, #4]
 800f186:	2201      	movs	r2, #1
 800f188:	4013      	ands	r3, r2
 800f18a:	d001      	beq.n	800f190 <osThreadNew+0x74>
        return (NULL);
 800f18c:	2300      	movs	r3, #0
 800f18e:	e057      	b.n	800f240 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	695b      	ldr	r3, [r3, #20]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d003      	beq.n	800f1a0 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	695b      	ldr	r3, [r3, #20]
 800f19c:	089b      	lsrs	r3, r3, #2
 800f19e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	689b      	ldr	r3, [r3, #8]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d00e      	beq.n	800f1c6 <osThreadNew+0xaa>
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	68db      	ldr	r3, [r3, #12]
 800f1ac:	2b5b      	cmp	r3, #91	; 0x5b
 800f1ae:	d90a      	bls.n	800f1c6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d006      	beq.n	800f1c6 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	695b      	ldr	r3, [r3, #20]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d002      	beq.n	800f1c6 <osThreadNew+0xaa>
        mem = 1;
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	61bb      	str	r3, [r7, #24]
 800f1c4:	e010      	b.n	800f1e8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	689b      	ldr	r3, [r3, #8]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d10c      	bne.n	800f1e8 <osThreadNew+0xcc>
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	68db      	ldr	r3, [r3, #12]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d108      	bne.n	800f1e8 <osThreadNew+0xcc>
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	691b      	ldr	r3, [r3, #16]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d104      	bne.n	800f1e8 <osThreadNew+0xcc>
          mem = 0;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	61bb      	str	r3, [r7, #24]
 800f1e2:	e001      	b.n	800f1e8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f1e8:	69bb      	ldr	r3, [r7, #24]
 800f1ea:	2b01      	cmp	r3, #1
 800f1ec:	d112      	bne.n	800f214 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f1f6:	68bd      	ldr	r5, [r7, #8]
 800f1f8:	6a3c      	ldr	r4, [r7, #32]
 800f1fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f1fc:	68f8      	ldr	r0, [r7, #12]
 800f1fe:	9302      	str	r3, [sp, #8]
 800f200:	9201      	str	r2, [sp, #4]
 800f202:	69fb      	ldr	r3, [r7, #28]
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	002b      	movs	r3, r5
 800f208:	0022      	movs	r2, r4
 800f20a:	f000 fd3e 	bl	800fc8a <xTaskCreateStatic>
 800f20e:	0003      	movs	r3, r0
 800f210:	613b      	str	r3, [r7, #16]
 800f212:	e014      	b.n	800f23e <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800f214:	69bb      	ldr	r3, [r7, #24]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d111      	bne.n	800f23e <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f21a:	6a3b      	ldr	r3, [r7, #32]
 800f21c:	b29a      	uxth	r2, r3
 800f21e:	68bc      	ldr	r4, [r7, #8]
 800f220:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f222:	68f8      	ldr	r0, [r7, #12]
 800f224:	2310      	movs	r3, #16
 800f226:	18fb      	adds	r3, r7, r3
 800f228:	9301      	str	r3, [sp, #4]
 800f22a:	69fb      	ldr	r3, [r7, #28]
 800f22c:	9300      	str	r3, [sp, #0]
 800f22e:	0023      	movs	r3, r4
 800f230:	f000 fd6f 	bl	800fd12 <xTaskCreate>
 800f234:	0003      	movs	r3, r0
 800f236:	2b01      	cmp	r3, #1
 800f238:	d001      	beq.n	800f23e <osThreadNew+0x122>
            hTask = NULL;
 800f23a:	2300      	movs	r3, #0
 800f23c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f23e:	693b      	ldr	r3, [r7, #16]
}
 800f240:	0018      	movs	r0, r3
 800f242:	46bd      	mov	sp, r7
 800f244:	b00a      	add	sp, #40	; 0x28
 800f246:	bdb0      	pop	{r4, r5, r7, pc}

0800f248 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f248:	b580      	push	{r7, lr}
 800f24a:	b084      	sub	sp, #16
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f250:	f3ef 8305 	mrs	r3, IPSR
 800f254:	60bb      	str	r3, [r7, #8]
  return(result);
 800f256:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d003      	beq.n	800f264 <osDelay+0x1c>
    stat = osErrorISR;
 800f25c:	2306      	movs	r3, #6
 800f25e:	425b      	negs	r3, r3
 800f260:	60fb      	str	r3, [r7, #12]
 800f262:	e008      	b.n	800f276 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800f264:	2300      	movs	r3, #0
 800f266:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d003      	beq.n	800f276 <osDelay+0x2e>
      vTaskDelay(ticks);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	0018      	movs	r0, r3
 800f272:	f000 fe8d 	bl	800ff90 <vTaskDelay>
    }
  }

  return (stat);
 800f276:	68fb      	ldr	r3, [r7, #12]
}
 800f278:	0018      	movs	r0, r3
 800f27a:	46bd      	mov	sp, r7
 800f27c:	b004      	add	sp, #16
 800f27e:	bd80      	pop	{r7, pc}

0800f280 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f280:	b580      	push	{r7, lr}
 800f282:	b084      	sub	sp, #16
 800f284:	af00      	add	r7, sp, #0
 800f286:	60f8      	str	r0, [r7, #12]
 800f288:	60b9      	str	r1, [r7, #8]
 800f28a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	4a06      	ldr	r2, [pc, #24]	; (800f2a8 <vApplicationGetIdleTaskMemory+0x28>)
 800f290:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f292:	68bb      	ldr	r3, [r7, #8]
 800f294:	4a05      	ldr	r2, [pc, #20]	; (800f2ac <vApplicationGetIdleTaskMemory+0x2c>)
 800f296:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	2280      	movs	r2, #128	; 0x80
 800f29c:	601a      	str	r2, [r3, #0]
}
 800f29e:	46c0      	nop			; (mov r8, r8)
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	b004      	add	sp, #16
 800f2a4:	bd80      	pop	{r7, pc}
 800f2a6:	46c0      	nop			; (mov r8, r8)
 800f2a8:	2000081c 	.word	0x2000081c
 800f2ac:	20000878 	.word	0x20000878

0800f2b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b084      	sub	sp, #16
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	4a06      	ldr	r2, [pc, #24]	; (800f2d8 <vApplicationGetTimerTaskMemory+0x28>)
 800f2c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	4a05      	ldr	r2, [pc, #20]	; (800f2dc <vApplicationGetTimerTaskMemory+0x2c>)
 800f2c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2280      	movs	r2, #128	; 0x80
 800f2cc:	0052      	lsls	r2, r2, #1
 800f2ce:	601a      	str	r2, [r3, #0]
}
 800f2d0:	46c0      	nop			; (mov r8, r8)
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	b004      	add	sp, #16
 800f2d6:	bd80      	pop	{r7, pc}
 800f2d8:	20000a78 	.word	0x20000a78
 800f2dc:	20000ad4 	.word	0x20000ad4

0800f2e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b082      	sub	sp, #8
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	3308      	adds	r3, #8
 800f2ec:	001a      	movs	r2, r3
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	2201      	movs	r2, #1
 800f2f6:	4252      	negs	r2, r2
 800f2f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	3308      	adds	r3, #8
 800f2fe:	001a      	movs	r2, r3
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	3308      	adds	r3, #8
 800f308:	001a      	movs	r2, r3
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	2200      	movs	r2, #0
 800f312:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f314:	46c0      	nop			; (mov r8, r8)
 800f316:	46bd      	mov	sp, r7
 800f318:	b002      	add	sp, #8
 800f31a:	bd80      	pop	{r7, pc}

0800f31c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f31c:	b580      	push	{r7, lr}
 800f31e:	b082      	sub	sp, #8
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2200      	movs	r2, #0
 800f328:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f32a:	46c0      	nop			; (mov r8, r8)
 800f32c:	46bd      	mov	sp, r7
 800f32e:	b002      	add	sp, #8
 800f330:	bd80      	pop	{r7, pc}

0800f332 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f332:	b580      	push	{r7, lr}
 800f334:	b084      	sub	sp, #16
 800f336:	af00      	add	r7, sp, #0
 800f338:	6078      	str	r0, [r7, #4]
 800f33a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	685b      	ldr	r3, [r3, #4]
 800f340:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	68fa      	ldr	r2, [r7, #12]
 800f346:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	689a      	ldr	r2, [r3, #8]
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	689b      	ldr	r3, [r3, #8]
 800f354:	683a      	ldr	r2, [r7, #0]
 800f356:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	683a      	ldr	r2, [r7, #0]
 800f35c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	687a      	ldr	r2, [r7, #4]
 800f362:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	1c5a      	adds	r2, r3, #1
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	601a      	str	r2, [r3, #0]
}
 800f36e:	46c0      	nop			; (mov r8, r8)
 800f370:	46bd      	mov	sp, r7
 800f372:	b004      	add	sp, #16
 800f374:	bd80      	pop	{r7, pc}

0800f376 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f376:	b580      	push	{r7, lr}
 800f378:	b084      	sub	sp, #16
 800f37a:	af00      	add	r7, sp, #0
 800f37c:	6078      	str	r0, [r7, #4]
 800f37e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f380:	683b      	ldr	r3, [r7, #0]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f386:	68bb      	ldr	r3, [r7, #8]
 800f388:	3301      	adds	r3, #1
 800f38a:	d103      	bne.n	800f394 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	691b      	ldr	r3, [r3, #16]
 800f390:	60fb      	str	r3, [r7, #12]
 800f392:	e00c      	b.n	800f3ae <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	3308      	adds	r3, #8
 800f398:	60fb      	str	r3, [r7, #12]
 800f39a:	e002      	b.n	800f3a2 <vListInsert+0x2c>
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	685b      	ldr	r3, [r3, #4]
 800f3a0:	60fb      	str	r3, [r7, #12]
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	685b      	ldr	r3, [r3, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	68ba      	ldr	r2, [r7, #8]
 800f3aa:	429a      	cmp	r2, r3
 800f3ac:	d2f6      	bcs.n	800f39c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	685a      	ldr	r2, [r3, #4]
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	685b      	ldr	r3, [r3, #4]
 800f3ba:	683a      	ldr	r2, [r7, #0]
 800f3bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	68fa      	ldr	r2, [r7, #12]
 800f3c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	683a      	ldr	r2, [r7, #0]
 800f3c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	1c5a      	adds	r2, r3, #1
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	601a      	str	r2, [r3, #0]
}
 800f3da:	46c0      	nop			; (mov r8, r8)
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	b004      	add	sp, #16
 800f3e0:	bd80      	pop	{r7, pc}

0800f3e2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f3e2:	b580      	push	{r7, lr}
 800f3e4:	b084      	sub	sp, #16
 800f3e6:	af00      	add	r7, sp, #0
 800f3e8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	691b      	ldr	r3, [r3, #16]
 800f3ee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	685b      	ldr	r3, [r3, #4]
 800f3f4:	687a      	ldr	r2, [r7, #4]
 800f3f6:	6892      	ldr	r2, [r2, #8]
 800f3f8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	689b      	ldr	r3, [r3, #8]
 800f3fe:	687a      	ldr	r2, [r7, #4]
 800f400:	6852      	ldr	r2, [r2, #4]
 800f402:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	685b      	ldr	r3, [r3, #4]
 800f408:	687a      	ldr	r2, [r7, #4]
 800f40a:	429a      	cmp	r2, r3
 800f40c:	d103      	bne.n	800f416 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	689a      	ldr	r2, [r3, #8]
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2200      	movs	r2, #0
 800f41a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	1e5a      	subs	r2, r3, #1
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	681b      	ldr	r3, [r3, #0]
}
 800f42a:	0018      	movs	r0, r3
 800f42c:	46bd      	mov	sp, r7
 800f42e:	b004      	add	sp, #16
 800f430:	bd80      	pop	{r7, pc}

0800f432 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f432:	b580      	push	{r7, lr}
 800f434:	b084      	sub	sp, #16
 800f436:	af00      	add	r7, sp, #0
 800f438:	6078      	str	r0, [r7, #4]
 800f43a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d101      	bne.n	800f44a <xQueueGenericReset+0x18>
 800f446:	b672      	cpsid	i
 800f448:	e7fe      	b.n	800f448 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800f44a:	f001 fe31 	bl	80110b0 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	681a      	ldr	r2, [r3, #0]
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f45a:	434b      	muls	r3, r1
 800f45c:	18d2      	adds	r2, r2, r3
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	2200      	movs	r2, #0
 800f466:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	681a      	ldr	r2, [r3, #0]
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f478:	1e59      	subs	r1, r3, #1
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f47e:	434b      	muls	r3, r1
 800f480:	18d2      	adds	r2, r2, r3
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	2244      	movs	r2, #68	; 0x44
 800f48a:	21ff      	movs	r1, #255	; 0xff
 800f48c:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2245      	movs	r2, #69	; 0x45
 800f492:	21ff      	movs	r1, #255	; 0xff
 800f494:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10d      	bne.n	800f4b8 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	691b      	ldr	r3, [r3, #16]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d013      	beq.n	800f4cc <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	3310      	adds	r3, #16
 800f4a8:	0018      	movs	r0, r3
 800f4aa:	f000 ffef 	bl	801048c <xTaskRemoveFromEventList>
 800f4ae:	1e03      	subs	r3, r0, #0
 800f4b0:	d00c      	beq.n	800f4cc <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f4b2:	f001 fded 	bl	8011090 <vPortYield>
 800f4b6:	e009      	b.n	800f4cc <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	3310      	adds	r3, #16
 800f4bc:	0018      	movs	r0, r3
 800f4be:	f7ff ff0f 	bl	800f2e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	3324      	adds	r3, #36	; 0x24
 800f4c6:	0018      	movs	r0, r3
 800f4c8:	f7ff ff0a 	bl	800f2e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f4cc:	f001 fe02 	bl	80110d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f4d0:	2301      	movs	r3, #1
}
 800f4d2:	0018      	movs	r0, r3
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	b004      	add	sp, #16
 800f4d8:	bd80      	pop	{r7, pc}

0800f4da <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f4da:	b590      	push	{r4, r7, lr}
 800f4dc:	b089      	sub	sp, #36	; 0x24
 800f4de:	af02      	add	r7, sp, #8
 800f4e0:	60f8      	str	r0, [r7, #12]
 800f4e2:	60b9      	str	r1, [r7, #8]
 800f4e4:	607a      	str	r2, [r7, #4]
 800f4e6:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d101      	bne.n	800f4f2 <xQueueGenericCreateStatic+0x18>
 800f4ee:	b672      	cpsid	i
 800f4f0:	e7fe      	b.n	800f4f0 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d101      	bne.n	800f4fc <xQueueGenericCreateStatic+0x22>
 800f4f8:	b672      	cpsid	i
 800f4fa:	e7fe      	b.n	800f4fa <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d002      	beq.n	800f508 <xQueueGenericCreateStatic+0x2e>
 800f502:	68bb      	ldr	r3, [r7, #8]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d001      	beq.n	800f50c <xQueueGenericCreateStatic+0x32>
 800f508:	2301      	movs	r3, #1
 800f50a:	e000      	b.n	800f50e <xQueueGenericCreateStatic+0x34>
 800f50c:	2300      	movs	r3, #0
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d101      	bne.n	800f516 <xQueueGenericCreateStatic+0x3c>
 800f512:	b672      	cpsid	i
 800f514:	e7fe      	b.n	800f514 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d102      	bne.n	800f522 <xQueueGenericCreateStatic+0x48>
 800f51c:	68bb      	ldr	r3, [r7, #8]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d101      	bne.n	800f526 <xQueueGenericCreateStatic+0x4c>
 800f522:	2301      	movs	r3, #1
 800f524:	e000      	b.n	800f528 <xQueueGenericCreateStatic+0x4e>
 800f526:	2300      	movs	r3, #0
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d101      	bne.n	800f530 <xQueueGenericCreateStatic+0x56>
 800f52c:	b672      	cpsid	i
 800f52e:	e7fe      	b.n	800f52e <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f530:	2350      	movs	r3, #80	; 0x50
 800f532:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	2b50      	cmp	r3, #80	; 0x50
 800f538:	d001      	beq.n	800f53e <xQueueGenericCreateStatic+0x64>
 800f53a:	b672      	cpsid	i
 800f53c:	e7fe      	b.n	800f53c <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f53e:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800f544:	697b      	ldr	r3, [r7, #20]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d00e      	beq.n	800f568 <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	2246      	movs	r2, #70	; 0x46
 800f54e:	2101      	movs	r1, #1
 800f550:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f552:	2328      	movs	r3, #40	; 0x28
 800f554:	18fb      	adds	r3, r7, r3
 800f556:	781c      	ldrb	r4, [r3, #0]
 800f558:	687a      	ldr	r2, [r7, #4]
 800f55a:	68b9      	ldr	r1, [r7, #8]
 800f55c:	68f8      	ldr	r0, [r7, #12]
 800f55e:	697b      	ldr	r3, [r7, #20]
 800f560:	9300      	str	r3, [sp, #0]
 800f562:	0023      	movs	r3, r4
 800f564:	f000 f805 	bl	800f572 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f568:	697b      	ldr	r3, [r7, #20]
	}
 800f56a:	0018      	movs	r0, r3
 800f56c:	46bd      	mov	sp, r7
 800f56e:	b007      	add	sp, #28
 800f570:	bd90      	pop	{r4, r7, pc}

0800f572 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f572:	b580      	push	{r7, lr}
 800f574:	b084      	sub	sp, #16
 800f576:	af00      	add	r7, sp, #0
 800f578:	60f8      	str	r0, [r7, #12]
 800f57a:	60b9      	str	r1, [r7, #8]
 800f57c:	607a      	str	r2, [r7, #4]
 800f57e:	001a      	movs	r2, r3
 800f580:	1cfb      	adds	r3, r7, #3
 800f582:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f584:	68bb      	ldr	r3, [r7, #8]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d103      	bne.n	800f592 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f58a:	69bb      	ldr	r3, [r7, #24]
 800f58c:	69ba      	ldr	r2, [r7, #24]
 800f58e:	601a      	str	r2, [r3, #0]
 800f590:	e002      	b.n	800f598 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	68fa      	ldr	r2, [r7, #12]
 800f59c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f59e:	69bb      	ldr	r3, [r7, #24]
 800f5a0:	68ba      	ldr	r2, [r7, #8]
 800f5a2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f5a4:	69bb      	ldr	r3, [r7, #24]
 800f5a6:	2101      	movs	r1, #1
 800f5a8:	0018      	movs	r0, r3
 800f5aa:	f7ff ff42 	bl	800f432 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	1cfa      	adds	r2, r7, #3
 800f5b2:	214c      	movs	r1, #76	; 0x4c
 800f5b4:	7812      	ldrb	r2, [r2, #0]
 800f5b6:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f5b8:	46c0      	nop			; (mov r8, r8)
 800f5ba:	46bd      	mov	sp, r7
 800f5bc:	b004      	add	sp, #16
 800f5be:	bd80      	pop	{r7, pc}

0800f5c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b08a      	sub	sp, #40	; 0x28
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	60f8      	str	r0, [r7, #12]
 800f5c8:	60b9      	str	r1, [r7, #8]
 800f5ca:	607a      	str	r2, [r7, #4]
 800f5cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f5d6:	6a3b      	ldr	r3, [r7, #32]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d101      	bne.n	800f5e0 <xQueueGenericSend+0x20>
 800f5dc:	b672      	cpsid	i
 800f5de:	e7fe      	b.n	800f5de <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f5e0:	68bb      	ldr	r3, [r7, #8]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d103      	bne.n	800f5ee <xQueueGenericSend+0x2e>
 800f5e6:	6a3b      	ldr	r3, [r7, #32]
 800f5e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d101      	bne.n	800f5f2 <xQueueGenericSend+0x32>
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	e000      	b.n	800f5f4 <xQueueGenericSend+0x34>
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d101      	bne.n	800f5fc <xQueueGenericSend+0x3c>
 800f5f8:	b672      	cpsid	i
 800f5fa:	e7fe      	b.n	800f5fa <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	2b02      	cmp	r3, #2
 800f600:	d103      	bne.n	800f60a <xQueueGenericSend+0x4a>
 800f602:	6a3b      	ldr	r3, [r7, #32]
 800f604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f606:	2b01      	cmp	r3, #1
 800f608:	d101      	bne.n	800f60e <xQueueGenericSend+0x4e>
 800f60a:	2301      	movs	r3, #1
 800f60c:	e000      	b.n	800f610 <xQueueGenericSend+0x50>
 800f60e:	2300      	movs	r3, #0
 800f610:	2b00      	cmp	r3, #0
 800f612:	d101      	bne.n	800f618 <xQueueGenericSend+0x58>
 800f614:	b672      	cpsid	i
 800f616:	e7fe      	b.n	800f616 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f618:	f001 f8cc 	bl	80107b4 <xTaskGetSchedulerState>
 800f61c:	1e03      	subs	r3, r0, #0
 800f61e:	d102      	bne.n	800f626 <xQueueGenericSend+0x66>
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2b00      	cmp	r3, #0
 800f624:	d101      	bne.n	800f62a <xQueueGenericSend+0x6a>
 800f626:	2301      	movs	r3, #1
 800f628:	e000      	b.n	800f62c <xQueueGenericSend+0x6c>
 800f62a:	2300      	movs	r3, #0
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d101      	bne.n	800f634 <xQueueGenericSend+0x74>
 800f630:	b672      	cpsid	i
 800f632:	e7fe      	b.n	800f632 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f634:	f001 fd3c 	bl	80110b0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f638:	6a3b      	ldr	r3, [r7, #32]
 800f63a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f63c:	6a3b      	ldr	r3, [r7, #32]
 800f63e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f640:	429a      	cmp	r2, r3
 800f642:	d302      	bcc.n	800f64a <xQueueGenericSend+0x8a>
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	2b02      	cmp	r3, #2
 800f648:	d11e      	bne.n	800f688 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f64a:	683a      	ldr	r2, [r7, #0]
 800f64c:	68b9      	ldr	r1, [r7, #8]
 800f64e:	6a3b      	ldr	r3, [r7, #32]
 800f650:	0018      	movs	r0, r3
 800f652:	f000 f9a2 	bl	800f99a <prvCopyDataToQueue>
 800f656:	0003      	movs	r3, r0
 800f658:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f65a:	6a3b      	ldr	r3, [r7, #32]
 800f65c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d009      	beq.n	800f676 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f662:	6a3b      	ldr	r3, [r7, #32]
 800f664:	3324      	adds	r3, #36	; 0x24
 800f666:	0018      	movs	r0, r3
 800f668:	f000 ff10 	bl	801048c <xTaskRemoveFromEventList>
 800f66c:	1e03      	subs	r3, r0, #0
 800f66e:	d007      	beq.n	800f680 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f670:	f001 fd0e 	bl	8011090 <vPortYield>
 800f674:	e004      	b.n	800f680 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f676:	69fb      	ldr	r3, [r7, #28]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d001      	beq.n	800f680 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f67c:	f001 fd08 	bl	8011090 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f680:	f001 fd28 	bl	80110d4 <vPortExitCritical>
				return pdPASS;
 800f684:	2301      	movs	r3, #1
 800f686:	e05b      	b.n	800f740 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d103      	bne.n	800f696 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f68e:	f001 fd21 	bl	80110d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f692:	2300      	movs	r3, #0
 800f694:	e054      	b.n	800f740 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d106      	bne.n	800f6aa <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f69c:	2314      	movs	r3, #20
 800f69e:	18fb      	adds	r3, r7, r3
 800f6a0:	0018      	movs	r0, r3
 800f6a2:	f000 ff4f 	bl	8010544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f6aa:	f001 fd13 	bl	80110d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f6ae:	f000 fce9 	bl	8010084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f6b2:	f001 fcfd 	bl	80110b0 <vPortEnterCritical>
 800f6b6:	6a3b      	ldr	r3, [r7, #32]
 800f6b8:	2244      	movs	r2, #68	; 0x44
 800f6ba:	5c9b      	ldrb	r3, [r3, r2]
 800f6bc:	b25b      	sxtb	r3, r3
 800f6be:	3301      	adds	r3, #1
 800f6c0:	d103      	bne.n	800f6ca <xQueueGenericSend+0x10a>
 800f6c2:	6a3b      	ldr	r3, [r7, #32]
 800f6c4:	2244      	movs	r2, #68	; 0x44
 800f6c6:	2100      	movs	r1, #0
 800f6c8:	5499      	strb	r1, [r3, r2]
 800f6ca:	6a3b      	ldr	r3, [r7, #32]
 800f6cc:	2245      	movs	r2, #69	; 0x45
 800f6ce:	5c9b      	ldrb	r3, [r3, r2]
 800f6d0:	b25b      	sxtb	r3, r3
 800f6d2:	3301      	adds	r3, #1
 800f6d4:	d103      	bne.n	800f6de <xQueueGenericSend+0x11e>
 800f6d6:	6a3b      	ldr	r3, [r7, #32]
 800f6d8:	2245      	movs	r2, #69	; 0x45
 800f6da:	2100      	movs	r1, #0
 800f6dc:	5499      	strb	r1, [r3, r2]
 800f6de:	f001 fcf9 	bl	80110d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f6e2:	1d3a      	adds	r2, r7, #4
 800f6e4:	2314      	movs	r3, #20
 800f6e6:	18fb      	adds	r3, r7, r3
 800f6e8:	0011      	movs	r1, r2
 800f6ea:	0018      	movs	r0, r3
 800f6ec:	f000 ff3e 	bl	801056c <xTaskCheckForTimeOut>
 800f6f0:	1e03      	subs	r3, r0, #0
 800f6f2:	d11e      	bne.n	800f732 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f6f4:	6a3b      	ldr	r3, [r7, #32]
 800f6f6:	0018      	movs	r0, r3
 800f6f8:	f000 fa54 	bl	800fba4 <prvIsQueueFull>
 800f6fc:	1e03      	subs	r3, r0, #0
 800f6fe:	d011      	beq.n	800f724 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f700:	6a3b      	ldr	r3, [r7, #32]
 800f702:	3310      	adds	r3, #16
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	0011      	movs	r1, r2
 800f708:	0018      	movs	r0, r3
 800f70a:	f000 fe7b 	bl	8010404 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f70e:	6a3b      	ldr	r3, [r7, #32]
 800f710:	0018      	movs	r0, r3
 800f712:	f000 f9d3 	bl	800fabc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f716:	f000 fcc1 	bl	801009c <xTaskResumeAll>
 800f71a:	1e03      	subs	r3, r0, #0
 800f71c:	d18a      	bne.n	800f634 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800f71e:	f001 fcb7 	bl	8011090 <vPortYield>
 800f722:	e787      	b.n	800f634 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f724:	6a3b      	ldr	r3, [r7, #32]
 800f726:	0018      	movs	r0, r3
 800f728:	f000 f9c8 	bl	800fabc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f72c:	f000 fcb6 	bl	801009c <xTaskResumeAll>
 800f730:	e780      	b.n	800f634 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f732:	6a3b      	ldr	r3, [r7, #32]
 800f734:	0018      	movs	r0, r3
 800f736:	f000 f9c1 	bl	800fabc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f73a:	f000 fcaf 	bl	801009c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f73e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f740:	0018      	movs	r0, r3
 800f742:	46bd      	mov	sp, r7
 800f744:	b00a      	add	sp, #40	; 0x28
 800f746:	bd80      	pop	{r7, pc}

0800f748 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f748:	b590      	push	{r4, r7, lr}
 800f74a:	b08b      	sub	sp, #44	; 0x2c
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	60f8      	str	r0, [r7, #12]
 800f750:	60b9      	str	r1, [r7, #8]
 800f752:	607a      	str	r2, [r7, #4]
 800f754:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800f75a:	6a3b      	ldr	r3, [r7, #32]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d101      	bne.n	800f764 <xQueueGenericSendFromISR+0x1c>
 800f760:	b672      	cpsid	i
 800f762:	e7fe      	b.n	800f762 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f764:	68bb      	ldr	r3, [r7, #8]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d103      	bne.n	800f772 <xQueueGenericSendFromISR+0x2a>
 800f76a:	6a3b      	ldr	r3, [r7, #32]
 800f76c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d101      	bne.n	800f776 <xQueueGenericSendFromISR+0x2e>
 800f772:	2301      	movs	r3, #1
 800f774:	e000      	b.n	800f778 <xQueueGenericSendFromISR+0x30>
 800f776:	2300      	movs	r3, #0
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d101      	bne.n	800f780 <xQueueGenericSendFromISR+0x38>
 800f77c:	b672      	cpsid	i
 800f77e:	e7fe      	b.n	800f77e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	2b02      	cmp	r3, #2
 800f784:	d103      	bne.n	800f78e <xQueueGenericSendFromISR+0x46>
 800f786:	6a3b      	ldr	r3, [r7, #32]
 800f788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f78a:	2b01      	cmp	r3, #1
 800f78c:	d101      	bne.n	800f792 <xQueueGenericSendFromISR+0x4a>
 800f78e:	2301      	movs	r3, #1
 800f790:	e000      	b.n	800f794 <xQueueGenericSendFromISR+0x4c>
 800f792:	2300      	movs	r3, #0
 800f794:	2b00      	cmp	r3, #0
 800f796:	d101      	bne.n	800f79c <xQueueGenericSendFromISR+0x54>
 800f798:	b672      	cpsid	i
 800f79a:	e7fe      	b.n	800f79a <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f79c:	f001 fcb2 	bl	8011104 <ulSetInterruptMaskFromISR>
 800f7a0:	0003      	movs	r3, r0
 800f7a2:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f7a4:	6a3b      	ldr	r3, [r7, #32]
 800f7a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f7a8:	6a3b      	ldr	r3, [r7, #32]
 800f7aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7ac:	429a      	cmp	r2, r3
 800f7ae:	d302      	bcc.n	800f7b6 <xQueueGenericSendFromISR+0x6e>
 800f7b0:	683b      	ldr	r3, [r7, #0]
 800f7b2:	2b02      	cmp	r3, #2
 800f7b4:	d131      	bne.n	800f81a <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f7b6:	241b      	movs	r4, #27
 800f7b8:	193b      	adds	r3, r7, r4
 800f7ba:	6a3a      	ldr	r2, [r7, #32]
 800f7bc:	2145      	movs	r1, #69	; 0x45
 800f7be:	5c52      	ldrb	r2, [r2, r1]
 800f7c0:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7c2:	6a3b      	ldr	r3, [r7, #32]
 800f7c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f7c6:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f7c8:	683a      	ldr	r2, [r7, #0]
 800f7ca:	68b9      	ldr	r1, [r7, #8]
 800f7cc:	6a3b      	ldr	r3, [r7, #32]
 800f7ce:	0018      	movs	r0, r3
 800f7d0:	f000 f8e3 	bl	800f99a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f7d4:	193b      	adds	r3, r7, r4
 800f7d6:	781b      	ldrb	r3, [r3, #0]
 800f7d8:	b25b      	sxtb	r3, r3
 800f7da:	3301      	adds	r3, #1
 800f7dc:	d111      	bne.n	800f802 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f7de:	6a3b      	ldr	r3, [r7, #32]
 800f7e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d016      	beq.n	800f814 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f7e6:	6a3b      	ldr	r3, [r7, #32]
 800f7e8:	3324      	adds	r3, #36	; 0x24
 800f7ea:	0018      	movs	r0, r3
 800f7ec:	f000 fe4e 	bl	801048c <xTaskRemoveFromEventList>
 800f7f0:	1e03      	subs	r3, r0, #0
 800f7f2:	d00f      	beq.n	800f814 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d00c      	beq.n	800f814 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	2201      	movs	r2, #1
 800f7fe:	601a      	str	r2, [r3, #0]
 800f800:	e008      	b.n	800f814 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f802:	231b      	movs	r3, #27
 800f804:	18fb      	adds	r3, r7, r3
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	3301      	adds	r3, #1
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	b259      	sxtb	r1, r3
 800f80e:	6a3b      	ldr	r3, [r7, #32]
 800f810:	2245      	movs	r2, #69	; 0x45
 800f812:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800f814:	2301      	movs	r3, #1
 800f816:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800f818:	e001      	b.n	800f81e <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f81a:	2300      	movs	r3, #0
 800f81c:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800f81e:	69fb      	ldr	r3, [r7, #28]
 800f820:	0018      	movs	r0, r3
 800f822:	f001 fc75 	bl	8011110 <vClearInterruptMaskFromISR>

	return xReturn;
 800f826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f828:	0018      	movs	r0, r3
 800f82a:	46bd      	mov	sp, r7
 800f82c:	b00b      	add	sp, #44	; 0x2c
 800f82e:	bd90      	pop	{r4, r7, pc}

0800f830 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f830:	b580      	push	{r7, lr}
 800f832:	b08a      	sub	sp, #40	; 0x28
 800f834:	af00      	add	r7, sp, #0
 800f836:	60f8      	str	r0, [r7, #12]
 800f838:	60b9      	str	r1, [r7, #8]
 800f83a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f83c:	2300      	movs	r3, #0
 800f83e:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f844:	6a3b      	ldr	r3, [r7, #32]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d101      	bne.n	800f84e <xQueueReceive+0x1e>
 800f84a:	b672      	cpsid	i
 800f84c:	e7fe      	b.n	800f84c <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f84e:	68bb      	ldr	r3, [r7, #8]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d103      	bne.n	800f85c <xQueueReceive+0x2c>
 800f854:	6a3b      	ldr	r3, [r7, #32]
 800f856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d101      	bne.n	800f860 <xQueueReceive+0x30>
 800f85c:	2301      	movs	r3, #1
 800f85e:	e000      	b.n	800f862 <xQueueReceive+0x32>
 800f860:	2300      	movs	r3, #0
 800f862:	2b00      	cmp	r3, #0
 800f864:	d101      	bne.n	800f86a <xQueueReceive+0x3a>
 800f866:	b672      	cpsid	i
 800f868:	e7fe      	b.n	800f868 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f86a:	f000 ffa3 	bl	80107b4 <xTaskGetSchedulerState>
 800f86e:	1e03      	subs	r3, r0, #0
 800f870:	d102      	bne.n	800f878 <xQueueReceive+0x48>
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d101      	bne.n	800f87c <xQueueReceive+0x4c>
 800f878:	2301      	movs	r3, #1
 800f87a:	e000      	b.n	800f87e <xQueueReceive+0x4e>
 800f87c:	2300      	movs	r3, #0
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d101      	bne.n	800f886 <xQueueReceive+0x56>
 800f882:	b672      	cpsid	i
 800f884:	e7fe      	b.n	800f884 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f886:	f001 fc13 	bl	80110b0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f88a:	6a3b      	ldr	r3, [r7, #32]
 800f88c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f88e:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f890:	69fb      	ldr	r3, [r7, #28]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d01a      	beq.n	800f8cc <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f896:	68ba      	ldr	r2, [r7, #8]
 800f898:	6a3b      	ldr	r3, [r7, #32]
 800f89a:	0011      	movs	r1, r2
 800f89c:	0018      	movs	r0, r3
 800f89e:	f000 f8e7 	bl	800fa70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f8a2:	69fb      	ldr	r3, [r7, #28]
 800f8a4:	1e5a      	subs	r2, r3, #1
 800f8a6:	6a3b      	ldr	r3, [r7, #32]
 800f8a8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f8aa:	6a3b      	ldr	r3, [r7, #32]
 800f8ac:	691b      	ldr	r3, [r3, #16]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d008      	beq.n	800f8c4 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f8b2:	6a3b      	ldr	r3, [r7, #32]
 800f8b4:	3310      	adds	r3, #16
 800f8b6:	0018      	movs	r0, r3
 800f8b8:	f000 fde8 	bl	801048c <xTaskRemoveFromEventList>
 800f8bc:	1e03      	subs	r3, r0, #0
 800f8be:	d001      	beq.n	800f8c4 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f8c0:	f001 fbe6 	bl	8011090 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f8c4:	f001 fc06 	bl	80110d4 <vPortExitCritical>
				return pdPASS;
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	e062      	b.n	800f992 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d103      	bne.n	800f8da <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f8d2:	f001 fbff 	bl	80110d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	e05b      	b.n	800f992 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d106      	bne.n	800f8ee <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f8e0:	2314      	movs	r3, #20
 800f8e2:	18fb      	adds	r3, r7, r3
 800f8e4:	0018      	movs	r0, r3
 800f8e6:	f000 fe2d 	bl	8010544 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f8ea:	2301      	movs	r3, #1
 800f8ec:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f8ee:	f001 fbf1 	bl	80110d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f8f2:	f000 fbc7 	bl	8010084 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f8f6:	f001 fbdb 	bl	80110b0 <vPortEnterCritical>
 800f8fa:	6a3b      	ldr	r3, [r7, #32]
 800f8fc:	2244      	movs	r2, #68	; 0x44
 800f8fe:	5c9b      	ldrb	r3, [r3, r2]
 800f900:	b25b      	sxtb	r3, r3
 800f902:	3301      	adds	r3, #1
 800f904:	d103      	bne.n	800f90e <xQueueReceive+0xde>
 800f906:	6a3b      	ldr	r3, [r7, #32]
 800f908:	2244      	movs	r2, #68	; 0x44
 800f90a:	2100      	movs	r1, #0
 800f90c:	5499      	strb	r1, [r3, r2]
 800f90e:	6a3b      	ldr	r3, [r7, #32]
 800f910:	2245      	movs	r2, #69	; 0x45
 800f912:	5c9b      	ldrb	r3, [r3, r2]
 800f914:	b25b      	sxtb	r3, r3
 800f916:	3301      	adds	r3, #1
 800f918:	d103      	bne.n	800f922 <xQueueReceive+0xf2>
 800f91a:	6a3b      	ldr	r3, [r7, #32]
 800f91c:	2245      	movs	r2, #69	; 0x45
 800f91e:	2100      	movs	r1, #0
 800f920:	5499      	strb	r1, [r3, r2]
 800f922:	f001 fbd7 	bl	80110d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f926:	1d3a      	adds	r2, r7, #4
 800f928:	2314      	movs	r3, #20
 800f92a:	18fb      	adds	r3, r7, r3
 800f92c:	0011      	movs	r1, r2
 800f92e:	0018      	movs	r0, r3
 800f930:	f000 fe1c 	bl	801056c <xTaskCheckForTimeOut>
 800f934:	1e03      	subs	r3, r0, #0
 800f936:	d11e      	bne.n	800f976 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f938:	6a3b      	ldr	r3, [r7, #32]
 800f93a:	0018      	movs	r0, r3
 800f93c:	f000 f91c 	bl	800fb78 <prvIsQueueEmpty>
 800f940:	1e03      	subs	r3, r0, #0
 800f942:	d011      	beq.n	800f968 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f944:	6a3b      	ldr	r3, [r7, #32]
 800f946:	3324      	adds	r3, #36	; 0x24
 800f948:	687a      	ldr	r2, [r7, #4]
 800f94a:	0011      	movs	r1, r2
 800f94c:	0018      	movs	r0, r3
 800f94e:	f000 fd59 	bl	8010404 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f952:	6a3b      	ldr	r3, [r7, #32]
 800f954:	0018      	movs	r0, r3
 800f956:	f000 f8b1 	bl	800fabc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f95a:	f000 fb9f 	bl	801009c <xTaskResumeAll>
 800f95e:	1e03      	subs	r3, r0, #0
 800f960:	d191      	bne.n	800f886 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800f962:	f001 fb95 	bl	8011090 <vPortYield>
 800f966:	e78e      	b.n	800f886 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f968:	6a3b      	ldr	r3, [r7, #32]
 800f96a:	0018      	movs	r0, r3
 800f96c:	f000 f8a6 	bl	800fabc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f970:	f000 fb94 	bl	801009c <xTaskResumeAll>
 800f974:	e787      	b.n	800f886 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f976:	6a3b      	ldr	r3, [r7, #32]
 800f978:	0018      	movs	r0, r3
 800f97a:	f000 f89f 	bl	800fabc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f97e:	f000 fb8d 	bl	801009c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f982:	6a3b      	ldr	r3, [r7, #32]
 800f984:	0018      	movs	r0, r3
 800f986:	f000 f8f7 	bl	800fb78 <prvIsQueueEmpty>
 800f98a:	1e03      	subs	r3, r0, #0
 800f98c:	d100      	bne.n	800f990 <xQueueReceive+0x160>
 800f98e:	e77a      	b.n	800f886 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f990:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f992:	0018      	movs	r0, r3
 800f994:	46bd      	mov	sp, r7
 800f996:	b00a      	add	sp, #40	; 0x28
 800f998:	bd80      	pop	{r7, pc}

0800f99a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f99a:	b580      	push	{r7, lr}
 800f99c:	b086      	sub	sp, #24
 800f99e:	af00      	add	r7, sp, #0
 800f9a0:	60f8      	str	r0, [r7, #12]
 800f9a2:	60b9      	str	r1, [r7, #8]
 800f9a4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9ae:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d10e      	bne.n	800f9d6 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d14e      	bne.n	800fa5e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	689b      	ldr	r3, [r3, #8]
 800f9c4:	0018      	movs	r0, r3
 800f9c6:	f000 ff11 	bl	80107ec <xTaskPriorityDisinherit>
 800f9ca:	0003      	movs	r3, r0
 800f9cc:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	2200      	movs	r2, #0
 800f9d2:	609a      	str	r2, [r3, #8]
 800f9d4:	e043      	b.n	800fa5e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d119      	bne.n	800fa10 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	6858      	ldr	r0, [r3, #4]
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f9e4:	68bb      	ldr	r3, [r7, #8]
 800f9e6:	0019      	movs	r1, r3
 800f9e8:	f001 fff0 	bl	80119cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	685a      	ldr	r2, [r3, #4]
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9f4:	18d2      	adds	r2, r2, r3
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f9fa:	68fb      	ldr	r3, [r7, #12]
 800f9fc:	685a      	ldr	r2, [r3, #4]
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	689b      	ldr	r3, [r3, #8]
 800fa02:	429a      	cmp	r2, r3
 800fa04:	d32b      	bcc.n	800fa5e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	681a      	ldr	r2, [r3, #0]
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	605a      	str	r2, [r3, #4]
 800fa0e:	e026      	b.n	800fa5e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	68d8      	ldr	r0, [r3, #12]
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800fa18:	68bb      	ldr	r3, [r7, #8]
 800fa1a:	0019      	movs	r1, r3
 800fa1c:	f001 ffd6 	bl	80119cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	68da      	ldr	r2, [r3, #12]
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa28:	425b      	negs	r3, r3
 800fa2a:	18d2      	adds	r2, r2, r3
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	68da      	ldr	r2, [r3, #12]
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	429a      	cmp	r2, r3
 800fa3a:	d207      	bcs.n	800fa4c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	689a      	ldr	r2, [r3, #8]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa44:	425b      	negs	r3, r3
 800fa46:	18d2      	adds	r2, r2, r3
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	2b02      	cmp	r3, #2
 800fa50:	d105      	bne.n	800fa5e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa52:	693b      	ldr	r3, [r7, #16]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d002      	beq.n	800fa5e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	3b01      	subs	r3, #1
 800fa5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fa5e:	693b      	ldr	r3, [r7, #16]
 800fa60:	1c5a      	adds	r2, r3, #1
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fa66:	697b      	ldr	r3, [r7, #20]
}
 800fa68:	0018      	movs	r0, r3
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	b006      	add	sp, #24
 800fa6e:	bd80      	pop	{r7, pc}

0800fa70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b082      	sub	sp, #8
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
 800fa78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d018      	beq.n	800fab4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	68da      	ldr	r2, [r3, #12]
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa8a:	18d2      	adds	r2, r2, r3
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	68da      	ldr	r2, [r3, #12]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	689b      	ldr	r3, [r3, #8]
 800fa98:	429a      	cmp	r2, r3
 800fa9a:	d303      	bcc.n	800faa4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	68d9      	ldr	r1, [r3, #12]
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800faac:	683b      	ldr	r3, [r7, #0]
 800faae:	0018      	movs	r0, r3
 800fab0:	f001 ff8c 	bl	80119cc <memcpy>
	}
}
 800fab4:	46c0      	nop			; (mov r8, r8)
 800fab6:	46bd      	mov	sp, r7
 800fab8:	b002      	add	sp, #8
 800faba:	bd80      	pop	{r7, pc}

0800fabc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b084      	sub	sp, #16
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fac4:	f001 faf4 	bl	80110b0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fac8:	230f      	movs	r3, #15
 800faca:	18fb      	adds	r3, r7, r3
 800facc:	687a      	ldr	r2, [r7, #4]
 800face:	2145      	movs	r1, #69	; 0x45
 800fad0:	5c52      	ldrb	r2, [r2, r1]
 800fad2:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fad4:	e013      	b.n	800fafe <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d016      	beq.n	800fb0c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	3324      	adds	r3, #36	; 0x24
 800fae2:	0018      	movs	r0, r3
 800fae4:	f000 fcd2 	bl	801048c <xTaskRemoveFromEventList>
 800fae8:	1e03      	subs	r3, r0, #0
 800faea:	d001      	beq.n	800faf0 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800faec:	f000 fd8e 	bl	801060c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800faf0:	210f      	movs	r1, #15
 800faf2:	187b      	adds	r3, r7, r1
 800faf4:	781b      	ldrb	r3, [r3, #0]
 800faf6:	3b01      	subs	r3, #1
 800faf8:	b2da      	uxtb	r2, r3
 800fafa:	187b      	adds	r3, r7, r1
 800fafc:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fafe:	230f      	movs	r3, #15
 800fb00:	18fb      	adds	r3, r7, r3
 800fb02:	781b      	ldrb	r3, [r3, #0]
 800fb04:	b25b      	sxtb	r3, r3
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	dce5      	bgt.n	800fad6 <prvUnlockQueue+0x1a>
 800fb0a:	e000      	b.n	800fb0e <prvUnlockQueue+0x52>
					break;
 800fb0c:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	2245      	movs	r2, #69	; 0x45
 800fb12:	21ff      	movs	r1, #255	; 0xff
 800fb14:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fb16:	f001 fadd 	bl	80110d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fb1a:	f001 fac9 	bl	80110b0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fb1e:	230e      	movs	r3, #14
 800fb20:	18fb      	adds	r3, r7, r3
 800fb22:	687a      	ldr	r2, [r7, #4]
 800fb24:	2144      	movs	r1, #68	; 0x44
 800fb26:	5c52      	ldrb	r2, [r2, r1]
 800fb28:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb2a:	e013      	b.n	800fb54 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	691b      	ldr	r3, [r3, #16]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d016      	beq.n	800fb62 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	3310      	adds	r3, #16
 800fb38:	0018      	movs	r0, r3
 800fb3a:	f000 fca7 	bl	801048c <xTaskRemoveFromEventList>
 800fb3e:	1e03      	subs	r3, r0, #0
 800fb40:	d001      	beq.n	800fb46 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800fb42:	f000 fd63 	bl	801060c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fb46:	210e      	movs	r1, #14
 800fb48:	187b      	adds	r3, r7, r1
 800fb4a:	781b      	ldrb	r3, [r3, #0]
 800fb4c:	3b01      	subs	r3, #1
 800fb4e:	b2da      	uxtb	r2, r3
 800fb50:	187b      	adds	r3, r7, r1
 800fb52:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb54:	230e      	movs	r3, #14
 800fb56:	18fb      	adds	r3, r7, r3
 800fb58:	781b      	ldrb	r3, [r3, #0]
 800fb5a:	b25b      	sxtb	r3, r3
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	dce5      	bgt.n	800fb2c <prvUnlockQueue+0x70>
 800fb60:	e000      	b.n	800fb64 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800fb62:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	2244      	movs	r2, #68	; 0x44
 800fb68:	21ff      	movs	r1, #255	; 0xff
 800fb6a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800fb6c:	f001 fab2 	bl	80110d4 <vPortExitCritical>
}
 800fb70:	46c0      	nop			; (mov r8, r8)
 800fb72:	46bd      	mov	sp, r7
 800fb74:	b004      	add	sp, #16
 800fb76:	bd80      	pop	{r7, pc}

0800fb78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fb78:	b580      	push	{r7, lr}
 800fb7a:	b084      	sub	sp, #16
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb80:	f001 fa96 	bl	80110b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d102      	bne.n	800fb92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fb8c:	2301      	movs	r3, #1
 800fb8e:	60fb      	str	r3, [r7, #12]
 800fb90:	e001      	b.n	800fb96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fb92:	2300      	movs	r3, #0
 800fb94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fb96:	f001 fa9d 	bl	80110d4 <vPortExitCritical>

	return xReturn;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
}
 800fb9c:	0018      	movs	r0, r3
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	b004      	add	sp, #16
 800fba2:	bd80      	pop	{r7, pc}

0800fba4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fbac:	f001 fa80 	bl	80110b0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fbb8:	429a      	cmp	r2, r3
 800fbba:	d102      	bne.n	800fbc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fbbc:	2301      	movs	r3, #1
 800fbbe:	60fb      	str	r3, [r7, #12]
 800fbc0:	e001      	b.n	800fbc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fbc6:	f001 fa85 	bl	80110d4 <vPortExitCritical>

	return xReturn;
 800fbca:	68fb      	ldr	r3, [r7, #12]
}
 800fbcc:	0018      	movs	r0, r3
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	b004      	add	sp, #16
 800fbd2:	bd80      	pop	{r7, pc}

0800fbd4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	b084      	sub	sp, #16
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fbde:	2300      	movs	r3, #0
 800fbe0:	60fb      	str	r3, [r7, #12]
 800fbe2:	e015      	b.n	800fc10 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fbe4:	4b0e      	ldr	r3, [pc, #56]	; (800fc20 <vQueueAddToRegistry+0x4c>)
 800fbe6:	68fa      	ldr	r2, [r7, #12]
 800fbe8:	00d2      	lsls	r2, r2, #3
 800fbea:	58d3      	ldr	r3, [r2, r3]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d10c      	bne.n	800fc0a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fbf0:	4b0b      	ldr	r3, [pc, #44]	; (800fc20 <vQueueAddToRegistry+0x4c>)
 800fbf2:	68fa      	ldr	r2, [r7, #12]
 800fbf4:	00d2      	lsls	r2, r2, #3
 800fbf6:	6839      	ldr	r1, [r7, #0]
 800fbf8:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fbfa:	4a09      	ldr	r2, [pc, #36]	; (800fc20 <vQueueAddToRegistry+0x4c>)
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	00db      	lsls	r3, r3, #3
 800fc00:	18d3      	adds	r3, r2, r3
 800fc02:	3304      	adds	r3, #4
 800fc04:	687a      	ldr	r2, [r7, #4]
 800fc06:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fc08:	e006      	b.n	800fc18 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	3301      	adds	r3, #1
 800fc0e:	60fb      	str	r3, [r7, #12]
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	2b07      	cmp	r3, #7
 800fc14:	d9e6      	bls.n	800fbe4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fc16:	46c0      	nop			; (mov r8, r8)
 800fc18:	46c0      	nop			; (mov r8, r8)
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	b004      	add	sp, #16
 800fc1e:	bd80      	pop	{r7, pc}
 800fc20:	20005834 	.word	0x20005834

0800fc24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b086      	sub	sp, #24
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	60f8      	str	r0, [r7, #12]
 800fc2c:	60b9      	str	r1, [r7, #8]
 800fc2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fc34:	f001 fa3c 	bl	80110b0 <vPortEnterCritical>
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	2244      	movs	r2, #68	; 0x44
 800fc3c:	5c9b      	ldrb	r3, [r3, r2]
 800fc3e:	b25b      	sxtb	r3, r3
 800fc40:	3301      	adds	r3, #1
 800fc42:	d103      	bne.n	800fc4c <vQueueWaitForMessageRestricted+0x28>
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	2244      	movs	r2, #68	; 0x44
 800fc48:	2100      	movs	r1, #0
 800fc4a:	5499      	strb	r1, [r3, r2]
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	2245      	movs	r2, #69	; 0x45
 800fc50:	5c9b      	ldrb	r3, [r3, r2]
 800fc52:	b25b      	sxtb	r3, r3
 800fc54:	3301      	adds	r3, #1
 800fc56:	d103      	bne.n	800fc60 <vQueueWaitForMessageRestricted+0x3c>
 800fc58:	697b      	ldr	r3, [r7, #20]
 800fc5a:	2245      	movs	r2, #69	; 0x45
 800fc5c:	2100      	movs	r1, #0
 800fc5e:	5499      	strb	r1, [r3, r2]
 800fc60:	f001 fa38 	bl	80110d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fc64:	697b      	ldr	r3, [r7, #20]
 800fc66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d106      	bne.n	800fc7a <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fc6c:	697b      	ldr	r3, [r7, #20]
 800fc6e:	3324      	adds	r3, #36	; 0x24
 800fc70:	687a      	ldr	r2, [r7, #4]
 800fc72:	68b9      	ldr	r1, [r7, #8]
 800fc74:	0018      	movs	r0, r3
 800fc76:	f000 fbe3 	bl	8010440 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fc7a:	697b      	ldr	r3, [r7, #20]
 800fc7c:	0018      	movs	r0, r3
 800fc7e:	f7ff ff1d 	bl	800fabc <prvUnlockQueue>
	}
 800fc82:	46c0      	nop			; (mov r8, r8)
 800fc84:	46bd      	mov	sp, r7
 800fc86:	b006      	add	sp, #24
 800fc88:	bd80      	pop	{r7, pc}

0800fc8a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fc8a:	b590      	push	{r4, r7, lr}
 800fc8c:	b08d      	sub	sp, #52	; 0x34
 800fc8e:	af04      	add	r7, sp, #16
 800fc90:	60f8      	str	r0, [r7, #12]
 800fc92:	60b9      	str	r1, [r7, #8]
 800fc94:	607a      	str	r2, [r7, #4]
 800fc96:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fc98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d101      	bne.n	800fca2 <xTaskCreateStatic+0x18>
 800fc9e:	b672      	cpsid	i
 800fca0:	e7fe      	b.n	800fca0 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800fca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d101      	bne.n	800fcac <xTaskCreateStatic+0x22>
 800fca8:	b672      	cpsid	i
 800fcaa:	e7fe      	b.n	800fcaa <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fcac:	235c      	movs	r3, #92	; 0x5c
 800fcae:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fcb0:	697b      	ldr	r3, [r7, #20]
 800fcb2:	2b5c      	cmp	r3, #92	; 0x5c
 800fcb4:	d001      	beq.n	800fcba <xTaskCreateStatic+0x30>
 800fcb6:	b672      	cpsid	i
 800fcb8:	e7fe      	b.n	800fcb8 <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fcba:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d020      	beq.n	800fd04 <xTaskCreateStatic+0x7a>
 800fcc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d01d      	beq.n	800fd04 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fcc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcca:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fcd0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fcd2:	69fb      	ldr	r3, [r7, #28]
 800fcd4:	2259      	movs	r2, #89	; 0x59
 800fcd6:	2102      	movs	r1, #2
 800fcd8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fcda:	683c      	ldr	r4, [r7, #0]
 800fcdc:	687a      	ldr	r2, [r7, #4]
 800fcde:	68b9      	ldr	r1, [r7, #8]
 800fce0:	68f8      	ldr	r0, [r7, #12]
 800fce2:	2300      	movs	r3, #0
 800fce4:	9303      	str	r3, [sp, #12]
 800fce6:	69fb      	ldr	r3, [r7, #28]
 800fce8:	9302      	str	r3, [sp, #8]
 800fcea:	2318      	movs	r3, #24
 800fcec:	18fb      	adds	r3, r7, r3
 800fcee:	9301      	str	r3, [sp, #4]
 800fcf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf2:	9300      	str	r3, [sp, #0]
 800fcf4:	0023      	movs	r3, r4
 800fcf6:	f000 f859 	bl	800fdac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fcfa:	69fb      	ldr	r3, [r7, #28]
 800fcfc:	0018      	movs	r0, r3
 800fcfe:	f000 f8df 	bl	800fec0 <prvAddNewTaskToReadyList>
 800fd02:	e001      	b.n	800fd08 <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800fd04:	2300      	movs	r3, #0
 800fd06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fd08:	69bb      	ldr	r3, [r7, #24]
	}
 800fd0a:	0018      	movs	r0, r3
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	b009      	add	sp, #36	; 0x24
 800fd10:	bd90      	pop	{r4, r7, pc}

0800fd12 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fd12:	b590      	push	{r4, r7, lr}
 800fd14:	b08d      	sub	sp, #52	; 0x34
 800fd16:	af04      	add	r7, sp, #16
 800fd18:	60f8      	str	r0, [r7, #12]
 800fd1a:	60b9      	str	r1, [r7, #8]
 800fd1c:	603b      	str	r3, [r7, #0]
 800fd1e:	1dbb      	adds	r3, r7, #6
 800fd20:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fd22:	1dbb      	adds	r3, r7, #6
 800fd24:	881b      	ldrh	r3, [r3, #0]
 800fd26:	009b      	lsls	r3, r3, #2
 800fd28:	0018      	movs	r0, r3
 800fd2a:	f001 fa59 	bl	80111e0 <pvPortMalloc>
 800fd2e:	0003      	movs	r3, r0
 800fd30:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d010      	beq.n	800fd5a <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fd38:	205c      	movs	r0, #92	; 0x5c
 800fd3a:	f001 fa51 	bl	80111e0 <pvPortMalloc>
 800fd3e:	0003      	movs	r3, r0
 800fd40:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800fd42:	69fb      	ldr	r3, [r7, #28]
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d003      	beq.n	800fd50 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fd48:	69fb      	ldr	r3, [r7, #28]
 800fd4a:	697a      	ldr	r2, [r7, #20]
 800fd4c:	631a      	str	r2, [r3, #48]	; 0x30
 800fd4e:	e006      	b.n	800fd5e <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	0018      	movs	r0, r3
 800fd54:	f001 faf6 	bl	8011344 <vPortFree>
 800fd58:	e001      	b.n	800fd5e <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fd5e:	69fb      	ldr	r3, [r7, #28]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d01a      	beq.n	800fd9a <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	2259      	movs	r2, #89	; 0x59
 800fd68:	2100      	movs	r1, #0
 800fd6a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fd6c:	1dbb      	adds	r3, r7, #6
 800fd6e:	881a      	ldrh	r2, [r3, #0]
 800fd70:	683c      	ldr	r4, [r7, #0]
 800fd72:	68b9      	ldr	r1, [r7, #8]
 800fd74:	68f8      	ldr	r0, [r7, #12]
 800fd76:	2300      	movs	r3, #0
 800fd78:	9303      	str	r3, [sp, #12]
 800fd7a:	69fb      	ldr	r3, [r7, #28]
 800fd7c:	9302      	str	r3, [sp, #8]
 800fd7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd80:	9301      	str	r3, [sp, #4]
 800fd82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd84:	9300      	str	r3, [sp, #0]
 800fd86:	0023      	movs	r3, r4
 800fd88:	f000 f810 	bl	800fdac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fd8c:	69fb      	ldr	r3, [r7, #28]
 800fd8e:	0018      	movs	r0, r3
 800fd90:	f000 f896 	bl	800fec0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fd94:	2301      	movs	r3, #1
 800fd96:	61bb      	str	r3, [r7, #24]
 800fd98:	e002      	b.n	800fda0 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	425b      	negs	r3, r3
 800fd9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fda0:	69bb      	ldr	r3, [r7, #24]
	}
 800fda2:	0018      	movs	r0, r3
 800fda4:	46bd      	mov	sp, r7
 800fda6:	b009      	add	sp, #36	; 0x24
 800fda8:	bd90      	pop	{r4, r7, pc}
	...

0800fdac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fdac:	b580      	push	{r7, lr}
 800fdae:	b086      	sub	sp, #24
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	60f8      	str	r0, [r7, #12]
 800fdb4:	60b9      	str	r1, [r7, #8]
 800fdb6:	607a      	str	r2, [r7, #4]
 800fdb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fdba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	009b      	lsls	r3, r3, #2
 800fdc2:	001a      	movs	r2, r3
 800fdc4:	21a5      	movs	r1, #165	; 0xa5
 800fdc6:	f001 fe1d 	bl	8011a04 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	493a      	ldr	r1, [pc, #232]	; (800febc <prvInitialiseNewTask+0x110>)
 800fdd2:	468c      	mov	ip, r1
 800fdd4:	4463      	add	r3, ip
 800fdd6:	009b      	lsls	r3, r3, #2
 800fdd8:	18d3      	adds	r3, r2, r3
 800fdda:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fddc:	693b      	ldr	r3, [r7, #16]
 800fdde:	2207      	movs	r2, #7
 800fde0:	4393      	bics	r3, r2
 800fde2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fde4:	693b      	ldr	r3, [r7, #16]
 800fde6:	2207      	movs	r2, #7
 800fde8:	4013      	ands	r3, r2
 800fdea:	d001      	beq.n	800fdf0 <prvInitialiseNewTask+0x44>
 800fdec:	b672      	cpsid	i
 800fdee:	e7fe      	b.n	800fdee <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fdf0:	68bb      	ldr	r3, [r7, #8]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d020      	beq.n	800fe38 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fdf6:	2300      	movs	r3, #0
 800fdf8:	617b      	str	r3, [r7, #20]
 800fdfa:	e013      	b.n	800fe24 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fdfc:	68ba      	ldr	r2, [r7, #8]
 800fdfe:	697b      	ldr	r3, [r7, #20]
 800fe00:	18d3      	adds	r3, r2, r3
 800fe02:	7818      	ldrb	r0, [r3, #0]
 800fe04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe06:	2134      	movs	r1, #52	; 0x34
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	18d3      	adds	r3, r2, r3
 800fe0c:	185b      	adds	r3, r3, r1
 800fe0e:	1c02      	adds	r2, r0, #0
 800fe10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	697b      	ldr	r3, [r7, #20]
 800fe16:	18d3      	adds	r3, r2, r3
 800fe18:	781b      	ldrb	r3, [r3, #0]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d006      	beq.n	800fe2c <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	3301      	adds	r3, #1
 800fe22:	617b      	str	r3, [r7, #20]
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	2b0f      	cmp	r3, #15
 800fe28:	d9e8      	bls.n	800fdfc <prvInitialiseNewTask+0x50>
 800fe2a:	e000      	b.n	800fe2e <prvInitialiseNewTask+0x82>
			{
				break;
 800fe2c:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fe2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe30:	2243      	movs	r2, #67	; 0x43
 800fe32:	2100      	movs	r1, #0
 800fe34:	5499      	strb	r1, [r3, r2]
 800fe36:	e003      	b.n	800fe40 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fe38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe3a:	2234      	movs	r2, #52	; 0x34
 800fe3c:	2100      	movs	r1, #0
 800fe3e:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fe40:	6a3b      	ldr	r3, [r7, #32]
 800fe42:	2b37      	cmp	r3, #55	; 0x37
 800fe44:	d901      	bls.n	800fe4a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fe46:	2337      	movs	r3, #55	; 0x37
 800fe48:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fe4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe4c:	6a3a      	ldr	r2, [r7, #32]
 800fe4e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fe50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe52:	6a3a      	ldr	r2, [r7, #32]
 800fe54:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fe56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe58:	2200      	movs	r2, #0
 800fe5a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fe5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe5e:	3304      	adds	r3, #4
 800fe60:	0018      	movs	r0, r3
 800fe62:	f7ff fa5b 	bl	800f31c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fe66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe68:	3318      	adds	r3, #24
 800fe6a:	0018      	movs	r0, r3
 800fe6c:	f7ff fa56 	bl	800f31c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fe70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe76:	6a3b      	ldr	r3, [r7, #32]
 800fe78:	2238      	movs	r2, #56	; 0x38
 800fe7a:	1ad2      	subs	r2, r2, r3
 800fe7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fe80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fe84:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fe86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe88:	2200      	movs	r2, #0
 800fe8a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fe8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe8e:	2258      	movs	r2, #88	; 0x58
 800fe90:	2100      	movs	r1, #0
 800fe92:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fe94:	683a      	ldr	r2, [r7, #0]
 800fe96:	68f9      	ldr	r1, [r7, #12]
 800fe98:	693b      	ldr	r3, [r7, #16]
 800fe9a:	0018      	movs	r0, r3
 800fe9c:	f001 f86a 	bl	8010f74 <pxPortInitialiseStack>
 800fea0:	0002      	movs	r2, r0
 800fea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fea4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d002      	beq.n	800feb2 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800feac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800feb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800feb2:	46c0      	nop			; (mov r8, r8)
 800feb4:	46bd      	mov	sp, r7
 800feb6:	b006      	add	sp, #24
 800feb8:	bd80      	pop	{r7, pc}
 800feba:	46c0      	nop			; (mov r8, r8)
 800febc:	3fffffff 	.word	0x3fffffff

0800fec0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b082      	sub	sp, #8
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fec8:	f001 f8f2 	bl	80110b0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fecc:	4b2a      	ldr	r3, [pc, #168]	; (800ff78 <prvAddNewTaskToReadyList+0xb8>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	1c5a      	adds	r2, r3, #1
 800fed2:	4b29      	ldr	r3, [pc, #164]	; (800ff78 <prvAddNewTaskToReadyList+0xb8>)
 800fed4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800fed6:	4b29      	ldr	r3, [pc, #164]	; (800ff7c <prvAddNewTaskToReadyList+0xbc>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d109      	bne.n	800fef2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fede:	4b27      	ldr	r3, [pc, #156]	; (800ff7c <prvAddNewTaskToReadyList+0xbc>)
 800fee0:	687a      	ldr	r2, [r7, #4]
 800fee2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fee4:	4b24      	ldr	r3, [pc, #144]	; (800ff78 <prvAddNewTaskToReadyList+0xb8>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	2b01      	cmp	r3, #1
 800feea:	d110      	bne.n	800ff0e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800feec:	f000 fbaa 	bl	8010644 <prvInitialiseTaskLists>
 800fef0:	e00d      	b.n	800ff0e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fef2:	4b23      	ldr	r3, [pc, #140]	; (800ff80 <prvAddNewTaskToReadyList+0xc0>)
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d109      	bne.n	800ff0e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fefa:	4b20      	ldr	r3, [pc, #128]	; (800ff7c <prvAddNewTaskToReadyList+0xbc>)
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff04:	429a      	cmp	r2, r3
 800ff06:	d802      	bhi.n	800ff0e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ff08:	4b1c      	ldr	r3, [pc, #112]	; (800ff7c <prvAddNewTaskToReadyList+0xbc>)
 800ff0a:	687a      	ldr	r2, [r7, #4]
 800ff0c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ff0e:	4b1d      	ldr	r3, [pc, #116]	; (800ff84 <prvAddNewTaskToReadyList+0xc4>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	1c5a      	adds	r2, r3, #1
 800ff14:	4b1b      	ldr	r3, [pc, #108]	; (800ff84 <prvAddNewTaskToReadyList+0xc4>)
 800ff16:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ff18:	4b1a      	ldr	r3, [pc, #104]	; (800ff84 <prvAddNewTaskToReadyList+0xc4>)
 800ff1a:	681a      	ldr	r2, [r3, #0]
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff24:	4b18      	ldr	r3, [pc, #96]	; (800ff88 <prvAddNewTaskToReadyList+0xc8>)
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	429a      	cmp	r2, r3
 800ff2a:	d903      	bls.n	800ff34 <prvAddNewTaskToReadyList+0x74>
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff30:	4b15      	ldr	r3, [pc, #84]	; (800ff88 <prvAddNewTaskToReadyList+0xc8>)
 800ff32:	601a      	str	r2, [r3, #0]
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff38:	0013      	movs	r3, r2
 800ff3a:	009b      	lsls	r3, r3, #2
 800ff3c:	189b      	adds	r3, r3, r2
 800ff3e:	009b      	lsls	r3, r3, #2
 800ff40:	4a12      	ldr	r2, [pc, #72]	; (800ff8c <prvAddNewTaskToReadyList+0xcc>)
 800ff42:	189a      	adds	r2, r3, r2
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	3304      	adds	r3, #4
 800ff48:	0019      	movs	r1, r3
 800ff4a:	0010      	movs	r0, r2
 800ff4c:	f7ff f9f1 	bl	800f332 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ff50:	f001 f8c0 	bl	80110d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ff54:	4b0a      	ldr	r3, [pc, #40]	; (800ff80 <prvAddNewTaskToReadyList+0xc0>)
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d008      	beq.n	800ff6e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ff5c:	4b07      	ldr	r3, [pc, #28]	; (800ff7c <prvAddNewTaskToReadyList+0xbc>)
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff66:	429a      	cmp	r2, r3
 800ff68:	d201      	bcs.n	800ff6e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ff6a:	f001 f891 	bl	8011090 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff6e:	46c0      	nop			; (mov r8, r8)
 800ff70:	46bd      	mov	sp, r7
 800ff72:	b002      	add	sp, #8
 800ff74:	bd80      	pop	{r7, pc}
 800ff76:	46c0      	nop			; (mov r8, r8)
 800ff78:	200013a8 	.word	0x200013a8
 800ff7c:	20000ed4 	.word	0x20000ed4
 800ff80:	200013b4 	.word	0x200013b4
 800ff84:	200013c4 	.word	0x200013c4
 800ff88:	200013b0 	.word	0x200013b0
 800ff8c:	20000ed8 	.word	0x20000ed8

0800ff90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b084      	sub	sp, #16
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ff98:	2300      	movs	r3, #0
 800ff9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d010      	beq.n	800ffc4 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ffa2:	4b0d      	ldr	r3, [pc, #52]	; (800ffd8 <vTaskDelay+0x48>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d001      	beq.n	800ffae <vTaskDelay+0x1e>
 800ffaa:	b672      	cpsid	i
 800ffac:	e7fe      	b.n	800ffac <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800ffae:	f000 f869 	bl	8010084 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2100      	movs	r1, #0
 800ffb6:	0018      	movs	r0, r3
 800ffb8:	f000 fc74 	bl	80108a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ffbc:	f000 f86e 	bl	801009c <xTaskResumeAll>
 800ffc0:	0003      	movs	r3, r0
 800ffc2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d101      	bne.n	800ffce <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800ffca:	f001 f861 	bl	8011090 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ffce:	46c0      	nop			; (mov r8, r8)
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	b004      	add	sp, #16
 800ffd4:	bd80      	pop	{r7, pc}
 800ffd6:	46c0      	nop			; (mov r8, r8)
 800ffd8:	200013d0 	.word	0x200013d0

0800ffdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ffdc:	b590      	push	{r4, r7, lr}
 800ffde:	b089      	sub	sp, #36	; 0x24
 800ffe0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ffea:	003a      	movs	r2, r7
 800ffec:	1d39      	adds	r1, r7, #4
 800ffee:	2308      	movs	r3, #8
 800fff0:	18fb      	adds	r3, r7, r3
 800fff2:	0018      	movs	r0, r3
 800fff4:	f7ff f944 	bl	800f280 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fff8:	683c      	ldr	r4, [r7, #0]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	68ba      	ldr	r2, [r7, #8]
 800fffe:	491b      	ldr	r1, [pc, #108]	; (801006c <vTaskStartScheduler+0x90>)
 8010000:	481b      	ldr	r0, [pc, #108]	; (8010070 <vTaskStartScheduler+0x94>)
 8010002:	9202      	str	r2, [sp, #8]
 8010004:	9301      	str	r3, [sp, #4]
 8010006:	2300      	movs	r3, #0
 8010008:	9300      	str	r3, [sp, #0]
 801000a:	2300      	movs	r3, #0
 801000c:	0022      	movs	r2, r4
 801000e:	f7ff fe3c 	bl	800fc8a <xTaskCreateStatic>
 8010012:	0002      	movs	r2, r0
 8010014:	4b17      	ldr	r3, [pc, #92]	; (8010074 <vTaskStartScheduler+0x98>)
 8010016:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010018:	4b16      	ldr	r3, [pc, #88]	; (8010074 <vTaskStartScheduler+0x98>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	2b00      	cmp	r3, #0
 801001e:	d002      	beq.n	8010026 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010020:	2301      	movs	r3, #1
 8010022:	60fb      	str	r3, [r7, #12]
 8010024:	e001      	b.n	801002a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010026:	2300      	movs	r3, #0
 8010028:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	2b01      	cmp	r3, #1
 801002e:	d103      	bne.n	8010038 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8010030:	f000 fc8c 	bl	801094c <xTimerCreateTimerTask>
 8010034:	0003      	movs	r3, r0
 8010036:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	2b01      	cmp	r3, #1
 801003c:	d10d      	bne.n	801005a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 801003e:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010040:	4b0d      	ldr	r3, [pc, #52]	; (8010078 <vTaskStartScheduler+0x9c>)
 8010042:	2201      	movs	r2, #1
 8010044:	4252      	negs	r2, r2
 8010046:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010048:	4b0c      	ldr	r3, [pc, #48]	; (801007c <vTaskStartScheduler+0xa0>)
 801004a:	2201      	movs	r2, #1
 801004c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801004e:	4b0c      	ldr	r3, [pc, #48]	; (8010080 <vTaskStartScheduler+0xa4>)
 8010050:	2200      	movs	r2, #0
 8010052:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010054:	f000 fff8 	bl	8011048 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010058:	e004      	b.n	8010064 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	3301      	adds	r3, #1
 801005e:	d101      	bne.n	8010064 <vTaskStartScheduler+0x88>
 8010060:	b672      	cpsid	i
 8010062:	e7fe      	b.n	8010062 <vTaskStartScheduler+0x86>
}
 8010064:	46c0      	nop			; (mov r8, r8)
 8010066:	46bd      	mov	sp, r7
 8010068:	b005      	add	sp, #20
 801006a:	bd90      	pop	{r4, r7, pc}
 801006c:	0801291c 	.word	0x0801291c
 8010070:	08010621 	.word	0x08010621
 8010074:	200013cc 	.word	0x200013cc
 8010078:	200013c8 	.word	0x200013c8
 801007c:	200013b4 	.word	0x200013b4
 8010080:	200013ac 	.word	0x200013ac

08010084 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010084:	b580      	push	{r7, lr}
 8010086:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010088:	4b03      	ldr	r3, [pc, #12]	; (8010098 <vTaskSuspendAll+0x14>)
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	1c5a      	adds	r2, r3, #1
 801008e:	4b02      	ldr	r3, [pc, #8]	; (8010098 <vTaskSuspendAll+0x14>)
 8010090:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010092:	46c0      	nop			; (mov r8, r8)
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}
 8010098:	200013d0 	.word	0x200013d0

0801009c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801009c:	b580      	push	{r7, lr}
 801009e:	b084      	sub	sp, #16
 80100a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80100a2:	2300      	movs	r3, #0
 80100a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80100a6:	2300      	movs	r3, #0
 80100a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80100aa:	4b3a      	ldr	r3, [pc, #232]	; (8010194 <xTaskResumeAll+0xf8>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d101      	bne.n	80100b6 <xTaskResumeAll+0x1a>
 80100b2:	b672      	cpsid	i
 80100b4:	e7fe      	b.n	80100b4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80100b6:	f000 fffb 	bl	80110b0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80100ba:	4b36      	ldr	r3, [pc, #216]	; (8010194 <xTaskResumeAll+0xf8>)
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	1e5a      	subs	r2, r3, #1
 80100c0:	4b34      	ldr	r3, [pc, #208]	; (8010194 <xTaskResumeAll+0xf8>)
 80100c2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80100c4:	4b33      	ldr	r3, [pc, #204]	; (8010194 <xTaskResumeAll+0xf8>)
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d15b      	bne.n	8010184 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80100cc:	4b32      	ldr	r3, [pc, #200]	; (8010198 <xTaskResumeAll+0xfc>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d057      	beq.n	8010184 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80100d4:	e02f      	b.n	8010136 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100d6:	4b31      	ldr	r3, [pc, #196]	; (801019c <xTaskResumeAll+0x100>)
 80100d8:	68db      	ldr	r3, [r3, #12]
 80100da:	68db      	ldr	r3, [r3, #12]
 80100dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	3318      	adds	r3, #24
 80100e2:	0018      	movs	r0, r3
 80100e4:	f7ff f97d 	bl	800f3e2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	3304      	adds	r3, #4
 80100ec:	0018      	movs	r0, r3
 80100ee:	f7ff f978 	bl	800f3e2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100f6:	4b2a      	ldr	r3, [pc, #168]	; (80101a0 <xTaskResumeAll+0x104>)
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	429a      	cmp	r2, r3
 80100fc:	d903      	bls.n	8010106 <xTaskResumeAll+0x6a>
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010102:	4b27      	ldr	r3, [pc, #156]	; (80101a0 <xTaskResumeAll+0x104>)
 8010104:	601a      	str	r2, [r3, #0]
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801010a:	0013      	movs	r3, r2
 801010c:	009b      	lsls	r3, r3, #2
 801010e:	189b      	adds	r3, r3, r2
 8010110:	009b      	lsls	r3, r3, #2
 8010112:	4a24      	ldr	r2, [pc, #144]	; (80101a4 <xTaskResumeAll+0x108>)
 8010114:	189a      	adds	r2, r3, r2
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	3304      	adds	r3, #4
 801011a:	0019      	movs	r1, r3
 801011c:	0010      	movs	r0, r2
 801011e:	f7ff f908 	bl	800f332 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010126:	4b20      	ldr	r3, [pc, #128]	; (80101a8 <xTaskResumeAll+0x10c>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801012c:	429a      	cmp	r2, r3
 801012e:	d302      	bcc.n	8010136 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8010130:	4b1e      	ldr	r3, [pc, #120]	; (80101ac <xTaskResumeAll+0x110>)
 8010132:	2201      	movs	r2, #1
 8010134:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010136:	4b19      	ldr	r3, [pc, #100]	; (801019c <xTaskResumeAll+0x100>)
 8010138:	681b      	ldr	r3, [r3, #0]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d1cb      	bne.n	80100d6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d001      	beq.n	8010148 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010144:	f000 fb18 	bl	8010778 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010148:	4b19      	ldr	r3, [pc, #100]	; (80101b0 <xTaskResumeAll+0x114>)
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d00f      	beq.n	8010174 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010154:	f000 f83c 	bl	80101d0 <xTaskIncrementTick>
 8010158:	1e03      	subs	r3, r0, #0
 801015a:	d002      	beq.n	8010162 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 801015c:	4b13      	ldr	r3, [pc, #76]	; (80101ac <xTaskResumeAll+0x110>)
 801015e:	2201      	movs	r2, #1
 8010160:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	3b01      	subs	r3, #1
 8010166:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	2b00      	cmp	r3, #0
 801016c:	d1f2      	bne.n	8010154 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 801016e:	4b10      	ldr	r3, [pc, #64]	; (80101b0 <xTaskResumeAll+0x114>)
 8010170:	2200      	movs	r2, #0
 8010172:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010174:	4b0d      	ldr	r3, [pc, #52]	; (80101ac <xTaskResumeAll+0x110>)
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d003      	beq.n	8010184 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801017c:	2301      	movs	r3, #1
 801017e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010180:	f000 ff86 	bl	8011090 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010184:	f000 ffa6 	bl	80110d4 <vPortExitCritical>

	return xAlreadyYielded;
 8010188:	68bb      	ldr	r3, [r7, #8]
}
 801018a:	0018      	movs	r0, r3
 801018c:	46bd      	mov	sp, r7
 801018e:	b004      	add	sp, #16
 8010190:	bd80      	pop	{r7, pc}
 8010192:	46c0      	nop			; (mov r8, r8)
 8010194:	200013d0 	.word	0x200013d0
 8010198:	200013a8 	.word	0x200013a8
 801019c:	20001368 	.word	0x20001368
 80101a0:	200013b0 	.word	0x200013b0
 80101a4:	20000ed8 	.word	0x20000ed8
 80101a8:	20000ed4 	.word	0x20000ed4
 80101ac:	200013bc 	.word	0x200013bc
 80101b0:	200013b8 	.word	0x200013b8

080101b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80101ba:	4b04      	ldr	r3, [pc, #16]	; (80101cc <xTaskGetTickCount+0x18>)
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80101c0:	687b      	ldr	r3, [r7, #4]
}
 80101c2:	0018      	movs	r0, r3
 80101c4:	46bd      	mov	sp, r7
 80101c6:	b002      	add	sp, #8
 80101c8:	bd80      	pop	{r7, pc}
 80101ca:	46c0      	nop			; (mov r8, r8)
 80101cc:	200013ac 	.word	0x200013ac

080101d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b086      	sub	sp, #24
 80101d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80101d6:	2300      	movs	r3, #0
 80101d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101da:	4b4e      	ldr	r3, [pc, #312]	; (8010314 <xTaskIncrementTick+0x144>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d000      	beq.n	80101e4 <xTaskIncrementTick+0x14>
 80101e2:	e08a      	b.n	80102fa <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80101e4:	4b4c      	ldr	r3, [pc, #304]	; (8010318 <xTaskIncrementTick+0x148>)
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	3301      	adds	r3, #1
 80101ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80101ec:	4b4a      	ldr	r3, [pc, #296]	; (8010318 <xTaskIncrementTick+0x148>)
 80101ee:	693a      	ldr	r2, [r7, #16]
 80101f0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d117      	bne.n	8010228 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 80101f8:	4b48      	ldr	r3, [pc, #288]	; (801031c <xTaskIncrementTick+0x14c>)
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d001      	beq.n	8010206 <xTaskIncrementTick+0x36>
 8010202:	b672      	cpsid	i
 8010204:	e7fe      	b.n	8010204 <xTaskIncrementTick+0x34>
 8010206:	4b45      	ldr	r3, [pc, #276]	; (801031c <xTaskIncrementTick+0x14c>)
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	60fb      	str	r3, [r7, #12]
 801020c:	4b44      	ldr	r3, [pc, #272]	; (8010320 <xTaskIncrementTick+0x150>)
 801020e:	681a      	ldr	r2, [r3, #0]
 8010210:	4b42      	ldr	r3, [pc, #264]	; (801031c <xTaskIncrementTick+0x14c>)
 8010212:	601a      	str	r2, [r3, #0]
 8010214:	4b42      	ldr	r3, [pc, #264]	; (8010320 <xTaskIncrementTick+0x150>)
 8010216:	68fa      	ldr	r2, [r7, #12]
 8010218:	601a      	str	r2, [r3, #0]
 801021a:	4b42      	ldr	r3, [pc, #264]	; (8010324 <xTaskIncrementTick+0x154>)
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	1c5a      	adds	r2, r3, #1
 8010220:	4b40      	ldr	r3, [pc, #256]	; (8010324 <xTaskIncrementTick+0x154>)
 8010222:	601a      	str	r2, [r3, #0]
 8010224:	f000 faa8 	bl	8010778 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010228:	4b3f      	ldr	r3, [pc, #252]	; (8010328 <xTaskIncrementTick+0x158>)
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	693a      	ldr	r2, [r7, #16]
 801022e:	429a      	cmp	r2, r3
 8010230:	d349      	bcc.n	80102c6 <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010232:	4b3a      	ldr	r3, [pc, #232]	; (801031c <xTaskIncrementTick+0x14c>)
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d104      	bne.n	8010246 <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801023c:	4b3a      	ldr	r3, [pc, #232]	; (8010328 <xTaskIncrementTick+0x158>)
 801023e:	2201      	movs	r2, #1
 8010240:	4252      	negs	r2, r2
 8010242:	601a      	str	r2, [r3, #0]
					break;
 8010244:	e03f      	b.n	80102c6 <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010246:	4b35      	ldr	r3, [pc, #212]	; (801031c <xTaskIncrementTick+0x14c>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	68db      	ldr	r3, [r3, #12]
 801024c:	68db      	ldr	r3, [r3, #12]
 801024e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	685b      	ldr	r3, [r3, #4]
 8010254:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010256:	693a      	ldr	r2, [r7, #16]
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	429a      	cmp	r2, r3
 801025c:	d203      	bcs.n	8010266 <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801025e:	4b32      	ldr	r3, [pc, #200]	; (8010328 <xTaskIncrementTick+0x158>)
 8010260:	687a      	ldr	r2, [r7, #4]
 8010262:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010264:	e02f      	b.n	80102c6 <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	3304      	adds	r3, #4
 801026a:	0018      	movs	r0, r3
 801026c:	f7ff f8b9 	bl	800f3e2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010270:	68bb      	ldr	r3, [r7, #8]
 8010272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010274:	2b00      	cmp	r3, #0
 8010276:	d004      	beq.n	8010282 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	3318      	adds	r3, #24
 801027c:	0018      	movs	r0, r3
 801027e:	f7ff f8b0 	bl	800f3e2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010282:	68bb      	ldr	r3, [r7, #8]
 8010284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010286:	4b29      	ldr	r3, [pc, #164]	; (801032c <xTaskIncrementTick+0x15c>)
 8010288:	681b      	ldr	r3, [r3, #0]
 801028a:	429a      	cmp	r2, r3
 801028c:	d903      	bls.n	8010296 <xTaskIncrementTick+0xc6>
 801028e:	68bb      	ldr	r3, [r7, #8]
 8010290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010292:	4b26      	ldr	r3, [pc, #152]	; (801032c <xTaskIncrementTick+0x15c>)
 8010294:	601a      	str	r2, [r3, #0]
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801029a:	0013      	movs	r3, r2
 801029c:	009b      	lsls	r3, r3, #2
 801029e:	189b      	adds	r3, r3, r2
 80102a0:	009b      	lsls	r3, r3, #2
 80102a2:	4a23      	ldr	r2, [pc, #140]	; (8010330 <xTaskIncrementTick+0x160>)
 80102a4:	189a      	adds	r2, r3, r2
 80102a6:	68bb      	ldr	r3, [r7, #8]
 80102a8:	3304      	adds	r3, #4
 80102aa:	0019      	movs	r1, r3
 80102ac:	0010      	movs	r0, r2
 80102ae:	f7ff f840 	bl	800f332 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80102b2:	68bb      	ldr	r3, [r7, #8]
 80102b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102b6:	4b1f      	ldr	r3, [pc, #124]	; (8010334 <xTaskIncrementTick+0x164>)
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102bc:	429a      	cmp	r2, r3
 80102be:	d3b8      	bcc.n	8010232 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80102c0:	2301      	movs	r3, #1
 80102c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80102c4:	e7b5      	b.n	8010232 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80102c6:	4b1b      	ldr	r3, [pc, #108]	; (8010334 <xTaskIncrementTick+0x164>)
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102cc:	4918      	ldr	r1, [pc, #96]	; (8010330 <xTaskIncrementTick+0x160>)
 80102ce:	0013      	movs	r3, r2
 80102d0:	009b      	lsls	r3, r3, #2
 80102d2:	189b      	adds	r3, r3, r2
 80102d4:	009b      	lsls	r3, r3, #2
 80102d6:	585b      	ldr	r3, [r3, r1]
 80102d8:	2b01      	cmp	r3, #1
 80102da:	d901      	bls.n	80102e0 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 80102dc:	2301      	movs	r3, #1
 80102de:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 80102e0:	4b15      	ldr	r3, [pc, #84]	; (8010338 <xTaskIncrementTick+0x168>)
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d101      	bne.n	80102ec <xTaskIncrementTick+0x11c>
			{
				vApplicationTickHook();
 80102e8:	f7f8 ff1b 	bl	8009122 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80102ec:	4b13      	ldr	r3, [pc, #76]	; (801033c <xTaskIncrementTick+0x16c>)
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d009      	beq.n	8010308 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80102f4:	2301      	movs	r3, #1
 80102f6:	617b      	str	r3, [r7, #20]
 80102f8:	e006      	b.n	8010308 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80102fa:	4b0f      	ldr	r3, [pc, #60]	; (8010338 <xTaskIncrementTick+0x168>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	1c5a      	adds	r2, r3, #1
 8010300:	4b0d      	ldr	r3, [pc, #52]	; (8010338 <xTaskIncrementTick+0x168>)
 8010302:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8010304:	f7f8 ff0d 	bl	8009122 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8010308:	697b      	ldr	r3, [r7, #20]
}
 801030a:	0018      	movs	r0, r3
 801030c:	46bd      	mov	sp, r7
 801030e:	b006      	add	sp, #24
 8010310:	bd80      	pop	{r7, pc}
 8010312:	46c0      	nop			; (mov r8, r8)
 8010314:	200013d0 	.word	0x200013d0
 8010318:	200013ac 	.word	0x200013ac
 801031c:	20001360 	.word	0x20001360
 8010320:	20001364 	.word	0x20001364
 8010324:	200013c0 	.word	0x200013c0
 8010328:	200013c8 	.word	0x200013c8
 801032c:	200013b0 	.word	0x200013b0
 8010330:	20000ed8 	.word	0x20000ed8
 8010334:	20000ed4 	.word	0x20000ed4
 8010338:	200013b8 	.word	0x200013b8
 801033c:	200013bc 	.word	0x200013bc

08010340 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b082      	sub	sp, #8
 8010344:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010346:	4b2a      	ldr	r3, [pc, #168]	; (80103f0 <vTaskSwitchContext+0xb0>)
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d003      	beq.n	8010356 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801034e:	4b29      	ldr	r3, [pc, #164]	; (80103f4 <vTaskSwitchContext+0xb4>)
 8010350:	2201      	movs	r2, #1
 8010352:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010354:	e048      	b.n	80103e8 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 8010356:	4b27      	ldr	r3, [pc, #156]	; (80103f4 <vTaskSwitchContext+0xb4>)
 8010358:	2200      	movs	r2, #0
 801035a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801035c:	4b26      	ldr	r3, [pc, #152]	; (80103f8 <vTaskSwitchContext+0xb8>)
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	681a      	ldr	r2, [r3, #0]
 8010362:	4b25      	ldr	r3, [pc, #148]	; (80103f8 <vTaskSwitchContext+0xb8>)
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010368:	429a      	cmp	r2, r3
 801036a:	d808      	bhi.n	801037e <vTaskSwitchContext+0x3e>
 801036c:	4b22      	ldr	r3, [pc, #136]	; (80103f8 <vTaskSwitchContext+0xb8>)
 801036e:	681a      	ldr	r2, [r3, #0]
 8010370:	4b21      	ldr	r3, [pc, #132]	; (80103f8 <vTaskSwitchContext+0xb8>)
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	3334      	adds	r3, #52	; 0x34
 8010376:	0019      	movs	r1, r3
 8010378:	0010      	movs	r0, r2
 801037a:	f7f8 fed7 	bl	800912c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801037e:	4b1f      	ldr	r3, [pc, #124]	; (80103fc <vTaskSwitchContext+0xbc>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	607b      	str	r3, [r7, #4]
 8010384:	e007      	b.n	8010396 <vTaskSwitchContext+0x56>
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d101      	bne.n	8010390 <vTaskSwitchContext+0x50>
 801038c:	b672      	cpsid	i
 801038e:	e7fe      	b.n	801038e <vTaskSwitchContext+0x4e>
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	3b01      	subs	r3, #1
 8010394:	607b      	str	r3, [r7, #4]
 8010396:	491a      	ldr	r1, [pc, #104]	; (8010400 <vTaskSwitchContext+0xc0>)
 8010398:	687a      	ldr	r2, [r7, #4]
 801039a:	0013      	movs	r3, r2
 801039c:	009b      	lsls	r3, r3, #2
 801039e:	189b      	adds	r3, r3, r2
 80103a0:	009b      	lsls	r3, r3, #2
 80103a2:	585b      	ldr	r3, [r3, r1]
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d0ee      	beq.n	8010386 <vTaskSwitchContext+0x46>
 80103a8:	687a      	ldr	r2, [r7, #4]
 80103aa:	0013      	movs	r3, r2
 80103ac:	009b      	lsls	r3, r3, #2
 80103ae:	189b      	adds	r3, r3, r2
 80103b0:	009b      	lsls	r3, r3, #2
 80103b2:	4a13      	ldr	r2, [pc, #76]	; (8010400 <vTaskSwitchContext+0xc0>)
 80103b4:	189b      	adds	r3, r3, r2
 80103b6:	603b      	str	r3, [r7, #0]
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	685b      	ldr	r3, [r3, #4]
 80103bc:	685a      	ldr	r2, [r3, #4]
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	605a      	str	r2, [r3, #4]
 80103c2:	683b      	ldr	r3, [r7, #0]
 80103c4:	685a      	ldr	r2, [r3, #4]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	3308      	adds	r3, #8
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d104      	bne.n	80103d8 <vTaskSwitchContext+0x98>
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	685a      	ldr	r2, [r3, #4]
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	605a      	str	r2, [r3, #4]
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	685b      	ldr	r3, [r3, #4]
 80103dc:	68da      	ldr	r2, [r3, #12]
 80103de:	4b06      	ldr	r3, [pc, #24]	; (80103f8 <vTaskSwitchContext+0xb8>)
 80103e0:	601a      	str	r2, [r3, #0]
 80103e2:	4b06      	ldr	r3, [pc, #24]	; (80103fc <vTaskSwitchContext+0xbc>)
 80103e4:	687a      	ldr	r2, [r7, #4]
 80103e6:	601a      	str	r2, [r3, #0]
}
 80103e8:	46c0      	nop			; (mov r8, r8)
 80103ea:	46bd      	mov	sp, r7
 80103ec:	b002      	add	sp, #8
 80103ee:	bd80      	pop	{r7, pc}
 80103f0:	200013d0 	.word	0x200013d0
 80103f4:	200013bc 	.word	0x200013bc
 80103f8:	20000ed4 	.word	0x20000ed4
 80103fc:	200013b0 	.word	0x200013b0
 8010400:	20000ed8 	.word	0x20000ed8

08010404 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010404:	b580      	push	{r7, lr}
 8010406:	b082      	sub	sp, #8
 8010408:	af00      	add	r7, sp, #0
 801040a:	6078      	str	r0, [r7, #4]
 801040c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d101      	bne.n	8010418 <vTaskPlaceOnEventList+0x14>
 8010414:	b672      	cpsid	i
 8010416:	e7fe      	b.n	8010416 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010418:	4b08      	ldr	r3, [pc, #32]	; (801043c <vTaskPlaceOnEventList+0x38>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	3318      	adds	r3, #24
 801041e:	001a      	movs	r2, r3
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	0011      	movs	r1, r2
 8010424:	0018      	movs	r0, r3
 8010426:	f7fe ffa6 	bl	800f376 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801042a:	683b      	ldr	r3, [r7, #0]
 801042c:	2101      	movs	r1, #1
 801042e:	0018      	movs	r0, r3
 8010430:	f000 fa38 	bl	80108a4 <prvAddCurrentTaskToDelayedList>
}
 8010434:	46c0      	nop			; (mov r8, r8)
 8010436:	46bd      	mov	sp, r7
 8010438:	b002      	add	sp, #8
 801043a:	bd80      	pop	{r7, pc}
 801043c:	20000ed4 	.word	0x20000ed4

08010440 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010440:	b580      	push	{r7, lr}
 8010442:	b084      	sub	sp, #16
 8010444:	af00      	add	r7, sp, #0
 8010446:	60f8      	str	r0, [r7, #12]
 8010448:	60b9      	str	r1, [r7, #8]
 801044a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	2b00      	cmp	r3, #0
 8010450:	d101      	bne.n	8010456 <vTaskPlaceOnEventListRestricted+0x16>
 8010452:	b672      	cpsid	i
 8010454:	e7fe      	b.n	8010454 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010456:	4b0c      	ldr	r3, [pc, #48]	; (8010488 <vTaskPlaceOnEventListRestricted+0x48>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	3318      	adds	r3, #24
 801045c:	001a      	movs	r2, r3
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	0011      	movs	r1, r2
 8010462:	0018      	movs	r0, r3
 8010464:	f7fe ff65 	bl	800f332 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 801046e:	2301      	movs	r3, #1
 8010470:	425b      	negs	r3, r3
 8010472:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010474:	687a      	ldr	r2, [r7, #4]
 8010476:	68bb      	ldr	r3, [r7, #8]
 8010478:	0011      	movs	r1, r2
 801047a:	0018      	movs	r0, r3
 801047c:	f000 fa12 	bl	80108a4 <prvAddCurrentTaskToDelayedList>
	}
 8010480:	46c0      	nop			; (mov r8, r8)
 8010482:	46bd      	mov	sp, r7
 8010484:	b004      	add	sp, #16
 8010486:	bd80      	pop	{r7, pc}
 8010488:	20000ed4 	.word	0x20000ed4

0801048c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b084      	sub	sp, #16
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	68db      	ldr	r3, [r3, #12]
 8010498:	68db      	ldr	r3, [r3, #12]
 801049a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d101      	bne.n	80104a6 <xTaskRemoveFromEventList+0x1a>
 80104a2:	b672      	cpsid	i
 80104a4:	e7fe      	b.n	80104a4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80104a6:	68bb      	ldr	r3, [r7, #8]
 80104a8:	3318      	adds	r3, #24
 80104aa:	0018      	movs	r0, r3
 80104ac:	f7fe ff99 	bl	800f3e2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80104b0:	4b1e      	ldr	r3, [pc, #120]	; (801052c <xTaskRemoveFromEventList+0xa0>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d11d      	bne.n	80104f4 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80104b8:	68bb      	ldr	r3, [r7, #8]
 80104ba:	3304      	adds	r3, #4
 80104bc:	0018      	movs	r0, r3
 80104be:	f7fe ff90 	bl	800f3e2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80104c2:	68bb      	ldr	r3, [r7, #8]
 80104c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104c6:	4b1a      	ldr	r3, [pc, #104]	; (8010530 <xTaskRemoveFromEventList+0xa4>)
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	429a      	cmp	r2, r3
 80104cc:	d903      	bls.n	80104d6 <xTaskRemoveFromEventList+0x4a>
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104d2:	4b17      	ldr	r3, [pc, #92]	; (8010530 <xTaskRemoveFromEventList+0xa4>)
 80104d4:	601a      	str	r2, [r3, #0]
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104da:	0013      	movs	r3, r2
 80104dc:	009b      	lsls	r3, r3, #2
 80104de:	189b      	adds	r3, r3, r2
 80104e0:	009b      	lsls	r3, r3, #2
 80104e2:	4a14      	ldr	r2, [pc, #80]	; (8010534 <xTaskRemoveFromEventList+0xa8>)
 80104e4:	189a      	adds	r2, r3, r2
 80104e6:	68bb      	ldr	r3, [r7, #8]
 80104e8:	3304      	adds	r3, #4
 80104ea:	0019      	movs	r1, r3
 80104ec:	0010      	movs	r0, r2
 80104ee:	f7fe ff20 	bl	800f332 <vListInsertEnd>
 80104f2:	e007      	b.n	8010504 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	3318      	adds	r3, #24
 80104f8:	001a      	movs	r2, r3
 80104fa:	4b0f      	ldr	r3, [pc, #60]	; (8010538 <xTaskRemoveFromEventList+0xac>)
 80104fc:	0011      	movs	r1, r2
 80104fe:	0018      	movs	r0, r3
 8010500:	f7fe ff17 	bl	800f332 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010508:	4b0c      	ldr	r3, [pc, #48]	; (801053c <xTaskRemoveFromEventList+0xb0>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801050e:	429a      	cmp	r2, r3
 8010510:	d905      	bls.n	801051e <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010512:	2301      	movs	r3, #1
 8010514:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010516:	4b0a      	ldr	r3, [pc, #40]	; (8010540 <xTaskRemoveFromEventList+0xb4>)
 8010518:	2201      	movs	r2, #1
 801051a:	601a      	str	r2, [r3, #0]
 801051c:	e001      	b.n	8010522 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 801051e:	2300      	movs	r3, #0
 8010520:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8010522:	68fb      	ldr	r3, [r7, #12]
}
 8010524:	0018      	movs	r0, r3
 8010526:	46bd      	mov	sp, r7
 8010528:	b004      	add	sp, #16
 801052a:	bd80      	pop	{r7, pc}
 801052c:	200013d0 	.word	0x200013d0
 8010530:	200013b0 	.word	0x200013b0
 8010534:	20000ed8 	.word	0x20000ed8
 8010538:	20001368 	.word	0x20001368
 801053c:	20000ed4 	.word	0x20000ed4
 8010540:	200013bc 	.word	0x200013bc

08010544 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b082      	sub	sp, #8
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801054c:	4b05      	ldr	r3, [pc, #20]	; (8010564 <vTaskInternalSetTimeOutState+0x20>)
 801054e:	681a      	ldr	r2, [r3, #0]
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010554:	4b04      	ldr	r3, [pc, #16]	; (8010568 <vTaskInternalSetTimeOutState+0x24>)
 8010556:	681a      	ldr	r2, [r3, #0]
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	605a      	str	r2, [r3, #4]
}
 801055c:	46c0      	nop			; (mov r8, r8)
 801055e:	46bd      	mov	sp, r7
 8010560:	b002      	add	sp, #8
 8010562:	bd80      	pop	{r7, pc}
 8010564:	200013c0 	.word	0x200013c0
 8010568:	200013ac 	.word	0x200013ac

0801056c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b086      	sub	sp, #24
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
 8010574:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d101      	bne.n	8010580 <xTaskCheckForTimeOut+0x14>
 801057c:	b672      	cpsid	i
 801057e:	e7fe      	b.n	801057e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8010580:	683b      	ldr	r3, [r7, #0]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d101      	bne.n	801058a <xTaskCheckForTimeOut+0x1e>
 8010586:	b672      	cpsid	i
 8010588:	e7fe      	b.n	8010588 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 801058a:	f000 fd91 	bl	80110b0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801058e:	4b1d      	ldr	r3, [pc, #116]	; (8010604 <xTaskCheckForTimeOut+0x98>)
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	685b      	ldr	r3, [r3, #4]
 8010598:	693a      	ldr	r2, [r7, #16]
 801059a:	1ad3      	subs	r3, r2, r3
 801059c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801059e:	683b      	ldr	r3, [r7, #0]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	3301      	adds	r3, #1
 80105a4:	d102      	bne.n	80105ac <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80105a6:	2300      	movs	r3, #0
 80105a8:	617b      	str	r3, [r7, #20]
 80105aa:	e024      	b.n	80105f6 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681a      	ldr	r2, [r3, #0]
 80105b0:	4b15      	ldr	r3, [pc, #84]	; (8010608 <xTaskCheckForTimeOut+0x9c>)
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	429a      	cmp	r2, r3
 80105b6:	d007      	beq.n	80105c8 <xTaskCheckForTimeOut+0x5c>
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	685b      	ldr	r3, [r3, #4]
 80105bc:	693a      	ldr	r2, [r7, #16]
 80105be:	429a      	cmp	r2, r3
 80105c0:	d302      	bcc.n	80105c8 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80105c2:	2301      	movs	r3, #1
 80105c4:	617b      	str	r3, [r7, #20]
 80105c6:	e016      	b.n	80105f6 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	68fa      	ldr	r2, [r7, #12]
 80105ce:	429a      	cmp	r2, r3
 80105d0:	d20c      	bcs.n	80105ec <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	681a      	ldr	r2, [r3, #0]
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	1ad2      	subs	r2, r2, r3
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	0018      	movs	r0, r3
 80105e2:	f7ff ffaf 	bl	8010544 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80105e6:	2300      	movs	r3, #0
 80105e8:	617b      	str	r3, [r7, #20]
 80105ea:	e004      	b.n	80105f6 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80105ec:	683b      	ldr	r3, [r7, #0]
 80105ee:	2200      	movs	r2, #0
 80105f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80105f2:	2301      	movs	r3, #1
 80105f4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80105f6:	f000 fd6d 	bl	80110d4 <vPortExitCritical>

	return xReturn;
 80105fa:	697b      	ldr	r3, [r7, #20]
}
 80105fc:	0018      	movs	r0, r3
 80105fe:	46bd      	mov	sp, r7
 8010600:	b006      	add	sp, #24
 8010602:	bd80      	pop	{r7, pc}
 8010604:	200013ac 	.word	0x200013ac
 8010608:	200013c0 	.word	0x200013c0

0801060c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801060c:	b580      	push	{r7, lr}
 801060e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010610:	4b02      	ldr	r3, [pc, #8]	; (801061c <vTaskMissedYield+0x10>)
 8010612:	2201      	movs	r2, #1
 8010614:	601a      	str	r2, [r3, #0]
}
 8010616:	46c0      	nop			; (mov r8, r8)
 8010618:	46bd      	mov	sp, r7
 801061a:	bd80      	pop	{r7, pc}
 801061c:	200013bc 	.word	0x200013bc

08010620 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010620:	b580      	push	{r7, lr}
 8010622:	b082      	sub	sp, #8
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010628:	f000 f850 	bl	80106cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801062c:	4b04      	ldr	r3, [pc, #16]	; (8010640 <prvIdleTask+0x20>)
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	2b01      	cmp	r3, #1
 8010632:	d901      	bls.n	8010638 <prvIdleTask+0x18>
			{
				taskYIELD();
 8010634:	f000 fd2c 	bl	8011090 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8010638:	f7f8 fd6e 	bl	8009118 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801063c:	e7f4      	b.n	8010628 <prvIdleTask+0x8>
 801063e:	46c0      	nop			; (mov r8, r8)
 8010640:	20000ed8 	.word	0x20000ed8

08010644 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010644:	b580      	push	{r7, lr}
 8010646:	b082      	sub	sp, #8
 8010648:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801064a:	2300      	movs	r3, #0
 801064c:	607b      	str	r3, [r7, #4]
 801064e:	e00c      	b.n	801066a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010650:	687a      	ldr	r2, [r7, #4]
 8010652:	0013      	movs	r3, r2
 8010654:	009b      	lsls	r3, r3, #2
 8010656:	189b      	adds	r3, r3, r2
 8010658:	009b      	lsls	r3, r3, #2
 801065a:	4a14      	ldr	r2, [pc, #80]	; (80106ac <prvInitialiseTaskLists+0x68>)
 801065c:	189b      	adds	r3, r3, r2
 801065e:	0018      	movs	r0, r3
 8010660:	f7fe fe3e 	bl	800f2e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	3301      	adds	r3, #1
 8010668:	607b      	str	r3, [r7, #4]
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	2b37      	cmp	r3, #55	; 0x37
 801066e:	d9ef      	bls.n	8010650 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010670:	4b0f      	ldr	r3, [pc, #60]	; (80106b0 <prvInitialiseTaskLists+0x6c>)
 8010672:	0018      	movs	r0, r3
 8010674:	f7fe fe34 	bl	800f2e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010678:	4b0e      	ldr	r3, [pc, #56]	; (80106b4 <prvInitialiseTaskLists+0x70>)
 801067a:	0018      	movs	r0, r3
 801067c:	f7fe fe30 	bl	800f2e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010680:	4b0d      	ldr	r3, [pc, #52]	; (80106b8 <prvInitialiseTaskLists+0x74>)
 8010682:	0018      	movs	r0, r3
 8010684:	f7fe fe2c 	bl	800f2e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010688:	4b0c      	ldr	r3, [pc, #48]	; (80106bc <prvInitialiseTaskLists+0x78>)
 801068a:	0018      	movs	r0, r3
 801068c:	f7fe fe28 	bl	800f2e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010690:	4b0b      	ldr	r3, [pc, #44]	; (80106c0 <prvInitialiseTaskLists+0x7c>)
 8010692:	0018      	movs	r0, r3
 8010694:	f7fe fe24 	bl	800f2e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010698:	4b0a      	ldr	r3, [pc, #40]	; (80106c4 <prvInitialiseTaskLists+0x80>)
 801069a:	4a05      	ldr	r2, [pc, #20]	; (80106b0 <prvInitialiseTaskLists+0x6c>)
 801069c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801069e:	4b0a      	ldr	r3, [pc, #40]	; (80106c8 <prvInitialiseTaskLists+0x84>)
 80106a0:	4a04      	ldr	r2, [pc, #16]	; (80106b4 <prvInitialiseTaskLists+0x70>)
 80106a2:	601a      	str	r2, [r3, #0]
}
 80106a4:	46c0      	nop			; (mov r8, r8)
 80106a6:	46bd      	mov	sp, r7
 80106a8:	b002      	add	sp, #8
 80106aa:	bd80      	pop	{r7, pc}
 80106ac:	20000ed8 	.word	0x20000ed8
 80106b0:	20001338 	.word	0x20001338
 80106b4:	2000134c 	.word	0x2000134c
 80106b8:	20001368 	.word	0x20001368
 80106bc:	2000137c 	.word	0x2000137c
 80106c0:	20001394 	.word	0x20001394
 80106c4:	20001360 	.word	0x20001360
 80106c8:	20001364 	.word	0x20001364

080106cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b082      	sub	sp, #8
 80106d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80106d2:	e01a      	b.n	801070a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80106d4:	f000 fcec 	bl	80110b0 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80106d8:	4b10      	ldr	r3, [pc, #64]	; (801071c <prvCheckTasksWaitingTermination+0x50>)
 80106da:	68db      	ldr	r3, [r3, #12]
 80106dc:	68db      	ldr	r3, [r3, #12]
 80106de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	3304      	adds	r3, #4
 80106e4:	0018      	movs	r0, r3
 80106e6:	f7fe fe7c 	bl	800f3e2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80106ea:	4b0d      	ldr	r3, [pc, #52]	; (8010720 <prvCheckTasksWaitingTermination+0x54>)
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	1e5a      	subs	r2, r3, #1
 80106f0:	4b0b      	ldr	r3, [pc, #44]	; (8010720 <prvCheckTasksWaitingTermination+0x54>)
 80106f2:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80106f4:	4b0b      	ldr	r3, [pc, #44]	; (8010724 <prvCheckTasksWaitingTermination+0x58>)
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	1e5a      	subs	r2, r3, #1
 80106fa:	4b0a      	ldr	r3, [pc, #40]	; (8010724 <prvCheckTasksWaitingTermination+0x58>)
 80106fc:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80106fe:	f000 fce9 	bl	80110d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	0018      	movs	r0, r3
 8010706:	f000 f80f 	bl	8010728 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801070a:	4b06      	ldr	r3, [pc, #24]	; (8010724 <prvCheckTasksWaitingTermination+0x58>)
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d1e0      	bne.n	80106d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010712:	46c0      	nop			; (mov r8, r8)
 8010714:	46c0      	nop			; (mov r8, r8)
 8010716:	46bd      	mov	sp, r7
 8010718:	b002      	add	sp, #8
 801071a:	bd80      	pop	{r7, pc}
 801071c:	2000137c 	.word	0x2000137c
 8010720:	200013a8 	.word	0x200013a8
 8010724:	20001390 	.word	0x20001390

08010728 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010728:	b580      	push	{r7, lr}
 801072a:	b082      	sub	sp, #8
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2259      	movs	r2, #89	; 0x59
 8010734:	5c9b      	ldrb	r3, [r3, r2]
 8010736:	2b00      	cmp	r3, #0
 8010738:	d109      	bne.n	801074e <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801073e:	0018      	movs	r0, r3
 8010740:	f000 fe00 	bl	8011344 <vPortFree>
				vPortFree( pxTCB );
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	0018      	movs	r0, r3
 8010748:	f000 fdfc 	bl	8011344 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801074c:	e010      	b.n	8010770 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2259      	movs	r2, #89	; 0x59
 8010752:	5c9b      	ldrb	r3, [r3, r2]
 8010754:	2b01      	cmp	r3, #1
 8010756:	d104      	bne.n	8010762 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	0018      	movs	r0, r3
 801075c:	f000 fdf2 	bl	8011344 <vPortFree>
	}
 8010760:	e006      	b.n	8010770 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	2259      	movs	r2, #89	; 0x59
 8010766:	5c9b      	ldrb	r3, [r3, r2]
 8010768:	2b02      	cmp	r3, #2
 801076a:	d001      	beq.n	8010770 <prvDeleteTCB+0x48>
 801076c:	b672      	cpsid	i
 801076e:	e7fe      	b.n	801076e <prvDeleteTCB+0x46>
	}
 8010770:	46c0      	nop			; (mov r8, r8)
 8010772:	46bd      	mov	sp, r7
 8010774:	b002      	add	sp, #8
 8010776:	bd80      	pop	{r7, pc}

08010778 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010778:	b580      	push	{r7, lr}
 801077a:	b082      	sub	sp, #8
 801077c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801077e:	4b0b      	ldr	r3, [pc, #44]	; (80107ac <prvResetNextTaskUnblockTime+0x34>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	2b00      	cmp	r3, #0
 8010786:	d104      	bne.n	8010792 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010788:	4b09      	ldr	r3, [pc, #36]	; (80107b0 <prvResetNextTaskUnblockTime+0x38>)
 801078a:	2201      	movs	r2, #1
 801078c:	4252      	negs	r2, r2
 801078e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010790:	e008      	b.n	80107a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010792:	4b06      	ldr	r3, [pc, #24]	; (80107ac <prvResetNextTaskUnblockTime+0x34>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	68db      	ldr	r3, [r3, #12]
 8010798:	68db      	ldr	r3, [r3, #12]
 801079a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	685a      	ldr	r2, [r3, #4]
 80107a0:	4b03      	ldr	r3, [pc, #12]	; (80107b0 <prvResetNextTaskUnblockTime+0x38>)
 80107a2:	601a      	str	r2, [r3, #0]
}
 80107a4:	46c0      	nop			; (mov r8, r8)
 80107a6:	46bd      	mov	sp, r7
 80107a8:	b002      	add	sp, #8
 80107aa:	bd80      	pop	{r7, pc}
 80107ac:	20001360 	.word	0x20001360
 80107b0:	200013c8 	.word	0x200013c8

080107b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b082      	sub	sp, #8
 80107b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80107ba:	4b0a      	ldr	r3, [pc, #40]	; (80107e4 <xTaskGetSchedulerState+0x30>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d102      	bne.n	80107c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80107c2:	2301      	movs	r3, #1
 80107c4:	607b      	str	r3, [r7, #4]
 80107c6:	e008      	b.n	80107da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107c8:	4b07      	ldr	r3, [pc, #28]	; (80107e8 <xTaskGetSchedulerState+0x34>)
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d102      	bne.n	80107d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80107d0:	2302      	movs	r3, #2
 80107d2:	607b      	str	r3, [r7, #4]
 80107d4:	e001      	b.n	80107da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80107d6:	2300      	movs	r3, #0
 80107d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80107da:	687b      	ldr	r3, [r7, #4]
	}
 80107dc:	0018      	movs	r0, r3
 80107de:	46bd      	mov	sp, r7
 80107e0:	b002      	add	sp, #8
 80107e2:	bd80      	pop	{r7, pc}
 80107e4:	200013b4 	.word	0x200013b4
 80107e8:	200013d0 	.word	0x200013d0

080107ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b084      	sub	sp, #16
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80107f8:	2300      	movs	r3, #0
 80107fa:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d044      	beq.n	801088c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010802:	4b25      	ldr	r3, [pc, #148]	; (8010898 <xTaskPriorityDisinherit+0xac>)
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	68ba      	ldr	r2, [r7, #8]
 8010808:	429a      	cmp	r2, r3
 801080a:	d001      	beq.n	8010810 <xTaskPriorityDisinherit+0x24>
 801080c:	b672      	cpsid	i
 801080e:	e7fe      	b.n	801080e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010814:	2b00      	cmp	r3, #0
 8010816:	d101      	bne.n	801081c <xTaskPriorityDisinherit+0x30>
 8010818:	b672      	cpsid	i
 801081a:	e7fe      	b.n	801081a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 801081c:	68bb      	ldr	r3, [r7, #8]
 801081e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010820:	1e5a      	subs	r2, r3, #1
 8010822:	68bb      	ldr	r3, [r7, #8]
 8010824:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010826:	68bb      	ldr	r3, [r7, #8]
 8010828:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801082e:	429a      	cmp	r2, r3
 8010830:	d02c      	beq.n	801088c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010836:	2b00      	cmp	r3, #0
 8010838:	d128      	bne.n	801088c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	3304      	adds	r3, #4
 801083e:	0018      	movs	r0, r3
 8010840:	f7fe fdcf 	bl	800f3e2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010844:	68bb      	ldr	r3, [r7, #8]
 8010846:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010848:	68bb      	ldr	r3, [r7, #8]
 801084a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801084c:	68bb      	ldr	r3, [r7, #8]
 801084e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010850:	2238      	movs	r2, #56	; 0x38
 8010852:	1ad2      	subs	r2, r2, r3
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010858:	68bb      	ldr	r3, [r7, #8]
 801085a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801085c:	4b0f      	ldr	r3, [pc, #60]	; (801089c <xTaskPriorityDisinherit+0xb0>)
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	429a      	cmp	r2, r3
 8010862:	d903      	bls.n	801086c <xTaskPriorityDisinherit+0x80>
 8010864:	68bb      	ldr	r3, [r7, #8]
 8010866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010868:	4b0c      	ldr	r3, [pc, #48]	; (801089c <xTaskPriorityDisinherit+0xb0>)
 801086a:	601a      	str	r2, [r3, #0]
 801086c:	68bb      	ldr	r3, [r7, #8]
 801086e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010870:	0013      	movs	r3, r2
 8010872:	009b      	lsls	r3, r3, #2
 8010874:	189b      	adds	r3, r3, r2
 8010876:	009b      	lsls	r3, r3, #2
 8010878:	4a09      	ldr	r2, [pc, #36]	; (80108a0 <xTaskPriorityDisinherit+0xb4>)
 801087a:	189a      	adds	r2, r3, r2
 801087c:	68bb      	ldr	r3, [r7, #8]
 801087e:	3304      	adds	r3, #4
 8010880:	0019      	movs	r1, r3
 8010882:	0010      	movs	r0, r2
 8010884:	f7fe fd55 	bl	800f332 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010888:	2301      	movs	r3, #1
 801088a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801088c:	68fb      	ldr	r3, [r7, #12]
	}
 801088e:	0018      	movs	r0, r3
 8010890:	46bd      	mov	sp, r7
 8010892:	b004      	add	sp, #16
 8010894:	bd80      	pop	{r7, pc}
 8010896:	46c0      	nop			; (mov r8, r8)
 8010898:	20000ed4 	.word	0x20000ed4
 801089c:	200013b0 	.word	0x200013b0
 80108a0:	20000ed8 	.word	0x20000ed8

080108a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	b084      	sub	sp, #16
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	6078      	str	r0, [r7, #4]
 80108ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80108ae:	4b21      	ldr	r3, [pc, #132]	; (8010934 <prvAddCurrentTaskToDelayedList+0x90>)
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80108b4:	4b20      	ldr	r3, [pc, #128]	; (8010938 <prvAddCurrentTaskToDelayedList+0x94>)
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	3304      	adds	r3, #4
 80108ba:	0018      	movs	r0, r3
 80108bc:	f7fe fd91 	bl	800f3e2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	3301      	adds	r3, #1
 80108c4:	d10b      	bne.n	80108de <prvAddCurrentTaskToDelayedList+0x3a>
 80108c6:	683b      	ldr	r3, [r7, #0]
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d008      	beq.n	80108de <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108cc:	4b1a      	ldr	r3, [pc, #104]	; (8010938 <prvAddCurrentTaskToDelayedList+0x94>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	1d1a      	adds	r2, r3, #4
 80108d2:	4b1a      	ldr	r3, [pc, #104]	; (801093c <prvAddCurrentTaskToDelayedList+0x98>)
 80108d4:	0011      	movs	r1, r2
 80108d6:	0018      	movs	r0, r3
 80108d8:	f7fe fd2b 	bl	800f332 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80108dc:	e026      	b.n	801092c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80108de:	68fa      	ldr	r2, [r7, #12]
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	18d3      	adds	r3, r2, r3
 80108e4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80108e6:	4b14      	ldr	r3, [pc, #80]	; (8010938 <prvAddCurrentTaskToDelayedList+0x94>)
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	68ba      	ldr	r2, [r7, #8]
 80108ec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80108ee:	68ba      	ldr	r2, [r7, #8]
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	429a      	cmp	r2, r3
 80108f4:	d209      	bcs.n	801090a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80108f6:	4b12      	ldr	r3, [pc, #72]	; (8010940 <prvAddCurrentTaskToDelayedList+0x9c>)
 80108f8:	681a      	ldr	r2, [r3, #0]
 80108fa:	4b0f      	ldr	r3, [pc, #60]	; (8010938 <prvAddCurrentTaskToDelayedList+0x94>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	3304      	adds	r3, #4
 8010900:	0019      	movs	r1, r3
 8010902:	0010      	movs	r0, r2
 8010904:	f7fe fd37 	bl	800f376 <vListInsert>
}
 8010908:	e010      	b.n	801092c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801090a:	4b0e      	ldr	r3, [pc, #56]	; (8010944 <prvAddCurrentTaskToDelayedList+0xa0>)
 801090c:	681a      	ldr	r2, [r3, #0]
 801090e:	4b0a      	ldr	r3, [pc, #40]	; (8010938 <prvAddCurrentTaskToDelayedList+0x94>)
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	3304      	adds	r3, #4
 8010914:	0019      	movs	r1, r3
 8010916:	0010      	movs	r0, r2
 8010918:	f7fe fd2d 	bl	800f376 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801091c:	4b0a      	ldr	r3, [pc, #40]	; (8010948 <prvAddCurrentTaskToDelayedList+0xa4>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	68ba      	ldr	r2, [r7, #8]
 8010922:	429a      	cmp	r2, r3
 8010924:	d202      	bcs.n	801092c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010926:	4b08      	ldr	r3, [pc, #32]	; (8010948 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010928:	68ba      	ldr	r2, [r7, #8]
 801092a:	601a      	str	r2, [r3, #0]
}
 801092c:	46c0      	nop			; (mov r8, r8)
 801092e:	46bd      	mov	sp, r7
 8010930:	b004      	add	sp, #16
 8010932:	bd80      	pop	{r7, pc}
 8010934:	200013ac 	.word	0x200013ac
 8010938:	20000ed4 	.word	0x20000ed4
 801093c:	20001394 	.word	0x20001394
 8010940:	20001364 	.word	0x20001364
 8010944:	20001360 	.word	0x20001360
 8010948:	200013c8 	.word	0x200013c8

0801094c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801094c:	b590      	push	{r4, r7, lr}
 801094e:	b089      	sub	sp, #36	; 0x24
 8010950:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010952:	2300      	movs	r3, #0
 8010954:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010956:	f000 facb 	bl	8010ef0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801095a:	4b17      	ldr	r3, [pc, #92]	; (80109b8 <xTimerCreateTimerTask+0x6c>)
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d020      	beq.n	80109a4 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010962:	2300      	movs	r3, #0
 8010964:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010966:	2300      	movs	r3, #0
 8010968:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801096a:	003a      	movs	r2, r7
 801096c:	1d39      	adds	r1, r7, #4
 801096e:	2308      	movs	r3, #8
 8010970:	18fb      	adds	r3, r7, r3
 8010972:	0018      	movs	r0, r3
 8010974:	f7fe fc9c 	bl	800f2b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010978:	683c      	ldr	r4, [r7, #0]
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	68ba      	ldr	r2, [r7, #8]
 801097e:	490f      	ldr	r1, [pc, #60]	; (80109bc <xTimerCreateTimerTask+0x70>)
 8010980:	480f      	ldr	r0, [pc, #60]	; (80109c0 <xTimerCreateTimerTask+0x74>)
 8010982:	9202      	str	r2, [sp, #8]
 8010984:	9301      	str	r3, [sp, #4]
 8010986:	2302      	movs	r3, #2
 8010988:	9300      	str	r3, [sp, #0]
 801098a:	2300      	movs	r3, #0
 801098c:	0022      	movs	r2, r4
 801098e:	f7ff f97c 	bl	800fc8a <xTaskCreateStatic>
 8010992:	0002      	movs	r2, r0
 8010994:	4b0b      	ldr	r3, [pc, #44]	; (80109c4 <xTimerCreateTimerTask+0x78>)
 8010996:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010998:	4b0a      	ldr	r3, [pc, #40]	; (80109c4 <xTimerCreateTimerTask+0x78>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d001      	beq.n	80109a4 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80109a0:	2301      	movs	r3, #1
 80109a2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d101      	bne.n	80109ae <xTimerCreateTimerTask+0x62>
 80109aa:	b672      	cpsid	i
 80109ac:	e7fe      	b.n	80109ac <xTimerCreateTimerTask+0x60>
	return xReturn;
 80109ae:	68fb      	ldr	r3, [r7, #12]
}
 80109b0:	0018      	movs	r0, r3
 80109b2:	46bd      	mov	sp, r7
 80109b4:	b005      	add	sp, #20
 80109b6:	bd90      	pop	{r4, r7, pc}
 80109b8:	20001404 	.word	0x20001404
 80109bc:	08012924 	.word	0x08012924
 80109c0:	08010ae5 	.word	0x08010ae5
 80109c4:	20001408 	.word	0x20001408

080109c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80109c8:	b590      	push	{r4, r7, lr}
 80109ca:	b08b      	sub	sp, #44	; 0x2c
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	60f8      	str	r0, [r7, #12]
 80109d0:	60b9      	str	r1, [r7, #8]
 80109d2:	607a      	str	r2, [r7, #4]
 80109d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80109d6:	2300      	movs	r3, #0
 80109d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d101      	bne.n	80109e4 <xTimerGenericCommand+0x1c>
 80109e0:	b672      	cpsid	i
 80109e2:	e7fe      	b.n	80109e2 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80109e4:	4b1c      	ldr	r3, [pc, #112]	; (8010a58 <xTimerGenericCommand+0x90>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d030      	beq.n	8010a4e <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80109ec:	2414      	movs	r4, #20
 80109ee:	193b      	adds	r3, r7, r4
 80109f0:	68ba      	ldr	r2, [r7, #8]
 80109f2:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80109f4:	193b      	adds	r3, r7, r4
 80109f6:	687a      	ldr	r2, [r7, #4]
 80109f8:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80109fa:	193b      	adds	r3, r7, r4
 80109fc:	68fa      	ldr	r2, [r7, #12]
 80109fe:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010a00:	68bb      	ldr	r3, [r7, #8]
 8010a02:	2b05      	cmp	r3, #5
 8010a04:	dc19      	bgt.n	8010a3a <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010a06:	f7ff fed5 	bl	80107b4 <xTaskGetSchedulerState>
 8010a0a:	0003      	movs	r3, r0
 8010a0c:	2b02      	cmp	r3, #2
 8010a0e:	d109      	bne.n	8010a24 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010a10:	4b11      	ldr	r3, [pc, #68]	; (8010a58 <xTimerGenericCommand+0x90>)
 8010a12:	6818      	ldr	r0, [r3, #0]
 8010a14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a16:	1939      	adds	r1, r7, r4
 8010a18:	2300      	movs	r3, #0
 8010a1a:	f7fe fdd1 	bl	800f5c0 <xQueueGenericSend>
 8010a1e:	0003      	movs	r3, r0
 8010a20:	627b      	str	r3, [r7, #36]	; 0x24
 8010a22:	e014      	b.n	8010a4e <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010a24:	4b0c      	ldr	r3, [pc, #48]	; (8010a58 <xTimerGenericCommand+0x90>)
 8010a26:	6818      	ldr	r0, [r3, #0]
 8010a28:	2314      	movs	r3, #20
 8010a2a:	18f9      	adds	r1, r7, r3
 8010a2c:	2300      	movs	r3, #0
 8010a2e:	2200      	movs	r2, #0
 8010a30:	f7fe fdc6 	bl	800f5c0 <xQueueGenericSend>
 8010a34:	0003      	movs	r3, r0
 8010a36:	627b      	str	r3, [r7, #36]	; 0x24
 8010a38:	e009      	b.n	8010a4e <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010a3a:	4b07      	ldr	r3, [pc, #28]	; (8010a58 <xTimerGenericCommand+0x90>)
 8010a3c:	6818      	ldr	r0, [r3, #0]
 8010a3e:	683a      	ldr	r2, [r7, #0]
 8010a40:	2314      	movs	r3, #20
 8010a42:	18f9      	adds	r1, r7, r3
 8010a44:	2300      	movs	r3, #0
 8010a46:	f7fe fe7f 	bl	800f748 <xQueueGenericSendFromISR>
 8010a4a:	0003      	movs	r3, r0
 8010a4c:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010a50:	0018      	movs	r0, r3
 8010a52:	46bd      	mov	sp, r7
 8010a54:	b00b      	add	sp, #44	; 0x2c
 8010a56:	bd90      	pop	{r4, r7, pc}
 8010a58:	20001404 	.word	0x20001404

08010a5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b086      	sub	sp, #24
 8010a60:	af02      	add	r7, sp, #8
 8010a62:	6078      	str	r0, [r7, #4]
 8010a64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010a66:	4b1e      	ldr	r3, [pc, #120]	; (8010ae0 <prvProcessExpiredTimer+0x84>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	68db      	ldr	r3, [r3, #12]
 8010a6c:	68db      	ldr	r3, [r3, #12]
 8010a6e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	3304      	adds	r3, #4
 8010a74:	0018      	movs	r0, r3
 8010a76:	f7fe fcb4 	bl	800f3e2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	2228      	movs	r2, #40	; 0x28
 8010a7e:	5c9b      	ldrb	r3, [r3, r2]
 8010a80:	001a      	movs	r2, r3
 8010a82:	2304      	movs	r3, #4
 8010a84:	4013      	ands	r3, r2
 8010a86:	d019      	beq.n	8010abc <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	699a      	ldr	r2, [r3, #24]
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	18d1      	adds	r1, r2, r3
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	683a      	ldr	r2, [r7, #0]
 8010a94:	68f8      	ldr	r0, [r7, #12]
 8010a96:	f000 f8c5 	bl	8010c24 <prvInsertTimerInActiveList>
 8010a9a:	1e03      	subs	r3, r0, #0
 8010a9c:	d017      	beq.n	8010ace <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010a9e:	687a      	ldr	r2, [r7, #4]
 8010aa0:	68f8      	ldr	r0, [r7, #12]
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	9300      	str	r3, [sp, #0]
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	2100      	movs	r1, #0
 8010aaa:	f7ff ff8d 	bl	80109c8 <xTimerGenericCommand>
 8010aae:	0003      	movs	r3, r0
 8010ab0:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8010ab2:	68bb      	ldr	r3, [r7, #8]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d10a      	bne.n	8010ace <prvProcessExpiredTimer+0x72>
 8010ab8:	b672      	cpsid	i
 8010aba:	e7fe      	b.n	8010aba <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	2228      	movs	r2, #40	; 0x28
 8010ac0:	5c9b      	ldrb	r3, [r3, r2]
 8010ac2:	2201      	movs	r2, #1
 8010ac4:	4393      	bics	r3, r2
 8010ac6:	b2d9      	uxtb	r1, r3
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	2228      	movs	r2, #40	; 0x28
 8010acc:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	6a1b      	ldr	r3, [r3, #32]
 8010ad2:	68fa      	ldr	r2, [r7, #12]
 8010ad4:	0010      	movs	r0, r2
 8010ad6:	4798      	blx	r3
}
 8010ad8:	46c0      	nop			; (mov r8, r8)
 8010ada:	46bd      	mov	sp, r7
 8010adc:	b004      	add	sp, #16
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	200013fc 	.word	0x200013fc

08010ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b084      	sub	sp, #16
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 8010aec:	f7f8 fb2c 	bl	8009148 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010af0:	2308      	movs	r3, #8
 8010af2:	18fb      	adds	r3, r7, r3
 8010af4:	0018      	movs	r0, r3
 8010af6:	f000 f853 	bl	8010ba0 <prvGetNextExpireTime>
 8010afa:	0003      	movs	r3, r0
 8010afc:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010afe:	68ba      	ldr	r2, [r7, #8]
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	0011      	movs	r1, r2
 8010b04:	0018      	movs	r0, r3
 8010b06:	f000 f803 	bl	8010b10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010b0a:	f000 f8cd 	bl	8010ca8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b0e:	e7ef      	b.n	8010af0 <prvTimerTask+0xc>

08010b10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b084      	sub	sp, #16
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
 8010b18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010b1a:	f7ff fab3 	bl	8010084 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010b1e:	2308      	movs	r3, #8
 8010b20:	18fb      	adds	r3, r7, r3
 8010b22:	0018      	movs	r0, r3
 8010b24:	f000 f85e 	bl	8010be4 <prvSampleTimeNow>
 8010b28:	0003      	movs	r3, r0
 8010b2a:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010b2c:	68bb      	ldr	r3, [r7, #8]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d12b      	bne.n	8010b8a <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d10c      	bne.n	8010b52 <prvProcessTimerOrBlockTask+0x42>
 8010b38:	687a      	ldr	r2, [r7, #4]
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	429a      	cmp	r2, r3
 8010b3e:	d808      	bhi.n	8010b52 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 8010b40:	f7ff faac 	bl	801009c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010b44:	68fa      	ldr	r2, [r7, #12]
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	0011      	movs	r1, r2
 8010b4a:	0018      	movs	r0, r3
 8010b4c:	f7ff ff86 	bl	8010a5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010b50:	e01d      	b.n	8010b8e <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d008      	beq.n	8010b6a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010b58:	4b0f      	ldr	r3, [pc, #60]	; (8010b98 <prvProcessTimerOrBlockTask+0x88>)
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	681b      	ldr	r3, [r3, #0]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d101      	bne.n	8010b66 <prvProcessTimerOrBlockTask+0x56>
 8010b62:	2301      	movs	r3, #1
 8010b64:	e000      	b.n	8010b68 <prvProcessTimerOrBlockTask+0x58>
 8010b66:	2300      	movs	r3, #0
 8010b68:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010b6a:	4b0c      	ldr	r3, [pc, #48]	; (8010b9c <prvProcessTimerOrBlockTask+0x8c>)
 8010b6c:	6818      	ldr	r0, [r3, #0]
 8010b6e:	687a      	ldr	r2, [r7, #4]
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	1ad3      	subs	r3, r2, r3
 8010b74:	683a      	ldr	r2, [r7, #0]
 8010b76:	0019      	movs	r1, r3
 8010b78:	f7ff f854 	bl	800fc24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010b7c:	f7ff fa8e 	bl	801009c <xTaskResumeAll>
 8010b80:	1e03      	subs	r3, r0, #0
 8010b82:	d104      	bne.n	8010b8e <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 8010b84:	f000 fa84 	bl	8011090 <vPortYield>
}
 8010b88:	e001      	b.n	8010b8e <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 8010b8a:	f7ff fa87 	bl	801009c <xTaskResumeAll>
}
 8010b8e:	46c0      	nop			; (mov r8, r8)
 8010b90:	46bd      	mov	sp, r7
 8010b92:	b004      	add	sp, #16
 8010b94:	bd80      	pop	{r7, pc}
 8010b96:	46c0      	nop			; (mov r8, r8)
 8010b98:	20001400 	.word	0x20001400
 8010b9c:	20001404 	.word	0x20001404

08010ba0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b084      	sub	sp, #16
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010ba8:	4b0d      	ldr	r3, [pc, #52]	; (8010be0 <prvGetNextExpireTime+0x40>)
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d101      	bne.n	8010bb6 <prvGetNextExpireTime+0x16>
 8010bb2:	2201      	movs	r2, #1
 8010bb4:	e000      	b.n	8010bb8 <prvGetNextExpireTime+0x18>
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d105      	bne.n	8010bd0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010bc4:	4b06      	ldr	r3, [pc, #24]	; (8010be0 <prvGetNextExpireTime+0x40>)
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	68db      	ldr	r3, [r3, #12]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	60fb      	str	r3, [r7, #12]
 8010bce:	e001      	b.n	8010bd4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010bd0:	2300      	movs	r3, #0
 8010bd2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
}
 8010bd6:	0018      	movs	r0, r3
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	b004      	add	sp, #16
 8010bdc:	bd80      	pop	{r7, pc}
 8010bde:	46c0      	nop			; (mov r8, r8)
 8010be0:	200013fc 	.word	0x200013fc

08010be4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b084      	sub	sp, #16
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010bec:	f7ff fae2 	bl	80101b4 <xTaskGetTickCount>
 8010bf0:	0003      	movs	r3, r0
 8010bf2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 8010bf4:	4b0a      	ldr	r3, [pc, #40]	; (8010c20 <prvSampleTimeNow+0x3c>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	68fa      	ldr	r2, [r7, #12]
 8010bfa:	429a      	cmp	r2, r3
 8010bfc:	d205      	bcs.n	8010c0a <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 8010bfe:	f000 f919 	bl	8010e34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	2201      	movs	r2, #1
 8010c06:	601a      	str	r2, [r3, #0]
 8010c08:	e002      	b.n	8010c10 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010c10:	4b03      	ldr	r3, [pc, #12]	; (8010c20 <prvSampleTimeNow+0x3c>)
 8010c12:	68fa      	ldr	r2, [r7, #12]
 8010c14:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8010c16:	68fb      	ldr	r3, [r7, #12]
}
 8010c18:	0018      	movs	r0, r3
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	b004      	add	sp, #16
 8010c1e:	bd80      	pop	{r7, pc}
 8010c20:	2000140c 	.word	0x2000140c

08010c24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b086      	sub	sp, #24
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	60f8      	str	r0, [r7, #12]
 8010c2c:	60b9      	str	r1, [r7, #8]
 8010c2e:	607a      	str	r2, [r7, #4]
 8010c30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010c32:	2300      	movs	r3, #0
 8010c34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	68ba      	ldr	r2, [r7, #8]
 8010c3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	68fa      	ldr	r2, [r7, #12]
 8010c40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010c42:	68ba      	ldr	r2, [r7, #8]
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	429a      	cmp	r2, r3
 8010c48:	d812      	bhi.n	8010c70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c4a:	687a      	ldr	r2, [r7, #4]
 8010c4c:	683b      	ldr	r3, [r7, #0]
 8010c4e:	1ad2      	subs	r2, r2, r3
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	699b      	ldr	r3, [r3, #24]
 8010c54:	429a      	cmp	r2, r3
 8010c56:	d302      	bcc.n	8010c5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010c58:	2301      	movs	r3, #1
 8010c5a:	617b      	str	r3, [r7, #20]
 8010c5c:	e01b      	b.n	8010c96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010c5e:	4b10      	ldr	r3, [pc, #64]	; (8010ca0 <prvInsertTimerInActiveList+0x7c>)
 8010c60:	681a      	ldr	r2, [r3, #0]
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	3304      	adds	r3, #4
 8010c66:	0019      	movs	r1, r3
 8010c68:	0010      	movs	r0, r2
 8010c6a:	f7fe fb84 	bl	800f376 <vListInsert>
 8010c6e:	e012      	b.n	8010c96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010c70:	687a      	ldr	r2, [r7, #4]
 8010c72:	683b      	ldr	r3, [r7, #0]
 8010c74:	429a      	cmp	r2, r3
 8010c76:	d206      	bcs.n	8010c86 <prvInsertTimerInActiveList+0x62>
 8010c78:	68ba      	ldr	r2, [r7, #8]
 8010c7a:	683b      	ldr	r3, [r7, #0]
 8010c7c:	429a      	cmp	r2, r3
 8010c7e:	d302      	bcc.n	8010c86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010c80:	2301      	movs	r3, #1
 8010c82:	617b      	str	r3, [r7, #20]
 8010c84:	e007      	b.n	8010c96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010c86:	4b07      	ldr	r3, [pc, #28]	; (8010ca4 <prvInsertTimerInActiveList+0x80>)
 8010c88:	681a      	ldr	r2, [r3, #0]
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	0019      	movs	r1, r3
 8010c90:	0010      	movs	r0, r2
 8010c92:	f7fe fb70 	bl	800f376 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010c96:	697b      	ldr	r3, [r7, #20]
}
 8010c98:	0018      	movs	r0, r3
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	b006      	add	sp, #24
 8010c9e:	bd80      	pop	{r7, pc}
 8010ca0:	20001400 	.word	0x20001400
 8010ca4:	200013fc 	.word	0x200013fc

08010ca8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010ca8:	b590      	push	{r4, r7, lr}
 8010caa:	b08d      	sub	sp, #52	; 0x34
 8010cac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010cae:	e0ac      	b.n	8010e0a <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010cb0:	2208      	movs	r2, #8
 8010cb2:	18bb      	adds	r3, r7, r2
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	da0f      	bge.n	8010cda <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010cba:	18bb      	adds	r3, r7, r2
 8010cbc:	3304      	adds	r3, #4
 8010cbe:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d101      	bne.n	8010cca <prvProcessReceivedCommands+0x22>
 8010cc6:	b672      	cpsid	i
 8010cc8:	e7fe      	b.n	8010cc8 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ccc:	681a      	ldr	r2, [r3, #0]
 8010cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd0:	6858      	ldr	r0, [r3, #4]
 8010cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cd4:	689b      	ldr	r3, [r3, #8]
 8010cd6:	0019      	movs	r1, r3
 8010cd8:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010cda:	2208      	movs	r2, #8
 8010cdc:	18bb      	adds	r3, r7, r2
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	da00      	bge.n	8010ce6 <prvProcessReceivedCommands+0x3e>
 8010ce4:	e090      	b.n	8010e08 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010ce6:	18bb      	adds	r3, r7, r2
 8010ce8:	689b      	ldr	r3, [r3, #8]
 8010cea:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010cec:	6a3b      	ldr	r3, [r7, #32]
 8010cee:	695b      	ldr	r3, [r3, #20]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d004      	beq.n	8010cfe <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010cf4:	6a3b      	ldr	r3, [r7, #32]
 8010cf6:	3304      	adds	r3, #4
 8010cf8:	0018      	movs	r0, r3
 8010cfa:	f7fe fb72 	bl	800f3e2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010cfe:	1d3b      	adds	r3, r7, #4
 8010d00:	0018      	movs	r0, r3
 8010d02:	f7ff ff6f 	bl	8010be4 <prvSampleTimeNow>
 8010d06:	0003      	movs	r3, r0
 8010d08:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8010d0a:	2308      	movs	r3, #8
 8010d0c:	18fb      	adds	r3, r7, r3
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	2b09      	cmp	r3, #9
 8010d12:	d900      	bls.n	8010d16 <prvProcessReceivedCommands+0x6e>
 8010d14:	e079      	b.n	8010e0a <prvProcessReceivedCommands+0x162>
 8010d16:	009a      	lsls	r2, r3, #2
 8010d18:	4b44      	ldr	r3, [pc, #272]	; (8010e2c <prvProcessReceivedCommands+0x184>)
 8010d1a:	18d3      	adds	r3, r2, r3
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010d20:	6a3b      	ldr	r3, [r7, #32]
 8010d22:	2228      	movs	r2, #40	; 0x28
 8010d24:	5c9b      	ldrb	r3, [r3, r2]
 8010d26:	2201      	movs	r2, #1
 8010d28:	4313      	orrs	r3, r2
 8010d2a:	b2d9      	uxtb	r1, r3
 8010d2c:	6a3b      	ldr	r3, [r7, #32]
 8010d2e:	2228      	movs	r2, #40	; 0x28
 8010d30:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010d32:	2408      	movs	r4, #8
 8010d34:	193b      	adds	r3, r7, r4
 8010d36:	685a      	ldr	r2, [r3, #4]
 8010d38:	6a3b      	ldr	r3, [r7, #32]
 8010d3a:	699b      	ldr	r3, [r3, #24]
 8010d3c:	18d1      	adds	r1, r2, r3
 8010d3e:	193b      	adds	r3, r7, r4
 8010d40:	685b      	ldr	r3, [r3, #4]
 8010d42:	69fa      	ldr	r2, [r7, #28]
 8010d44:	6a38      	ldr	r0, [r7, #32]
 8010d46:	f7ff ff6d 	bl	8010c24 <prvInsertTimerInActiveList>
 8010d4a:	1e03      	subs	r3, r0, #0
 8010d4c:	d05d      	beq.n	8010e0a <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010d4e:	6a3b      	ldr	r3, [r7, #32]
 8010d50:	6a1b      	ldr	r3, [r3, #32]
 8010d52:	6a3a      	ldr	r2, [r7, #32]
 8010d54:	0010      	movs	r0, r2
 8010d56:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d58:	6a3b      	ldr	r3, [r7, #32]
 8010d5a:	2228      	movs	r2, #40	; 0x28
 8010d5c:	5c9b      	ldrb	r3, [r3, r2]
 8010d5e:	001a      	movs	r2, r3
 8010d60:	2304      	movs	r3, #4
 8010d62:	4013      	ands	r3, r2
 8010d64:	d051      	beq.n	8010e0a <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010d66:	193b      	adds	r3, r7, r4
 8010d68:	685a      	ldr	r2, [r3, #4]
 8010d6a:	6a3b      	ldr	r3, [r7, #32]
 8010d6c:	699b      	ldr	r3, [r3, #24]
 8010d6e:	18d2      	adds	r2, r2, r3
 8010d70:	6a38      	ldr	r0, [r7, #32]
 8010d72:	2300      	movs	r3, #0
 8010d74:	9300      	str	r3, [sp, #0]
 8010d76:	2300      	movs	r3, #0
 8010d78:	2100      	movs	r1, #0
 8010d7a:	f7ff fe25 	bl	80109c8 <xTimerGenericCommand>
 8010d7e:	0003      	movs	r3, r0
 8010d80:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8010d82:	69bb      	ldr	r3, [r7, #24]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d140      	bne.n	8010e0a <prvProcessReceivedCommands+0x162>
 8010d88:	b672      	cpsid	i
 8010d8a:	e7fe      	b.n	8010d8a <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010d8c:	6a3b      	ldr	r3, [r7, #32]
 8010d8e:	2228      	movs	r2, #40	; 0x28
 8010d90:	5c9b      	ldrb	r3, [r3, r2]
 8010d92:	2201      	movs	r2, #1
 8010d94:	4393      	bics	r3, r2
 8010d96:	b2d9      	uxtb	r1, r3
 8010d98:	6a3b      	ldr	r3, [r7, #32]
 8010d9a:	2228      	movs	r2, #40	; 0x28
 8010d9c:	5499      	strb	r1, [r3, r2]
					break;
 8010d9e:	e034      	b.n	8010e0a <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010da0:	6a3b      	ldr	r3, [r7, #32]
 8010da2:	2228      	movs	r2, #40	; 0x28
 8010da4:	5c9b      	ldrb	r3, [r3, r2]
 8010da6:	2201      	movs	r2, #1
 8010da8:	4313      	orrs	r3, r2
 8010daa:	b2d9      	uxtb	r1, r3
 8010dac:	6a3b      	ldr	r3, [r7, #32]
 8010dae:	2228      	movs	r2, #40	; 0x28
 8010db0:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010db2:	2308      	movs	r3, #8
 8010db4:	18fb      	adds	r3, r7, r3
 8010db6:	685a      	ldr	r2, [r3, #4]
 8010db8:	6a3b      	ldr	r3, [r7, #32]
 8010dba:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010dbc:	6a3b      	ldr	r3, [r7, #32]
 8010dbe:	699b      	ldr	r3, [r3, #24]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d101      	bne.n	8010dc8 <prvProcessReceivedCommands+0x120>
 8010dc4:	b672      	cpsid	i
 8010dc6:	e7fe      	b.n	8010dc6 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010dc8:	6a3b      	ldr	r3, [r7, #32]
 8010dca:	699a      	ldr	r2, [r3, #24]
 8010dcc:	69fb      	ldr	r3, [r7, #28]
 8010dce:	18d1      	adds	r1, r2, r3
 8010dd0:	69fb      	ldr	r3, [r7, #28]
 8010dd2:	69fa      	ldr	r2, [r7, #28]
 8010dd4:	6a38      	ldr	r0, [r7, #32]
 8010dd6:	f7ff ff25 	bl	8010c24 <prvInsertTimerInActiveList>
					break;
 8010dda:	e016      	b.n	8010e0a <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010ddc:	6a3b      	ldr	r3, [r7, #32]
 8010dde:	2228      	movs	r2, #40	; 0x28
 8010de0:	5c9b      	ldrb	r3, [r3, r2]
 8010de2:	001a      	movs	r2, r3
 8010de4:	2302      	movs	r3, #2
 8010de6:	4013      	ands	r3, r2
 8010de8:	d104      	bne.n	8010df4 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 8010dea:	6a3b      	ldr	r3, [r7, #32]
 8010dec:	0018      	movs	r0, r3
 8010dee:	f000 faa9 	bl	8011344 <vPortFree>
 8010df2:	e00a      	b.n	8010e0a <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010df4:	6a3b      	ldr	r3, [r7, #32]
 8010df6:	2228      	movs	r2, #40	; 0x28
 8010df8:	5c9b      	ldrb	r3, [r3, r2]
 8010dfa:	2201      	movs	r2, #1
 8010dfc:	4393      	bics	r3, r2
 8010dfe:	b2d9      	uxtb	r1, r3
 8010e00:	6a3b      	ldr	r3, [r7, #32]
 8010e02:	2228      	movs	r2, #40	; 0x28
 8010e04:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010e06:	e000      	b.n	8010e0a <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010e08:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010e0a:	4b09      	ldr	r3, [pc, #36]	; (8010e30 <prvProcessReceivedCommands+0x188>)
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	2208      	movs	r2, #8
 8010e10:	18b9      	adds	r1, r7, r2
 8010e12:	2200      	movs	r2, #0
 8010e14:	0018      	movs	r0, r3
 8010e16:	f7fe fd0b 	bl	800f830 <xQueueReceive>
 8010e1a:	1e03      	subs	r3, r0, #0
 8010e1c:	d000      	beq.n	8010e20 <prvProcessReceivedCommands+0x178>
 8010e1e:	e747      	b.n	8010cb0 <prvProcessReceivedCommands+0x8>
	}
}
 8010e20:	46c0      	nop			; (mov r8, r8)
 8010e22:	46c0      	nop			; (mov r8, r8)
 8010e24:	46bd      	mov	sp, r7
 8010e26:	b00b      	add	sp, #44	; 0x2c
 8010e28:	bd90      	pop	{r4, r7, pc}
 8010e2a:	46c0      	nop			; (mov r8, r8)
 8010e2c:	08013074 	.word	0x08013074
 8010e30:	20001404 	.word	0x20001404

08010e34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b088      	sub	sp, #32
 8010e38:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010e3a:	e041      	b.n	8010ec0 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010e3c:	4b2a      	ldr	r3, [pc, #168]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	68db      	ldr	r3, [r3, #12]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010e46:	4b28      	ldr	r3, [pc, #160]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	68db      	ldr	r3, [r3, #12]
 8010e4c:	68db      	ldr	r3, [r3, #12]
 8010e4e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	3304      	adds	r3, #4
 8010e54:	0018      	movs	r0, r3
 8010e56:	f7fe fac4 	bl	800f3e2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	6a1b      	ldr	r3, [r3, #32]
 8010e5e:	68fa      	ldr	r2, [r7, #12]
 8010e60:	0010      	movs	r0, r2
 8010e62:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2228      	movs	r2, #40	; 0x28
 8010e68:	5c9b      	ldrb	r3, [r3, r2]
 8010e6a:	001a      	movs	r2, r3
 8010e6c:	2304      	movs	r3, #4
 8010e6e:	4013      	ands	r3, r2
 8010e70:	d026      	beq.n	8010ec0 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	699b      	ldr	r3, [r3, #24]
 8010e76:	693a      	ldr	r2, [r7, #16]
 8010e78:	18d3      	adds	r3, r2, r3
 8010e7a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010e7c:	68ba      	ldr	r2, [r7, #8]
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	429a      	cmp	r2, r3
 8010e82:	d90e      	bls.n	8010ea2 <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	68ba      	ldr	r2, [r7, #8]
 8010e88:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	68fa      	ldr	r2, [r7, #12]
 8010e8e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010e90:	4b15      	ldr	r3, [pc, #84]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010e92:	681a      	ldr	r2, [r3, #0]
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	3304      	adds	r3, #4
 8010e98:	0019      	movs	r1, r3
 8010e9a:	0010      	movs	r0, r2
 8010e9c:	f7fe fa6b 	bl	800f376 <vListInsert>
 8010ea0:	e00e      	b.n	8010ec0 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010ea2:	693a      	ldr	r2, [r7, #16]
 8010ea4:	68f8      	ldr	r0, [r7, #12]
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	9300      	str	r3, [sp, #0]
 8010eaa:	2300      	movs	r3, #0
 8010eac:	2100      	movs	r1, #0
 8010eae:	f7ff fd8b 	bl	80109c8 <xTimerGenericCommand>
 8010eb2:	0003      	movs	r3, r0
 8010eb4:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d101      	bne.n	8010ec0 <prvSwitchTimerLists+0x8c>
 8010ebc:	b672      	cpsid	i
 8010ebe:	e7fe      	b.n	8010ebe <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010ec0:	4b09      	ldr	r3, [pc, #36]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d1b8      	bne.n	8010e3c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010eca:	4b07      	ldr	r3, [pc, #28]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010ed0:	4b06      	ldr	r3, [pc, #24]	; (8010eec <prvSwitchTimerLists+0xb8>)
 8010ed2:	681a      	ldr	r2, [r3, #0]
 8010ed4:	4b04      	ldr	r3, [pc, #16]	; (8010ee8 <prvSwitchTimerLists+0xb4>)
 8010ed6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8010ed8:	4b04      	ldr	r3, [pc, #16]	; (8010eec <prvSwitchTimerLists+0xb8>)
 8010eda:	697a      	ldr	r2, [r7, #20]
 8010edc:	601a      	str	r2, [r3, #0]
}
 8010ede:	46c0      	nop			; (mov r8, r8)
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	b006      	add	sp, #24
 8010ee4:	bd80      	pop	{r7, pc}
 8010ee6:	46c0      	nop			; (mov r8, r8)
 8010ee8:	200013fc 	.word	0x200013fc
 8010eec:	20001400 	.word	0x20001400

08010ef0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b082      	sub	sp, #8
 8010ef4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010ef6:	f000 f8db 	bl	80110b0 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010efa:	4b16      	ldr	r3, [pc, #88]	; (8010f54 <prvCheckForValidListAndQueue+0x64>)
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d123      	bne.n	8010f4a <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8010f02:	4b15      	ldr	r3, [pc, #84]	; (8010f58 <prvCheckForValidListAndQueue+0x68>)
 8010f04:	0018      	movs	r0, r3
 8010f06:	f7fe f9eb 	bl	800f2e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010f0a:	4b14      	ldr	r3, [pc, #80]	; (8010f5c <prvCheckForValidListAndQueue+0x6c>)
 8010f0c:	0018      	movs	r0, r3
 8010f0e:	f7fe f9e7 	bl	800f2e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010f12:	4b13      	ldr	r3, [pc, #76]	; (8010f60 <prvCheckForValidListAndQueue+0x70>)
 8010f14:	4a10      	ldr	r2, [pc, #64]	; (8010f58 <prvCheckForValidListAndQueue+0x68>)
 8010f16:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010f18:	4b12      	ldr	r3, [pc, #72]	; (8010f64 <prvCheckForValidListAndQueue+0x74>)
 8010f1a:	4a10      	ldr	r2, [pc, #64]	; (8010f5c <prvCheckForValidListAndQueue+0x6c>)
 8010f1c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010f1e:	4b12      	ldr	r3, [pc, #72]	; (8010f68 <prvCheckForValidListAndQueue+0x78>)
 8010f20:	4a12      	ldr	r2, [pc, #72]	; (8010f6c <prvCheckForValidListAndQueue+0x7c>)
 8010f22:	2100      	movs	r1, #0
 8010f24:	9100      	str	r1, [sp, #0]
 8010f26:	2110      	movs	r1, #16
 8010f28:	200a      	movs	r0, #10
 8010f2a:	f7fe fad6 	bl	800f4da <xQueueGenericCreateStatic>
 8010f2e:	0002      	movs	r2, r0
 8010f30:	4b08      	ldr	r3, [pc, #32]	; (8010f54 <prvCheckForValidListAndQueue+0x64>)
 8010f32:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010f34:	4b07      	ldr	r3, [pc, #28]	; (8010f54 <prvCheckForValidListAndQueue+0x64>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d006      	beq.n	8010f4a <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010f3c:	4b05      	ldr	r3, [pc, #20]	; (8010f54 <prvCheckForValidListAndQueue+0x64>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	4a0b      	ldr	r2, [pc, #44]	; (8010f70 <prvCheckForValidListAndQueue+0x80>)
 8010f42:	0011      	movs	r1, r2
 8010f44:	0018      	movs	r0, r3
 8010f46:	f7fe fe45 	bl	800fbd4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010f4a:	f000 f8c3 	bl	80110d4 <vPortExitCritical>
}
 8010f4e:	46c0      	nop			; (mov r8, r8)
 8010f50:	46bd      	mov	sp, r7
 8010f52:	bd80      	pop	{r7, pc}
 8010f54:	20001404 	.word	0x20001404
 8010f58:	200013d4 	.word	0x200013d4
 8010f5c:	200013e8 	.word	0x200013e8
 8010f60:	200013fc 	.word	0x200013fc
 8010f64:	20001400 	.word	0x20001400
 8010f68:	200014b0 	.word	0x200014b0
 8010f6c:	20001410 	.word	0x20001410
 8010f70:	0801292c 	.word	0x0801292c

08010f74 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010f74:	b580      	push	{r7, lr}
 8010f76:	b084      	sub	sp, #16
 8010f78:	af00      	add	r7, sp, #0
 8010f7a:	60f8      	str	r0, [r7, #12]
 8010f7c:	60b9      	str	r1, [r7, #8]
 8010f7e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	3b04      	subs	r3, #4
 8010f84:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	2280      	movs	r2, #128	; 0x80
 8010f8a:	0452      	lsls	r2, r2, #17
 8010f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	3b04      	subs	r3, #4
 8010f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8010f94:	68ba      	ldr	r2, [r7, #8]
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	3b04      	subs	r3, #4
 8010f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010fa0:	4a08      	ldr	r2, [pc, #32]	; (8010fc4 <pxPortInitialiseStack+0x50>)
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	3b14      	subs	r3, #20
 8010faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010fac:	687a      	ldr	r2, [r7, #4]
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	3b20      	subs	r3, #32
 8010fb6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010fb8:	68fb      	ldr	r3, [r7, #12]
}
 8010fba:	0018      	movs	r0, r3
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	b004      	add	sp, #16
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	46c0      	nop			; (mov r8, r8)
 8010fc4:	08010fc9 	.word	0x08010fc9

08010fc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b082      	sub	sp, #8
 8010fcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010fd2:	4b08      	ldr	r3, [pc, #32]	; (8010ff4 <prvTaskExitError+0x2c>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	3301      	adds	r3, #1
 8010fd8:	d001      	beq.n	8010fde <prvTaskExitError+0x16>
 8010fda:	b672      	cpsid	i
 8010fdc:	e7fe      	b.n	8010fdc <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8010fde:	b672      	cpsid	i
	while( ulDummy == 0 )
 8010fe0:	46c0      	nop			; (mov r8, r8)
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d0fc      	beq.n	8010fe2 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010fe8:	46c0      	nop			; (mov r8, r8)
 8010fea:	46c0      	nop			; (mov r8, r8)
 8010fec:	46bd      	mov	sp, r7
 8010fee:	b002      	add	sp, #8
 8010ff0:	bd80      	pop	{r7, pc}
 8010ff2:	46c0      	nop			; (mov r8, r8)
 8010ff4:	20000488 	.word	0x20000488

08010ff8 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8010ffc:	46c0      	nop			; (mov r8, r8)
 8010ffe:	46bd      	mov	sp, r7
 8011000:	bd80      	pop	{r7, pc}
	...

08011010 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8011010:	4a0b      	ldr	r2, [pc, #44]	; (8011040 <pxCurrentTCBConst2>)
 8011012:	6813      	ldr	r3, [r2, #0]
 8011014:	6818      	ldr	r0, [r3, #0]
 8011016:	3020      	adds	r0, #32
 8011018:	f380 8809 	msr	PSP, r0
 801101c:	2002      	movs	r0, #2
 801101e:	f380 8814 	msr	CONTROL, r0
 8011022:	f3bf 8f6f 	isb	sy
 8011026:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8011028:	46ae      	mov	lr, r5
 801102a:	bc08      	pop	{r3}
 801102c:	bc04      	pop	{r2}
 801102e:	b662      	cpsie	i
 8011030:	4718      	bx	r3
 8011032:	46c0      	nop			; (mov r8, r8)
 8011034:	46c0      	nop			; (mov r8, r8)
 8011036:	46c0      	nop			; (mov r8, r8)
 8011038:	46c0      	nop			; (mov r8, r8)
 801103a:	46c0      	nop			; (mov r8, r8)
 801103c:	46c0      	nop			; (mov r8, r8)
 801103e:	46c0      	nop			; (mov r8, r8)

08011040 <pxCurrentTCBConst2>:
 8011040:	20000ed4 	.word	0x20000ed4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8011044:	46c0      	nop			; (mov r8, r8)
 8011046:	46c0      	nop			; (mov r8, r8)

08011048 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801104c:	4b0e      	ldr	r3, [pc, #56]	; (8011088 <xPortStartScheduler+0x40>)
 801104e:	681a      	ldr	r2, [r3, #0]
 8011050:	4b0d      	ldr	r3, [pc, #52]	; (8011088 <xPortStartScheduler+0x40>)
 8011052:	21ff      	movs	r1, #255	; 0xff
 8011054:	0409      	lsls	r1, r1, #16
 8011056:	430a      	orrs	r2, r1
 8011058:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801105a:	4b0b      	ldr	r3, [pc, #44]	; (8011088 <xPortStartScheduler+0x40>)
 801105c:	681a      	ldr	r2, [r3, #0]
 801105e:	4b0a      	ldr	r3, [pc, #40]	; (8011088 <xPortStartScheduler+0x40>)
 8011060:	21ff      	movs	r1, #255	; 0xff
 8011062:	0609      	lsls	r1, r1, #24
 8011064:	430a      	orrs	r2, r1
 8011066:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011068:	f000 f898 	bl	801119c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801106c:	4b07      	ldr	r3, [pc, #28]	; (801108c <xPortStartScheduler+0x44>)
 801106e:	2200      	movs	r2, #0
 8011070:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8011072:	f7ff ffcd 	bl	8011010 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011076:	f7ff f963 	bl	8010340 <vTaskSwitchContext>
	prvTaskExitError();
 801107a:	f7ff ffa5 	bl	8010fc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801107e:	2300      	movs	r3, #0
}
 8011080:	0018      	movs	r0, r3
 8011082:	46bd      	mov	sp, r7
 8011084:	bd80      	pop	{r7, pc}
 8011086:	46c0      	nop			; (mov r8, r8)
 8011088:	e000ed20 	.word	0xe000ed20
 801108c:	20000488 	.word	0x20000488

08011090 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8011090:	b580      	push	{r7, lr}
 8011092:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011094:	4b05      	ldr	r3, [pc, #20]	; (80110ac <vPortYield+0x1c>)
 8011096:	2280      	movs	r2, #128	; 0x80
 8011098:	0552      	lsls	r2, r2, #21
 801109a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 801109c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80110a0:	f3bf 8f6f 	isb	sy
}
 80110a4:	46c0      	nop			; (mov r8, r8)
 80110a6:	46bd      	mov	sp, r7
 80110a8:	bd80      	pop	{r7, pc}
 80110aa:	46c0      	nop			; (mov r8, r8)
 80110ac:	e000ed04 	.word	0xe000ed04

080110b0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80110b0:	b580      	push	{r7, lr}
 80110b2:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80110b4:	b672      	cpsid	i
	uxCriticalNesting++;
 80110b6:	4b06      	ldr	r3, [pc, #24]	; (80110d0 <vPortEnterCritical+0x20>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	1c5a      	adds	r2, r3, #1
 80110bc:	4b04      	ldr	r3, [pc, #16]	; (80110d0 <vPortEnterCritical+0x20>)
 80110be:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80110c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80110c4:	f3bf 8f6f 	isb	sy
}
 80110c8:	46c0      	nop			; (mov r8, r8)
 80110ca:	46bd      	mov	sp, r7
 80110cc:	bd80      	pop	{r7, pc}
 80110ce:	46c0      	nop			; (mov r8, r8)
 80110d0:	20000488 	.word	0x20000488

080110d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80110d8:	4b09      	ldr	r3, [pc, #36]	; (8011100 <vPortExitCritical+0x2c>)
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d101      	bne.n	80110e4 <vPortExitCritical+0x10>
 80110e0:	b672      	cpsid	i
 80110e2:	e7fe      	b.n	80110e2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 80110e4:	4b06      	ldr	r3, [pc, #24]	; (8011100 <vPortExitCritical+0x2c>)
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	1e5a      	subs	r2, r3, #1
 80110ea:	4b05      	ldr	r3, [pc, #20]	; (8011100 <vPortExitCritical+0x2c>)
 80110ec:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 80110ee:	4b04      	ldr	r3, [pc, #16]	; (8011100 <vPortExitCritical+0x2c>)
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d100      	bne.n	80110f8 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 80110f6:	b662      	cpsie	i
	}
}
 80110f8:	46c0      	nop			; (mov r8, r8)
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	46c0      	nop			; (mov r8, r8)
 8011100:	20000488 	.word	0x20000488

08011104 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8011104:	f3ef 8010 	mrs	r0, PRIMASK
 8011108:	b672      	cpsid	i
 801110a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 801110c:	46c0      	nop			; (mov r8, r8)
 801110e:	0018      	movs	r0, r3

08011110 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8011110:	f380 8810 	msr	PRIMASK, r0
 8011114:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 8011116:	46c0      	nop			; (mov r8, r8)
	...

08011120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011120:	f3ef 8009 	mrs	r0, PSP
 8011124:	4b0e      	ldr	r3, [pc, #56]	; (8011160 <pxCurrentTCBConst>)
 8011126:	681a      	ldr	r2, [r3, #0]
 8011128:	3820      	subs	r0, #32
 801112a:	6010      	str	r0, [r2, #0]
 801112c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 801112e:	4644      	mov	r4, r8
 8011130:	464d      	mov	r5, r9
 8011132:	4656      	mov	r6, sl
 8011134:	465f      	mov	r7, fp
 8011136:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8011138:	b508      	push	{r3, lr}
 801113a:	b672      	cpsid	i
 801113c:	f7ff f900 	bl	8010340 <vTaskSwitchContext>
 8011140:	b662      	cpsie	i
 8011142:	bc0c      	pop	{r2, r3}
 8011144:	6811      	ldr	r1, [r2, #0]
 8011146:	6808      	ldr	r0, [r1, #0]
 8011148:	3010      	adds	r0, #16
 801114a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801114c:	46a0      	mov	r8, r4
 801114e:	46a9      	mov	r9, r5
 8011150:	46b2      	mov	sl, r6
 8011152:	46bb      	mov	fp, r7
 8011154:	f380 8809 	msr	PSP, r0
 8011158:	3820      	subs	r0, #32
 801115a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 801115c:	4718      	bx	r3
 801115e:	46c0      	nop			; (mov r8, r8)

08011160 <pxCurrentTCBConst>:
 8011160:	20000ed4 	.word	0x20000ed4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8011164:	46c0      	nop			; (mov r8, r8)
 8011166:	46c0      	nop			; (mov r8, r8)

08011168 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b082      	sub	sp, #8
 801116c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 801116e:	f7ff ffc9 	bl	8011104 <ulSetInterruptMaskFromISR>
 8011172:	0003      	movs	r3, r0
 8011174:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011176:	f7ff f82b 	bl	80101d0 <xTaskIncrementTick>
 801117a:	1e03      	subs	r3, r0, #0
 801117c:	d003      	beq.n	8011186 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801117e:	4b06      	ldr	r3, [pc, #24]	; (8011198 <xPortSysTickHandler+0x30>)
 8011180:	2280      	movs	r2, #128	; 0x80
 8011182:	0552      	lsls	r2, r2, #21
 8011184:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	0018      	movs	r0, r3
 801118a:	f7ff ffc1 	bl	8011110 <vClearInterruptMaskFromISR>
}
 801118e:	46c0      	nop			; (mov r8, r8)
 8011190:	46bd      	mov	sp, r7
 8011192:	b002      	add	sp, #8
 8011194:	bd80      	pop	{r7, pc}
 8011196:	46c0      	nop			; (mov r8, r8)
 8011198:	e000ed04 	.word	0xe000ed04

0801119c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801119c:	b580      	push	{r7, lr}
 801119e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80111a0:	4b0b      	ldr	r3, [pc, #44]	; (80111d0 <vPortSetupTimerInterrupt+0x34>)
 80111a2:	2200      	movs	r2, #0
 80111a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80111a6:	4b0b      	ldr	r3, [pc, #44]	; (80111d4 <vPortSetupTimerInterrupt+0x38>)
 80111a8:	2200      	movs	r2, #0
 80111aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80111ac:	4b0a      	ldr	r3, [pc, #40]	; (80111d8 <vPortSetupTimerInterrupt+0x3c>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	22fa      	movs	r2, #250	; 0xfa
 80111b2:	0091      	lsls	r1, r2, #2
 80111b4:	0018      	movs	r0, r3
 80111b6:	f7ee ffb9 	bl	800012c <__udivsi3>
 80111ba:	0003      	movs	r3, r0
 80111bc:	001a      	movs	r2, r3
 80111be:	4b07      	ldr	r3, [pc, #28]	; (80111dc <vPortSetupTimerInterrupt+0x40>)
 80111c0:	3a01      	subs	r2, #1
 80111c2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80111c4:	4b02      	ldr	r3, [pc, #8]	; (80111d0 <vPortSetupTimerInterrupt+0x34>)
 80111c6:	2207      	movs	r2, #7
 80111c8:	601a      	str	r2, [r3, #0]
}
 80111ca:	46c0      	nop			; (mov r8, r8)
 80111cc:	46bd      	mov	sp, r7
 80111ce:	bd80      	pop	{r7, pc}
 80111d0:	e000e010 	.word	0xe000e010
 80111d4:	e000e018 	.word	0xe000e018
 80111d8:	2000047c 	.word	0x2000047c
 80111dc:	e000e014 	.word	0xe000e014

080111e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b086      	sub	sp, #24
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80111e8:	2300      	movs	r3, #0
 80111ea:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80111ec:	f7fe ff4a 	bl	8010084 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80111f0:	4b4e      	ldr	r3, [pc, #312]	; (801132c <pvPortMalloc+0x14c>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d101      	bne.n	80111fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80111f8:	f000 f8f2 	bl	80113e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80111fc:	4b4c      	ldr	r3, [pc, #304]	; (8011330 <pvPortMalloc+0x150>)
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	687a      	ldr	r2, [r7, #4]
 8011202:	4013      	ands	r3, r2
 8011204:	d000      	beq.n	8011208 <pvPortMalloc+0x28>
 8011206:	e07e      	b.n	8011306 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	2b00      	cmp	r3, #0
 801120c:	d012      	beq.n	8011234 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 801120e:	2208      	movs	r2, #8
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	189b      	adds	r3, r3, r2
 8011214:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	2207      	movs	r2, #7
 801121a:	4013      	ands	r3, r2
 801121c:	d00a      	beq.n	8011234 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	2207      	movs	r2, #7
 8011222:	4393      	bics	r3, r2
 8011224:	3308      	adds	r3, #8
 8011226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2207      	movs	r2, #7
 801122c:	4013      	ands	r3, r2
 801122e:	d001      	beq.n	8011234 <pvPortMalloc+0x54>
 8011230:	b672      	cpsid	i
 8011232:	e7fe      	b.n	8011232 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d065      	beq.n	8011306 <pvPortMalloc+0x126>
 801123a:	4b3e      	ldr	r3, [pc, #248]	; (8011334 <pvPortMalloc+0x154>)
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	687a      	ldr	r2, [r7, #4]
 8011240:	429a      	cmp	r2, r3
 8011242:	d860      	bhi.n	8011306 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011244:	4b3c      	ldr	r3, [pc, #240]	; (8011338 <pvPortMalloc+0x158>)
 8011246:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8011248:	4b3b      	ldr	r3, [pc, #236]	; (8011338 <pvPortMalloc+0x158>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801124e:	e004      	b.n	801125a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8011250:	697b      	ldr	r3, [r7, #20]
 8011252:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011254:	697b      	ldr	r3, [r7, #20]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801125a:	697b      	ldr	r3, [r7, #20]
 801125c:	685b      	ldr	r3, [r3, #4]
 801125e:	687a      	ldr	r2, [r7, #4]
 8011260:	429a      	cmp	r2, r3
 8011262:	d903      	bls.n	801126c <pvPortMalloc+0x8c>
 8011264:	697b      	ldr	r3, [r7, #20]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	2b00      	cmp	r3, #0
 801126a:	d1f1      	bne.n	8011250 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801126c:	4b2f      	ldr	r3, [pc, #188]	; (801132c <pvPortMalloc+0x14c>)
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	697a      	ldr	r2, [r7, #20]
 8011272:	429a      	cmp	r2, r3
 8011274:	d047      	beq.n	8011306 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011276:	693b      	ldr	r3, [r7, #16]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	2208      	movs	r2, #8
 801127c:	189b      	adds	r3, r3, r2
 801127e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	681a      	ldr	r2, [r3, #0]
 8011284:	693b      	ldr	r3, [r7, #16]
 8011286:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011288:	697b      	ldr	r3, [r7, #20]
 801128a:	685a      	ldr	r2, [r3, #4]
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	1ad2      	subs	r2, r2, r3
 8011290:	2308      	movs	r3, #8
 8011292:	005b      	lsls	r3, r3, #1
 8011294:	429a      	cmp	r2, r3
 8011296:	d916      	bls.n	80112c6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011298:	697a      	ldr	r2, [r7, #20]
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	18d3      	adds	r3, r2, r3
 801129e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80112a0:	68bb      	ldr	r3, [r7, #8]
 80112a2:	2207      	movs	r2, #7
 80112a4:	4013      	ands	r3, r2
 80112a6:	d001      	beq.n	80112ac <pvPortMalloc+0xcc>
 80112a8:	b672      	cpsid	i
 80112aa:	e7fe      	b.n	80112aa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	685a      	ldr	r2, [r3, #4]
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	1ad2      	subs	r2, r2, r3
 80112b4:	68bb      	ldr	r3, [r7, #8]
 80112b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	687a      	ldr	r2, [r7, #4]
 80112bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	0018      	movs	r0, r3
 80112c2:	f000 f8ed 	bl	80114a0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80112c6:	4b1b      	ldr	r3, [pc, #108]	; (8011334 <pvPortMalloc+0x154>)
 80112c8:	681a      	ldr	r2, [r3, #0]
 80112ca:	697b      	ldr	r3, [r7, #20]
 80112cc:	685b      	ldr	r3, [r3, #4]
 80112ce:	1ad2      	subs	r2, r2, r3
 80112d0:	4b18      	ldr	r3, [pc, #96]	; (8011334 <pvPortMalloc+0x154>)
 80112d2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80112d4:	4b17      	ldr	r3, [pc, #92]	; (8011334 <pvPortMalloc+0x154>)
 80112d6:	681a      	ldr	r2, [r3, #0]
 80112d8:	4b18      	ldr	r3, [pc, #96]	; (801133c <pvPortMalloc+0x15c>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	429a      	cmp	r2, r3
 80112de:	d203      	bcs.n	80112e8 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80112e0:	4b14      	ldr	r3, [pc, #80]	; (8011334 <pvPortMalloc+0x154>)
 80112e2:	681a      	ldr	r2, [r3, #0]
 80112e4:	4b15      	ldr	r3, [pc, #84]	; (801133c <pvPortMalloc+0x15c>)
 80112e6:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	685a      	ldr	r2, [r3, #4]
 80112ec:	4b10      	ldr	r3, [pc, #64]	; (8011330 <pvPortMalloc+0x150>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	431a      	orrs	r2, r3
 80112f2:	697b      	ldr	r3, [r7, #20]
 80112f4:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80112f6:	697b      	ldr	r3, [r7, #20]
 80112f8:	2200      	movs	r2, #0
 80112fa:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80112fc:	4b10      	ldr	r3, [pc, #64]	; (8011340 <pvPortMalloc+0x160>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	1c5a      	adds	r2, r3, #1
 8011302:	4b0f      	ldr	r3, [pc, #60]	; (8011340 <pvPortMalloc+0x160>)
 8011304:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011306:	f7fe fec9 	bl	801009c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801130a:	68fb      	ldr	r3, [r7, #12]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d101      	bne.n	8011314 <pvPortMalloc+0x134>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8011310:	f7f7 ff15 	bl	800913e <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	2207      	movs	r2, #7
 8011318:	4013      	ands	r3, r2
 801131a:	d001      	beq.n	8011320 <pvPortMalloc+0x140>
 801131c:	b672      	cpsid	i
 801131e:	e7fe      	b.n	801131e <pvPortMalloc+0x13e>
	return pvReturn;
 8011320:	68fb      	ldr	r3, [r7, #12]
}
 8011322:	0018      	movs	r0, r3
 8011324:	46bd      	mov	sp, r7
 8011326:	b006      	add	sp, #24
 8011328:	bd80      	pop	{r7, pc}
 801132a:	46c0      	nop			; (mov r8, r8)
 801132c:	20005504 	.word	0x20005504
 8011330:	20005518 	.word	0x20005518
 8011334:	20005508 	.word	0x20005508
 8011338:	200054fc 	.word	0x200054fc
 801133c:	2000550c 	.word	0x2000550c
 8011340:	20005510 	.word	0x20005510

08011344 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b084      	sub	sp, #16
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d03a      	beq.n	80113cc <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011356:	2308      	movs	r3, #8
 8011358:	425b      	negs	r3, r3
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	18d3      	adds	r3, r2, r3
 801135e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011364:	68bb      	ldr	r3, [r7, #8]
 8011366:	685a      	ldr	r2, [r3, #4]
 8011368:	4b1a      	ldr	r3, [pc, #104]	; (80113d4 <vPortFree+0x90>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	4013      	ands	r3, r2
 801136e:	d101      	bne.n	8011374 <vPortFree+0x30>
 8011370:	b672      	cpsid	i
 8011372:	e7fe      	b.n	8011372 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011374:	68bb      	ldr	r3, [r7, #8]
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	2b00      	cmp	r3, #0
 801137a:	d001      	beq.n	8011380 <vPortFree+0x3c>
 801137c:	b672      	cpsid	i
 801137e:	e7fe      	b.n	801137e <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	685a      	ldr	r2, [r3, #4]
 8011384:	4b13      	ldr	r3, [pc, #76]	; (80113d4 <vPortFree+0x90>)
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	4013      	ands	r3, r2
 801138a:	d01f      	beq.n	80113cc <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801138c:	68bb      	ldr	r3, [r7, #8]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d11b      	bne.n	80113cc <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	685a      	ldr	r2, [r3, #4]
 8011398:	4b0e      	ldr	r3, [pc, #56]	; (80113d4 <vPortFree+0x90>)
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	43db      	mvns	r3, r3
 801139e:	401a      	ands	r2, r3
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80113a4:	f7fe fe6e 	bl	8010084 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80113a8:	68bb      	ldr	r3, [r7, #8]
 80113aa:	685a      	ldr	r2, [r3, #4]
 80113ac:	4b0a      	ldr	r3, [pc, #40]	; (80113d8 <vPortFree+0x94>)
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	18d2      	adds	r2, r2, r3
 80113b2:	4b09      	ldr	r3, [pc, #36]	; (80113d8 <vPortFree+0x94>)
 80113b4:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80113b6:	68bb      	ldr	r3, [r7, #8]
 80113b8:	0018      	movs	r0, r3
 80113ba:	f000 f871 	bl	80114a0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80113be:	4b07      	ldr	r3, [pc, #28]	; (80113dc <vPortFree+0x98>)
 80113c0:	681b      	ldr	r3, [r3, #0]
 80113c2:	1c5a      	adds	r2, r3, #1
 80113c4:	4b05      	ldr	r3, [pc, #20]	; (80113dc <vPortFree+0x98>)
 80113c6:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 80113c8:	f7fe fe68 	bl	801009c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80113cc:	46c0      	nop			; (mov r8, r8)
 80113ce:	46bd      	mov	sp, r7
 80113d0:	b004      	add	sp, #16
 80113d2:	bd80      	pop	{r7, pc}
 80113d4:	20005518 	.word	0x20005518
 80113d8:	20005508 	.word	0x20005508
 80113dc:	20005514 	.word	0x20005514

080113e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b084      	sub	sp, #16
 80113e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80113e6:	4b27      	ldr	r3, [pc, #156]	; (8011484 <prvHeapInit+0xa4>)
 80113e8:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80113ea:	4b27      	ldr	r3, [pc, #156]	; (8011488 <prvHeapInit+0xa8>)
 80113ec:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	2207      	movs	r2, #7
 80113f2:	4013      	ands	r3, r2
 80113f4:	d00c      	beq.n	8011410 <prvHeapInit+0x30>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	3307      	adds	r3, #7
 80113fa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	2207      	movs	r2, #7
 8011400:	4393      	bics	r3, r2
 8011402:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011404:	68ba      	ldr	r2, [r7, #8]
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	1ad2      	subs	r2, r2, r3
 801140a:	4b1f      	ldr	r3, [pc, #124]	; (8011488 <prvHeapInit+0xa8>)
 801140c:	18d3      	adds	r3, r2, r3
 801140e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011414:	4b1d      	ldr	r3, [pc, #116]	; (801148c <prvHeapInit+0xac>)
 8011416:	687a      	ldr	r2, [r7, #4]
 8011418:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801141a:	4b1c      	ldr	r3, [pc, #112]	; (801148c <prvHeapInit+0xac>)
 801141c:	2200      	movs	r2, #0
 801141e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	68ba      	ldr	r2, [r7, #8]
 8011424:	18d3      	adds	r3, r2, r3
 8011426:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011428:	2208      	movs	r2, #8
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	1a9b      	subs	r3, r3, r2
 801142e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	2207      	movs	r2, #7
 8011434:	4393      	bics	r3, r2
 8011436:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011438:	68fa      	ldr	r2, [r7, #12]
 801143a:	4b15      	ldr	r3, [pc, #84]	; (8011490 <prvHeapInit+0xb0>)
 801143c:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 801143e:	4b14      	ldr	r3, [pc, #80]	; (8011490 <prvHeapInit+0xb0>)
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	2200      	movs	r2, #0
 8011444:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011446:	4b12      	ldr	r3, [pc, #72]	; (8011490 <prvHeapInit+0xb0>)
 8011448:	681b      	ldr	r3, [r3, #0]
 801144a:	2200      	movs	r2, #0
 801144c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	68fa      	ldr	r2, [r7, #12]
 8011456:	1ad2      	subs	r2, r2, r3
 8011458:	683b      	ldr	r3, [r7, #0]
 801145a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801145c:	4b0c      	ldr	r3, [pc, #48]	; (8011490 <prvHeapInit+0xb0>)
 801145e:	681a      	ldr	r2, [r3, #0]
 8011460:	683b      	ldr	r3, [r7, #0]
 8011462:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011464:	683b      	ldr	r3, [r7, #0]
 8011466:	685a      	ldr	r2, [r3, #4]
 8011468:	4b0a      	ldr	r3, [pc, #40]	; (8011494 <prvHeapInit+0xb4>)
 801146a:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	685a      	ldr	r2, [r3, #4]
 8011470:	4b09      	ldr	r3, [pc, #36]	; (8011498 <prvHeapInit+0xb8>)
 8011472:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011474:	4b09      	ldr	r3, [pc, #36]	; (801149c <prvHeapInit+0xbc>)
 8011476:	2280      	movs	r2, #128	; 0x80
 8011478:	0612      	lsls	r2, r2, #24
 801147a:	601a      	str	r2, [r3, #0]
}
 801147c:	46c0      	nop			; (mov r8, r8)
 801147e:	46bd      	mov	sp, r7
 8011480:	b004      	add	sp, #16
 8011482:	bd80      	pop	{r7, pc}
 8011484:	00003ffc 	.word	0x00003ffc
 8011488:	20001500 	.word	0x20001500
 801148c:	200054fc 	.word	0x200054fc
 8011490:	20005504 	.word	0x20005504
 8011494:	2000550c 	.word	0x2000550c
 8011498:	20005508 	.word	0x20005508
 801149c:	20005518 	.word	0x20005518

080114a0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b084      	sub	sp, #16
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80114a8:	4b27      	ldr	r3, [pc, #156]	; (8011548 <prvInsertBlockIntoFreeList+0xa8>)
 80114aa:	60fb      	str	r3, [r7, #12]
 80114ac:	e002      	b.n	80114b4 <prvInsertBlockIntoFreeList+0x14>
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	60fb      	str	r3, [r7, #12]
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	687a      	ldr	r2, [r7, #4]
 80114ba:	429a      	cmp	r2, r3
 80114bc:	d8f7      	bhi.n	80114ae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	685b      	ldr	r3, [r3, #4]
 80114c6:	68ba      	ldr	r2, [r7, #8]
 80114c8:	18d3      	adds	r3, r2, r3
 80114ca:	687a      	ldr	r2, [r7, #4]
 80114cc:	429a      	cmp	r2, r3
 80114ce:	d108      	bne.n	80114e2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	685a      	ldr	r2, [r3, #4]
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	685b      	ldr	r3, [r3, #4]
 80114d8:	18d2      	adds	r2, r2, r3
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	685b      	ldr	r3, [r3, #4]
 80114ea:	68ba      	ldr	r2, [r7, #8]
 80114ec:	18d2      	adds	r2, r2, r3
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	429a      	cmp	r2, r3
 80114f4:	d118      	bne.n	8011528 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	681a      	ldr	r2, [r3, #0]
 80114fa:	4b14      	ldr	r3, [pc, #80]	; (801154c <prvInsertBlockIntoFreeList+0xac>)
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	429a      	cmp	r2, r3
 8011500:	d00d      	beq.n	801151e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	685a      	ldr	r2, [r3, #4]
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	685b      	ldr	r3, [r3, #4]
 801150c:	18d2      	adds	r2, r2, r3
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	681a      	ldr	r2, [r3, #0]
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	601a      	str	r2, [r3, #0]
 801151c:	e008      	b.n	8011530 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801151e:	4b0b      	ldr	r3, [pc, #44]	; (801154c <prvInsertBlockIntoFreeList+0xac>)
 8011520:	681a      	ldr	r2, [r3, #0]
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	601a      	str	r2, [r3, #0]
 8011526:	e003      	b.n	8011530 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	681a      	ldr	r2, [r3, #0]
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011530:	68fa      	ldr	r2, [r7, #12]
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	429a      	cmp	r2, r3
 8011536:	d002      	beq.n	801153e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	687a      	ldr	r2, [r7, #4]
 801153c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801153e:	46c0      	nop			; (mov r8, r8)
 8011540:	46bd      	mov	sp, r7
 8011542:	b004      	add	sp, #16
 8011544:	bd80      	pop	{r7, pc}
 8011546:	46c0      	nop			; (mov r8, r8)
 8011548:	200054fc 	.word	0x200054fc
 801154c:	20005504 	.word	0x20005504

08011550 <calloc>:
 8011550:	b510      	push	{r4, lr}
 8011552:	4b03      	ldr	r3, [pc, #12]	; (8011560 <calloc+0x10>)
 8011554:	000a      	movs	r2, r1
 8011556:	0001      	movs	r1, r0
 8011558:	6818      	ldr	r0, [r3, #0]
 801155a:	f000 fa5b 	bl	8011a14 <_calloc_r>
 801155e:	bd10      	pop	{r4, pc}
 8011560:	2000048c 	.word	0x2000048c

08011564 <__errno>:
 8011564:	4b01      	ldr	r3, [pc, #4]	; (801156c <__errno+0x8>)
 8011566:	6818      	ldr	r0, [r3, #0]
 8011568:	4770      	bx	lr
 801156a:	46c0      	nop			; (mov r8, r8)
 801156c:	2000048c 	.word	0x2000048c

08011570 <__sflush_r>:
 8011570:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011572:	898b      	ldrh	r3, [r1, #12]
 8011574:	0005      	movs	r5, r0
 8011576:	000c      	movs	r4, r1
 8011578:	071a      	lsls	r2, r3, #28
 801157a:	d45f      	bmi.n	801163c <__sflush_r+0xcc>
 801157c:	684a      	ldr	r2, [r1, #4]
 801157e:	2a00      	cmp	r2, #0
 8011580:	dc04      	bgt.n	801158c <__sflush_r+0x1c>
 8011582:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8011584:	2a00      	cmp	r2, #0
 8011586:	dc01      	bgt.n	801158c <__sflush_r+0x1c>
 8011588:	2000      	movs	r0, #0
 801158a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801158c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 801158e:	2f00      	cmp	r7, #0
 8011590:	d0fa      	beq.n	8011588 <__sflush_r+0x18>
 8011592:	2200      	movs	r2, #0
 8011594:	2180      	movs	r1, #128	; 0x80
 8011596:	682e      	ldr	r6, [r5, #0]
 8011598:	602a      	str	r2, [r5, #0]
 801159a:	001a      	movs	r2, r3
 801159c:	0149      	lsls	r1, r1, #5
 801159e:	400a      	ands	r2, r1
 80115a0:	420b      	tst	r3, r1
 80115a2:	d034      	beq.n	801160e <__sflush_r+0x9e>
 80115a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80115a6:	89a3      	ldrh	r3, [r4, #12]
 80115a8:	075b      	lsls	r3, r3, #29
 80115aa:	d506      	bpl.n	80115ba <__sflush_r+0x4a>
 80115ac:	6863      	ldr	r3, [r4, #4]
 80115ae:	1ac0      	subs	r0, r0, r3
 80115b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d001      	beq.n	80115ba <__sflush_r+0x4a>
 80115b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80115b8:	1ac0      	subs	r0, r0, r3
 80115ba:	0002      	movs	r2, r0
 80115bc:	6a21      	ldr	r1, [r4, #32]
 80115be:	2300      	movs	r3, #0
 80115c0:	0028      	movs	r0, r5
 80115c2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80115c4:	47b8      	blx	r7
 80115c6:	89a1      	ldrh	r1, [r4, #12]
 80115c8:	1c43      	adds	r3, r0, #1
 80115ca:	d106      	bne.n	80115da <__sflush_r+0x6a>
 80115cc:	682b      	ldr	r3, [r5, #0]
 80115ce:	2b1d      	cmp	r3, #29
 80115d0:	d831      	bhi.n	8011636 <__sflush_r+0xc6>
 80115d2:	4a2c      	ldr	r2, [pc, #176]	; (8011684 <__sflush_r+0x114>)
 80115d4:	40da      	lsrs	r2, r3
 80115d6:	07d3      	lsls	r3, r2, #31
 80115d8:	d52d      	bpl.n	8011636 <__sflush_r+0xc6>
 80115da:	2300      	movs	r3, #0
 80115dc:	6063      	str	r3, [r4, #4]
 80115de:	6923      	ldr	r3, [r4, #16]
 80115e0:	6023      	str	r3, [r4, #0]
 80115e2:	04cb      	lsls	r3, r1, #19
 80115e4:	d505      	bpl.n	80115f2 <__sflush_r+0x82>
 80115e6:	1c43      	adds	r3, r0, #1
 80115e8:	d102      	bne.n	80115f0 <__sflush_r+0x80>
 80115ea:	682b      	ldr	r3, [r5, #0]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d100      	bne.n	80115f2 <__sflush_r+0x82>
 80115f0:	6560      	str	r0, [r4, #84]	; 0x54
 80115f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80115f4:	602e      	str	r6, [r5, #0]
 80115f6:	2900      	cmp	r1, #0
 80115f8:	d0c6      	beq.n	8011588 <__sflush_r+0x18>
 80115fa:	0023      	movs	r3, r4
 80115fc:	3344      	adds	r3, #68	; 0x44
 80115fe:	4299      	cmp	r1, r3
 8011600:	d002      	beq.n	8011608 <__sflush_r+0x98>
 8011602:	0028      	movs	r0, r5
 8011604:	f000 fa14 	bl	8011a30 <_free_r>
 8011608:	2000      	movs	r0, #0
 801160a:	6360      	str	r0, [r4, #52]	; 0x34
 801160c:	e7bd      	b.n	801158a <__sflush_r+0x1a>
 801160e:	2301      	movs	r3, #1
 8011610:	0028      	movs	r0, r5
 8011612:	6a21      	ldr	r1, [r4, #32]
 8011614:	47b8      	blx	r7
 8011616:	1c43      	adds	r3, r0, #1
 8011618:	d1c5      	bne.n	80115a6 <__sflush_r+0x36>
 801161a:	682b      	ldr	r3, [r5, #0]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d0c2      	beq.n	80115a6 <__sflush_r+0x36>
 8011620:	2b1d      	cmp	r3, #29
 8011622:	d001      	beq.n	8011628 <__sflush_r+0xb8>
 8011624:	2b16      	cmp	r3, #22
 8011626:	d101      	bne.n	801162c <__sflush_r+0xbc>
 8011628:	602e      	str	r6, [r5, #0]
 801162a:	e7ad      	b.n	8011588 <__sflush_r+0x18>
 801162c:	2340      	movs	r3, #64	; 0x40
 801162e:	89a2      	ldrh	r2, [r4, #12]
 8011630:	4313      	orrs	r3, r2
 8011632:	81a3      	strh	r3, [r4, #12]
 8011634:	e7a9      	b.n	801158a <__sflush_r+0x1a>
 8011636:	2340      	movs	r3, #64	; 0x40
 8011638:	430b      	orrs	r3, r1
 801163a:	e7fa      	b.n	8011632 <__sflush_r+0xc2>
 801163c:	690f      	ldr	r7, [r1, #16]
 801163e:	2f00      	cmp	r7, #0
 8011640:	d0a2      	beq.n	8011588 <__sflush_r+0x18>
 8011642:	680a      	ldr	r2, [r1, #0]
 8011644:	600f      	str	r7, [r1, #0]
 8011646:	1bd2      	subs	r2, r2, r7
 8011648:	9201      	str	r2, [sp, #4]
 801164a:	2200      	movs	r2, #0
 801164c:	079b      	lsls	r3, r3, #30
 801164e:	d100      	bne.n	8011652 <__sflush_r+0xe2>
 8011650:	694a      	ldr	r2, [r1, #20]
 8011652:	60a2      	str	r2, [r4, #8]
 8011654:	9b01      	ldr	r3, [sp, #4]
 8011656:	2b00      	cmp	r3, #0
 8011658:	dc00      	bgt.n	801165c <__sflush_r+0xec>
 801165a:	e795      	b.n	8011588 <__sflush_r+0x18>
 801165c:	003a      	movs	r2, r7
 801165e:	0028      	movs	r0, r5
 8011660:	9b01      	ldr	r3, [sp, #4]
 8011662:	6a21      	ldr	r1, [r4, #32]
 8011664:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011666:	47b0      	blx	r6
 8011668:	2800      	cmp	r0, #0
 801166a:	dc06      	bgt.n	801167a <__sflush_r+0x10a>
 801166c:	2340      	movs	r3, #64	; 0x40
 801166e:	2001      	movs	r0, #1
 8011670:	89a2      	ldrh	r2, [r4, #12]
 8011672:	4240      	negs	r0, r0
 8011674:	4313      	orrs	r3, r2
 8011676:	81a3      	strh	r3, [r4, #12]
 8011678:	e787      	b.n	801158a <__sflush_r+0x1a>
 801167a:	9b01      	ldr	r3, [sp, #4]
 801167c:	183f      	adds	r7, r7, r0
 801167e:	1a1b      	subs	r3, r3, r0
 8011680:	9301      	str	r3, [sp, #4]
 8011682:	e7e7      	b.n	8011654 <__sflush_r+0xe4>
 8011684:	20400001 	.word	0x20400001

08011688 <_fflush_r>:
 8011688:	690b      	ldr	r3, [r1, #16]
 801168a:	b570      	push	{r4, r5, r6, lr}
 801168c:	0005      	movs	r5, r0
 801168e:	000c      	movs	r4, r1
 8011690:	2b00      	cmp	r3, #0
 8011692:	d102      	bne.n	801169a <_fflush_r+0x12>
 8011694:	2500      	movs	r5, #0
 8011696:	0028      	movs	r0, r5
 8011698:	bd70      	pop	{r4, r5, r6, pc}
 801169a:	2800      	cmp	r0, #0
 801169c:	d004      	beq.n	80116a8 <_fflush_r+0x20>
 801169e:	6983      	ldr	r3, [r0, #24]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d101      	bne.n	80116a8 <_fflush_r+0x20>
 80116a4:	f000 f8a8 	bl	80117f8 <__sinit>
 80116a8:	4b14      	ldr	r3, [pc, #80]	; (80116fc <_fflush_r+0x74>)
 80116aa:	429c      	cmp	r4, r3
 80116ac:	d11b      	bne.n	80116e6 <_fflush_r+0x5e>
 80116ae:	686c      	ldr	r4, [r5, #4]
 80116b0:	220c      	movs	r2, #12
 80116b2:	5ea3      	ldrsh	r3, [r4, r2]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d0ed      	beq.n	8011694 <_fflush_r+0xc>
 80116b8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80116ba:	07d2      	lsls	r2, r2, #31
 80116bc:	d404      	bmi.n	80116c8 <_fflush_r+0x40>
 80116be:	059b      	lsls	r3, r3, #22
 80116c0:	d402      	bmi.n	80116c8 <_fflush_r+0x40>
 80116c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116c4:	f000 f95d 	bl	8011982 <__retarget_lock_acquire_recursive>
 80116c8:	0028      	movs	r0, r5
 80116ca:	0021      	movs	r1, r4
 80116cc:	f7ff ff50 	bl	8011570 <__sflush_r>
 80116d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80116d2:	0005      	movs	r5, r0
 80116d4:	07db      	lsls	r3, r3, #31
 80116d6:	d4de      	bmi.n	8011696 <_fflush_r+0xe>
 80116d8:	89a3      	ldrh	r3, [r4, #12]
 80116da:	059b      	lsls	r3, r3, #22
 80116dc:	d4db      	bmi.n	8011696 <_fflush_r+0xe>
 80116de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116e0:	f000 f950 	bl	8011984 <__retarget_lock_release_recursive>
 80116e4:	e7d7      	b.n	8011696 <_fflush_r+0xe>
 80116e6:	4b06      	ldr	r3, [pc, #24]	; (8011700 <_fflush_r+0x78>)
 80116e8:	429c      	cmp	r4, r3
 80116ea:	d101      	bne.n	80116f0 <_fflush_r+0x68>
 80116ec:	68ac      	ldr	r4, [r5, #8]
 80116ee:	e7df      	b.n	80116b0 <_fflush_r+0x28>
 80116f0:	4b04      	ldr	r3, [pc, #16]	; (8011704 <_fflush_r+0x7c>)
 80116f2:	429c      	cmp	r4, r3
 80116f4:	d1dc      	bne.n	80116b0 <_fflush_r+0x28>
 80116f6:	68ec      	ldr	r4, [r5, #12]
 80116f8:	e7da      	b.n	80116b0 <_fflush_r+0x28>
 80116fa:	46c0      	nop			; (mov r8, r8)
 80116fc:	080130bc 	.word	0x080130bc
 8011700:	080130dc 	.word	0x080130dc
 8011704:	0801309c 	.word	0x0801309c

08011708 <fflush>:
 8011708:	0001      	movs	r1, r0
 801170a:	b510      	push	{r4, lr}
 801170c:	2800      	cmp	r0, #0
 801170e:	d105      	bne.n	801171c <fflush+0x14>
 8011710:	4b05      	ldr	r3, [pc, #20]	; (8011728 <fflush+0x20>)
 8011712:	4906      	ldr	r1, [pc, #24]	; (801172c <fflush+0x24>)
 8011714:	6818      	ldr	r0, [r3, #0]
 8011716:	f000 f8ef 	bl	80118f8 <_fwalk_reent>
 801171a:	bd10      	pop	{r4, pc}
 801171c:	4b04      	ldr	r3, [pc, #16]	; (8011730 <fflush+0x28>)
 801171e:	6818      	ldr	r0, [r3, #0]
 8011720:	f7ff ffb2 	bl	8011688 <_fflush_r>
 8011724:	e7f9      	b.n	801171a <fflush+0x12>
 8011726:	46c0      	nop			; (mov r8, r8)
 8011728:	080130fc 	.word	0x080130fc
 801172c:	08011689 	.word	0x08011689
 8011730:	2000048c 	.word	0x2000048c

08011734 <std>:
 8011734:	2300      	movs	r3, #0
 8011736:	b510      	push	{r4, lr}
 8011738:	0004      	movs	r4, r0
 801173a:	6003      	str	r3, [r0, #0]
 801173c:	6043      	str	r3, [r0, #4]
 801173e:	6083      	str	r3, [r0, #8]
 8011740:	8181      	strh	r1, [r0, #12]
 8011742:	6643      	str	r3, [r0, #100]	; 0x64
 8011744:	0019      	movs	r1, r3
 8011746:	81c2      	strh	r2, [r0, #14]
 8011748:	6103      	str	r3, [r0, #16]
 801174a:	6143      	str	r3, [r0, #20]
 801174c:	6183      	str	r3, [r0, #24]
 801174e:	2208      	movs	r2, #8
 8011750:	305c      	adds	r0, #92	; 0x5c
 8011752:	f000 f957 	bl	8011a04 <memset>
 8011756:	4b05      	ldr	r3, [pc, #20]	; (801176c <std+0x38>)
 8011758:	6263      	str	r3, [r4, #36]	; 0x24
 801175a:	4b05      	ldr	r3, [pc, #20]	; (8011770 <std+0x3c>)
 801175c:	6224      	str	r4, [r4, #32]
 801175e:	62a3      	str	r3, [r4, #40]	; 0x28
 8011760:	4b04      	ldr	r3, [pc, #16]	; (8011774 <std+0x40>)
 8011762:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011764:	4b04      	ldr	r3, [pc, #16]	; (8011778 <std+0x44>)
 8011766:	6323      	str	r3, [r4, #48]	; 0x30
 8011768:	bd10      	pop	{r4, pc}
 801176a:	46c0      	nop			; (mov r8, r8)
 801176c:	08011cd1 	.word	0x08011cd1
 8011770:	08011cf9 	.word	0x08011cf9
 8011774:	08011d31 	.word	0x08011d31
 8011778:	08011d5d 	.word	0x08011d5d

0801177c <_cleanup_r>:
 801177c:	b510      	push	{r4, lr}
 801177e:	4902      	ldr	r1, [pc, #8]	; (8011788 <_cleanup_r+0xc>)
 8011780:	f000 f8ba 	bl	80118f8 <_fwalk_reent>
 8011784:	bd10      	pop	{r4, pc}
 8011786:	46c0      	nop			; (mov r8, r8)
 8011788:	08011689 	.word	0x08011689

0801178c <__sfmoreglue>:
 801178c:	b570      	push	{r4, r5, r6, lr}
 801178e:	2568      	movs	r5, #104	; 0x68
 8011790:	1e4a      	subs	r2, r1, #1
 8011792:	4355      	muls	r5, r2
 8011794:	000e      	movs	r6, r1
 8011796:	0029      	movs	r1, r5
 8011798:	3174      	adds	r1, #116	; 0x74
 801179a:	f000 f993 	bl	8011ac4 <_malloc_r>
 801179e:	1e04      	subs	r4, r0, #0
 80117a0:	d008      	beq.n	80117b4 <__sfmoreglue+0x28>
 80117a2:	2100      	movs	r1, #0
 80117a4:	002a      	movs	r2, r5
 80117a6:	6001      	str	r1, [r0, #0]
 80117a8:	6046      	str	r6, [r0, #4]
 80117aa:	300c      	adds	r0, #12
 80117ac:	60a0      	str	r0, [r4, #8]
 80117ae:	3268      	adds	r2, #104	; 0x68
 80117b0:	f000 f928 	bl	8011a04 <memset>
 80117b4:	0020      	movs	r0, r4
 80117b6:	bd70      	pop	{r4, r5, r6, pc}

080117b8 <__sfp_lock_acquire>:
 80117b8:	b510      	push	{r4, lr}
 80117ba:	4802      	ldr	r0, [pc, #8]	; (80117c4 <__sfp_lock_acquire+0xc>)
 80117bc:	f000 f8e1 	bl	8011982 <__retarget_lock_acquire_recursive>
 80117c0:	bd10      	pop	{r4, pc}
 80117c2:	46c0      	nop			; (mov r8, r8)
 80117c4:	2000587c 	.word	0x2000587c

080117c8 <__sfp_lock_release>:
 80117c8:	b510      	push	{r4, lr}
 80117ca:	4802      	ldr	r0, [pc, #8]	; (80117d4 <__sfp_lock_release+0xc>)
 80117cc:	f000 f8da 	bl	8011984 <__retarget_lock_release_recursive>
 80117d0:	bd10      	pop	{r4, pc}
 80117d2:	46c0      	nop			; (mov r8, r8)
 80117d4:	2000587c 	.word	0x2000587c

080117d8 <__sinit_lock_acquire>:
 80117d8:	b510      	push	{r4, lr}
 80117da:	4802      	ldr	r0, [pc, #8]	; (80117e4 <__sinit_lock_acquire+0xc>)
 80117dc:	f000 f8d1 	bl	8011982 <__retarget_lock_acquire_recursive>
 80117e0:	bd10      	pop	{r4, pc}
 80117e2:	46c0      	nop			; (mov r8, r8)
 80117e4:	20005877 	.word	0x20005877

080117e8 <__sinit_lock_release>:
 80117e8:	b510      	push	{r4, lr}
 80117ea:	4802      	ldr	r0, [pc, #8]	; (80117f4 <__sinit_lock_release+0xc>)
 80117ec:	f000 f8ca 	bl	8011984 <__retarget_lock_release_recursive>
 80117f0:	bd10      	pop	{r4, pc}
 80117f2:	46c0      	nop			; (mov r8, r8)
 80117f4:	20005877 	.word	0x20005877

080117f8 <__sinit>:
 80117f8:	b513      	push	{r0, r1, r4, lr}
 80117fa:	0004      	movs	r4, r0
 80117fc:	f7ff ffec 	bl	80117d8 <__sinit_lock_acquire>
 8011800:	69a3      	ldr	r3, [r4, #24]
 8011802:	2b00      	cmp	r3, #0
 8011804:	d002      	beq.n	801180c <__sinit+0x14>
 8011806:	f7ff ffef 	bl	80117e8 <__sinit_lock_release>
 801180a:	bd13      	pop	{r0, r1, r4, pc}
 801180c:	64a3      	str	r3, [r4, #72]	; 0x48
 801180e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8011810:	6523      	str	r3, [r4, #80]	; 0x50
 8011812:	4b13      	ldr	r3, [pc, #76]	; (8011860 <__sinit+0x68>)
 8011814:	4a13      	ldr	r2, [pc, #76]	; (8011864 <__sinit+0x6c>)
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	62a2      	str	r2, [r4, #40]	; 0x28
 801181a:	9301      	str	r3, [sp, #4]
 801181c:	42a3      	cmp	r3, r4
 801181e:	d101      	bne.n	8011824 <__sinit+0x2c>
 8011820:	2301      	movs	r3, #1
 8011822:	61a3      	str	r3, [r4, #24]
 8011824:	0020      	movs	r0, r4
 8011826:	f000 f81f 	bl	8011868 <__sfp>
 801182a:	6060      	str	r0, [r4, #4]
 801182c:	0020      	movs	r0, r4
 801182e:	f000 f81b 	bl	8011868 <__sfp>
 8011832:	60a0      	str	r0, [r4, #8]
 8011834:	0020      	movs	r0, r4
 8011836:	f000 f817 	bl	8011868 <__sfp>
 801183a:	2200      	movs	r2, #0
 801183c:	2104      	movs	r1, #4
 801183e:	60e0      	str	r0, [r4, #12]
 8011840:	6860      	ldr	r0, [r4, #4]
 8011842:	f7ff ff77 	bl	8011734 <std>
 8011846:	2201      	movs	r2, #1
 8011848:	2109      	movs	r1, #9
 801184a:	68a0      	ldr	r0, [r4, #8]
 801184c:	f7ff ff72 	bl	8011734 <std>
 8011850:	2202      	movs	r2, #2
 8011852:	2112      	movs	r1, #18
 8011854:	68e0      	ldr	r0, [r4, #12]
 8011856:	f7ff ff6d 	bl	8011734 <std>
 801185a:	2301      	movs	r3, #1
 801185c:	61a3      	str	r3, [r4, #24]
 801185e:	e7d2      	b.n	8011806 <__sinit+0xe>
 8011860:	080130fc 	.word	0x080130fc
 8011864:	0801177d 	.word	0x0801177d

08011868 <__sfp>:
 8011868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801186a:	0007      	movs	r7, r0
 801186c:	f7ff ffa4 	bl	80117b8 <__sfp_lock_acquire>
 8011870:	4b1f      	ldr	r3, [pc, #124]	; (80118f0 <__sfp+0x88>)
 8011872:	681e      	ldr	r6, [r3, #0]
 8011874:	69b3      	ldr	r3, [r6, #24]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d102      	bne.n	8011880 <__sfp+0x18>
 801187a:	0030      	movs	r0, r6
 801187c:	f7ff ffbc 	bl	80117f8 <__sinit>
 8011880:	3648      	adds	r6, #72	; 0x48
 8011882:	68b4      	ldr	r4, [r6, #8]
 8011884:	6873      	ldr	r3, [r6, #4]
 8011886:	3b01      	subs	r3, #1
 8011888:	d504      	bpl.n	8011894 <__sfp+0x2c>
 801188a:	6833      	ldr	r3, [r6, #0]
 801188c:	2b00      	cmp	r3, #0
 801188e:	d022      	beq.n	80118d6 <__sfp+0x6e>
 8011890:	6836      	ldr	r6, [r6, #0]
 8011892:	e7f6      	b.n	8011882 <__sfp+0x1a>
 8011894:	220c      	movs	r2, #12
 8011896:	5ea5      	ldrsh	r5, [r4, r2]
 8011898:	2d00      	cmp	r5, #0
 801189a:	d11a      	bne.n	80118d2 <__sfp+0x6a>
 801189c:	0020      	movs	r0, r4
 801189e:	4b15      	ldr	r3, [pc, #84]	; (80118f4 <__sfp+0x8c>)
 80118a0:	3058      	adds	r0, #88	; 0x58
 80118a2:	60e3      	str	r3, [r4, #12]
 80118a4:	6665      	str	r5, [r4, #100]	; 0x64
 80118a6:	f000 f86b 	bl	8011980 <__retarget_lock_init_recursive>
 80118aa:	f7ff ff8d 	bl	80117c8 <__sfp_lock_release>
 80118ae:	0020      	movs	r0, r4
 80118b0:	2208      	movs	r2, #8
 80118b2:	0029      	movs	r1, r5
 80118b4:	6025      	str	r5, [r4, #0]
 80118b6:	60a5      	str	r5, [r4, #8]
 80118b8:	6065      	str	r5, [r4, #4]
 80118ba:	6125      	str	r5, [r4, #16]
 80118bc:	6165      	str	r5, [r4, #20]
 80118be:	61a5      	str	r5, [r4, #24]
 80118c0:	305c      	adds	r0, #92	; 0x5c
 80118c2:	f000 f89f 	bl	8011a04 <memset>
 80118c6:	6365      	str	r5, [r4, #52]	; 0x34
 80118c8:	63a5      	str	r5, [r4, #56]	; 0x38
 80118ca:	64a5      	str	r5, [r4, #72]	; 0x48
 80118cc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80118ce:	0020      	movs	r0, r4
 80118d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118d2:	3468      	adds	r4, #104	; 0x68
 80118d4:	e7d7      	b.n	8011886 <__sfp+0x1e>
 80118d6:	2104      	movs	r1, #4
 80118d8:	0038      	movs	r0, r7
 80118da:	f7ff ff57 	bl	801178c <__sfmoreglue>
 80118de:	1e04      	subs	r4, r0, #0
 80118e0:	6030      	str	r0, [r6, #0]
 80118e2:	d1d5      	bne.n	8011890 <__sfp+0x28>
 80118e4:	f7ff ff70 	bl	80117c8 <__sfp_lock_release>
 80118e8:	230c      	movs	r3, #12
 80118ea:	603b      	str	r3, [r7, #0]
 80118ec:	e7ef      	b.n	80118ce <__sfp+0x66>
 80118ee:	46c0      	nop			; (mov r8, r8)
 80118f0:	080130fc 	.word	0x080130fc
 80118f4:	ffff0001 	.word	0xffff0001

080118f8 <_fwalk_reent>:
 80118f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118fa:	0004      	movs	r4, r0
 80118fc:	0006      	movs	r6, r0
 80118fe:	2700      	movs	r7, #0
 8011900:	9101      	str	r1, [sp, #4]
 8011902:	3448      	adds	r4, #72	; 0x48
 8011904:	6863      	ldr	r3, [r4, #4]
 8011906:	68a5      	ldr	r5, [r4, #8]
 8011908:	9300      	str	r3, [sp, #0]
 801190a:	9b00      	ldr	r3, [sp, #0]
 801190c:	3b01      	subs	r3, #1
 801190e:	9300      	str	r3, [sp, #0]
 8011910:	d504      	bpl.n	801191c <_fwalk_reent+0x24>
 8011912:	6824      	ldr	r4, [r4, #0]
 8011914:	2c00      	cmp	r4, #0
 8011916:	d1f5      	bne.n	8011904 <_fwalk_reent+0xc>
 8011918:	0038      	movs	r0, r7
 801191a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801191c:	89ab      	ldrh	r3, [r5, #12]
 801191e:	2b01      	cmp	r3, #1
 8011920:	d908      	bls.n	8011934 <_fwalk_reent+0x3c>
 8011922:	220e      	movs	r2, #14
 8011924:	5eab      	ldrsh	r3, [r5, r2]
 8011926:	3301      	adds	r3, #1
 8011928:	d004      	beq.n	8011934 <_fwalk_reent+0x3c>
 801192a:	0029      	movs	r1, r5
 801192c:	0030      	movs	r0, r6
 801192e:	9b01      	ldr	r3, [sp, #4]
 8011930:	4798      	blx	r3
 8011932:	4307      	orrs	r7, r0
 8011934:	3568      	adds	r5, #104	; 0x68
 8011936:	e7e8      	b.n	801190a <_fwalk_reent+0x12>

08011938 <__libc_init_array>:
 8011938:	b570      	push	{r4, r5, r6, lr}
 801193a:	2600      	movs	r6, #0
 801193c:	4d0c      	ldr	r5, [pc, #48]	; (8011970 <__libc_init_array+0x38>)
 801193e:	4c0d      	ldr	r4, [pc, #52]	; (8011974 <__libc_init_array+0x3c>)
 8011940:	1b64      	subs	r4, r4, r5
 8011942:	10a4      	asrs	r4, r4, #2
 8011944:	42a6      	cmp	r6, r4
 8011946:	d109      	bne.n	801195c <__libc_init_array+0x24>
 8011948:	2600      	movs	r6, #0
 801194a:	f000 feb9 	bl	80126c0 <_init>
 801194e:	4d0a      	ldr	r5, [pc, #40]	; (8011978 <__libc_init_array+0x40>)
 8011950:	4c0a      	ldr	r4, [pc, #40]	; (801197c <__libc_init_array+0x44>)
 8011952:	1b64      	subs	r4, r4, r5
 8011954:	10a4      	asrs	r4, r4, #2
 8011956:	42a6      	cmp	r6, r4
 8011958:	d105      	bne.n	8011966 <__libc_init_array+0x2e>
 801195a:	bd70      	pop	{r4, r5, r6, pc}
 801195c:	00b3      	lsls	r3, r6, #2
 801195e:	58eb      	ldr	r3, [r5, r3]
 8011960:	4798      	blx	r3
 8011962:	3601      	adds	r6, #1
 8011964:	e7ee      	b.n	8011944 <__libc_init_array+0xc>
 8011966:	00b3      	lsls	r3, r6, #2
 8011968:	58eb      	ldr	r3, [r5, r3]
 801196a:	4798      	blx	r3
 801196c:	3601      	adds	r6, #1
 801196e:	e7f2      	b.n	8011956 <__libc_init_array+0x1e>
 8011970:	0801313c 	.word	0x0801313c
 8011974:	0801313c 	.word	0x0801313c
 8011978:	0801313c 	.word	0x0801313c
 801197c:	08013140 	.word	0x08013140

08011980 <__retarget_lock_init_recursive>:
 8011980:	4770      	bx	lr

08011982 <__retarget_lock_acquire_recursive>:
 8011982:	4770      	bx	lr

08011984 <__retarget_lock_release_recursive>:
 8011984:	4770      	bx	lr
	...

08011988 <malloc>:
 8011988:	b510      	push	{r4, lr}
 801198a:	4b03      	ldr	r3, [pc, #12]	; (8011998 <malloc+0x10>)
 801198c:	0001      	movs	r1, r0
 801198e:	6818      	ldr	r0, [r3, #0]
 8011990:	f000 f898 	bl	8011ac4 <_malloc_r>
 8011994:	bd10      	pop	{r4, pc}
 8011996:	46c0      	nop			; (mov r8, r8)
 8011998:	2000048c 	.word	0x2000048c

0801199c <free>:
 801199c:	b510      	push	{r4, lr}
 801199e:	4b03      	ldr	r3, [pc, #12]	; (80119ac <free+0x10>)
 80119a0:	0001      	movs	r1, r0
 80119a2:	6818      	ldr	r0, [r3, #0]
 80119a4:	f000 f844 	bl	8011a30 <_free_r>
 80119a8:	bd10      	pop	{r4, pc}
 80119aa:	46c0      	nop			; (mov r8, r8)
 80119ac:	2000048c 	.word	0x2000048c

080119b0 <memcmp>:
 80119b0:	b530      	push	{r4, r5, lr}
 80119b2:	2400      	movs	r4, #0
 80119b4:	3901      	subs	r1, #1
 80119b6:	42a2      	cmp	r2, r4
 80119b8:	d101      	bne.n	80119be <memcmp+0xe>
 80119ba:	2000      	movs	r0, #0
 80119bc:	e005      	b.n	80119ca <memcmp+0x1a>
 80119be:	5d03      	ldrb	r3, [r0, r4]
 80119c0:	3401      	adds	r4, #1
 80119c2:	5d0d      	ldrb	r5, [r1, r4]
 80119c4:	42ab      	cmp	r3, r5
 80119c6:	d0f6      	beq.n	80119b6 <memcmp+0x6>
 80119c8:	1b58      	subs	r0, r3, r5
 80119ca:	bd30      	pop	{r4, r5, pc}

080119cc <memcpy>:
 80119cc:	2300      	movs	r3, #0
 80119ce:	b510      	push	{r4, lr}
 80119d0:	429a      	cmp	r2, r3
 80119d2:	d100      	bne.n	80119d6 <memcpy+0xa>
 80119d4:	bd10      	pop	{r4, pc}
 80119d6:	5ccc      	ldrb	r4, [r1, r3]
 80119d8:	54c4      	strb	r4, [r0, r3]
 80119da:	3301      	adds	r3, #1
 80119dc:	e7f8      	b.n	80119d0 <memcpy+0x4>

080119de <memmove>:
 80119de:	b510      	push	{r4, lr}
 80119e0:	4288      	cmp	r0, r1
 80119e2:	d902      	bls.n	80119ea <memmove+0xc>
 80119e4:	188b      	adds	r3, r1, r2
 80119e6:	4298      	cmp	r0, r3
 80119e8:	d303      	bcc.n	80119f2 <memmove+0x14>
 80119ea:	2300      	movs	r3, #0
 80119ec:	e007      	b.n	80119fe <memmove+0x20>
 80119ee:	5c8b      	ldrb	r3, [r1, r2]
 80119f0:	5483      	strb	r3, [r0, r2]
 80119f2:	3a01      	subs	r2, #1
 80119f4:	d2fb      	bcs.n	80119ee <memmove+0x10>
 80119f6:	bd10      	pop	{r4, pc}
 80119f8:	5ccc      	ldrb	r4, [r1, r3]
 80119fa:	54c4      	strb	r4, [r0, r3]
 80119fc:	3301      	adds	r3, #1
 80119fe:	429a      	cmp	r2, r3
 8011a00:	d1fa      	bne.n	80119f8 <memmove+0x1a>
 8011a02:	e7f8      	b.n	80119f6 <memmove+0x18>

08011a04 <memset>:
 8011a04:	0003      	movs	r3, r0
 8011a06:	1882      	adds	r2, r0, r2
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	d100      	bne.n	8011a0e <memset+0xa>
 8011a0c:	4770      	bx	lr
 8011a0e:	7019      	strb	r1, [r3, #0]
 8011a10:	3301      	adds	r3, #1
 8011a12:	e7f9      	b.n	8011a08 <memset+0x4>

08011a14 <_calloc_r>:
 8011a14:	434a      	muls	r2, r1
 8011a16:	b570      	push	{r4, r5, r6, lr}
 8011a18:	0011      	movs	r1, r2
 8011a1a:	0015      	movs	r5, r2
 8011a1c:	f000 f852 	bl	8011ac4 <_malloc_r>
 8011a20:	1e04      	subs	r4, r0, #0
 8011a22:	d003      	beq.n	8011a2c <_calloc_r+0x18>
 8011a24:	002a      	movs	r2, r5
 8011a26:	2100      	movs	r1, #0
 8011a28:	f7ff ffec 	bl	8011a04 <memset>
 8011a2c:	0020      	movs	r0, r4
 8011a2e:	bd70      	pop	{r4, r5, r6, pc}

08011a30 <_free_r>:
 8011a30:	b570      	push	{r4, r5, r6, lr}
 8011a32:	0005      	movs	r5, r0
 8011a34:	2900      	cmp	r1, #0
 8011a36:	d010      	beq.n	8011a5a <_free_r+0x2a>
 8011a38:	1f0c      	subs	r4, r1, #4
 8011a3a:	6823      	ldr	r3, [r4, #0]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	da00      	bge.n	8011a42 <_free_r+0x12>
 8011a40:	18e4      	adds	r4, r4, r3
 8011a42:	0028      	movs	r0, r5
 8011a44:	f000 fb04 	bl	8012050 <__malloc_lock>
 8011a48:	4a1d      	ldr	r2, [pc, #116]	; (8011ac0 <_free_r+0x90>)
 8011a4a:	6813      	ldr	r3, [r2, #0]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d105      	bne.n	8011a5c <_free_r+0x2c>
 8011a50:	6063      	str	r3, [r4, #4]
 8011a52:	6014      	str	r4, [r2, #0]
 8011a54:	0028      	movs	r0, r5
 8011a56:	f000 fb03 	bl	8012060 <__malloc_unlock>
 8011a5a:	bd70      	pop	{r4, r5, r6, pc}
 8011a5c:	42a3      	cmp	r3, r4
 8011a5e:	d908      	bls.n	8011a72 <_free_r+0x42>
 8011a60:	6821      	ldr	r1, [r4, #0]
 8011a62:	1860      	adds	r0, r4, r1
 8011a64:	4283      	cmp	r3, r0
 8011a66:	d1f3      	bne.n	8011a50 <_free_r+0x20>
 8011a68:	6818      	ldr	r0, [r3, #0]
 8011a6a:	685b      	ldr	r3, [r3, #4]
 8011a6c:	1841      	adds	r1, r0, r1
 8011a6e:	6021      	str	r1, [r4, #0]
 8011a70:	e7ee      	b.n	8011a50 <_free_r+0x20>
 8011a72:	001a      	movs	r2, r3
 8011a74:	685b      	ldr	r3, [r3, #4]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d001      	beq.n	8011a7e <_free_r+0x4e>
 8011a7a:	42a3      	cmp	r3, r4
 8011a7c:	d9f9      	bls.n	8011a72 <_free_r+0x42>
 8011a7e:	6811      	ldr	r1, [r2, #0]
 8011a80:	1850      	adds	r0, r2, r1
 8011a82:	42a0      	cmp	r0, r4
 8011a84:	d10b      	bne.n	8011a9e <_free_r+0x6e>
 8011a86:	6820      	ldr	r0, [r4, #0]
 8011a88:	1809      	adds	r1, r1, r0
 8011a8a:	1850      	adds	r0, r2, r1
 8011a8c:	6011      	str	r1, [r2, #0]
 8011a8e:	4283      	cmp	r3, r0
 8011a90:	d1e0      	bne.n	8011a54 <_free_r+0x24>
 8011a92:	6818      	ldr	r0, [r3, #0]
 8011a94:	685b      	ldr	r3, [r3, #4]
 8011a96:	1841      	adds	r1, r0, r1
 8011a98:	6011      	str	r1, [r2, #0]
 8011a9a:	6053      	str	r3, [r2, #4]
 8011a9c:	e7da      	b.n	8011a54 <_free_r+0x24>
 8011a9e:	42a0      	cmp	r0, r4
 8011aa0:	d902      	bls.n	8011aa8 <_free_r+0x78>
 8011aa2:	230c      	movs	r3, #12
 8011aa4:	602b      	str	r3, [r5, #0]
 8011aa6:	e7d5      	b.n	8011a54 <_free_r+0x24>
 8011aa8:	6821      	ldr	r1, [r4, #0]
 8011aaa:	1860      	adds	r0, r4, r1
 8011aac:	4283      	cmp	r3, r0
 8011aae:	d103      	bne.n	8011ab8 <_free_r+0x88>
 8011ab0:	6818      	ldr	r0, [r3, #0]
 8011ab2:	685b      	ldr	r3, [r3, #4]
 8011ab4:	1841      	adds	r1, r0, r1
 8011ab6:	6021      	str	r1, [r4, #0]
 8011ab8:	6063      	str	r3, [r4, #4]
 8011aba:	6054      	str	r4, [r2, #4]
 8011abc:	e7ca      	b.n	8011a54 <_free_r+0x24>
 8011abe:	46c0      	nop			; (mov r8, r8)
 8011ac0:	2000551c 	.word	0x2000551c

08011ac4 <_malloc_r>:
 8011ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ac6:	2303      	movs	r3, #3
 8011ac8:	1ccd      	adds	r5, r1, #3
 8011aca:	439d      	bics	r5, r3
 8011acc:	3508      	adds	r5, #8
 8011ace:	0006      	movs	r6, r0
 8011ad0:	2d0c      	cmp	r5, #12
 8011ad2:	d21f      	bcs.n	8011b14 <_malloc_r+0x50>
 8011ad4:	250c      	movs	r5, #12
 8011ad6:	42a9      	cmp	r1, r5
 8011ad8:	d81e      	bhi.n	8011b18 <_malloc_r+0x54>
 8011ada:	0030      	movs	r0, r6
 8011adc:	f000 fab8 	bl	8012050 <__malloc_lock>
 8011ae0:	4925      	ldr	r1, [pc, #148]	; (8011b78 <_malloc_r+0xb4>)
 8011ae2:	680a      	ldr	r2, [r1, #0]
 8011ae4:	0014      	movs	r4, r2
 8011ae6:	2c00      	cmp	r4, #0
 8011ae8:	d11a      	bne.n	8011b20 <_malloc_r+0x5c>
 8011aea:	4f24      	ldr	r7, [pc, #144]	; (8011b7c <_malloc_r+0xb8>)
 8011aec:	683b      	ldr	r3, [r7, #0]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d104      	bne.n	8011afc <_malloc_r+0x38>
 8011af2:	0021      	movs	r1, r4
 8011af4:	0030      	movs	r0, r6
 8011af6:	f000 f8d9 	bl	8011cac <_sbrk_r>
 8011afa:	6038      	str	r0, [r7, #0]
 8011afc:	0029      	movs	r1, r5
 8011afe:	0030      	movs	r0, r6
 8011b00:	f000 f8d4 	bl	8011cac <_sbrk_r>
 8011b04:	1c43      	adds	r3, r0, #1
 8011b06:	d12b      	bne.n	8011b60 <_malloc_r+0x9c>
 8011b08:	230c      	movs	r3, #12
 8011b0a:	0030      	movs	r0, r6
 8011b0c:	6033      	str	r3, [r6, #0]
 8011b0e:	f000 faa7 	bl	8012060 <__malloc_unlock>
 8011b12:	e003      	b.n	8011b1c <_malloc_r+0x58>
 8011b14:	2d00      	cmp	r5, #0
 8011b16:	dade      	bge.n	8011ad6 <_malloc_r+0x12>
 8011b18:	230c      	movs	r3, #12
 8011b1a:	6033      	str	r3, [r6, #0]
 8011b1c:	2000      	movs	r0, #0
 8011b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b20:	6823      	ldr	r3, [r4, #0]
 8011b22:	1b5b      	subs	r3, r3, r5
 8011b24:	d419      	bmi.n	8011b5a <_malloc_r+0x96>
 8011b26:	2b0b      	cmp	r3, #11
 8011b28:	d903      	bls.n	8011b32 <_malloc_r+0x6e>
 8011b2a:	6023      	str	r3, [r4, #0]
 8011b2c:	18e4      	adds	r4, r4, r3
 8011b2e:	6025      	str	r5, [r4, #0]
 8011b30:	e003      	b.n	8011b3a <_malloc_r+0x76>
 8011b32:	6863      	ldr	r3, [r4, #4]
 8011b34:	42a2      	cmp	r2, r4
 8011b36:	d10e      	bne.n	8011b56 <_malloc_r+0x92>
 8011b38:	600b      	str	r3, [r1, #0]
 8011b3a:	0030      	movs	r0, r6
 8011b3c:	f000 fa90 	bl	8012060 <__malloc_unlock>
 8011b40:	0020      	movs	r0, r4
 8011b42:	2207      	movs	r2, #7
 8011b44:	300b      	adds	r0, #11
 8011b46:	1d23      	adds	r3, r4, #4
 8011b48:	4390      	bics	r0, r2
 8011b4a:	1ac2      	subs	r2, r0, r3
 8011b4c:	4298      	cmp	r0, r3
 8011b4e:	d0e6      	beq.n	8011b1e <_malloc_r+0x5a>
 8011b50:	1a1b      	subs	r3, r3, r0
 8011b52:	50a3      	str	r3, [r4, r2]
 8011b54:	e7e3      	b.n	8011b1e <_malloc_r+0x5a>
 8011b56:	6053      	str	r3, [r2, #4]
 8011b58:	e7ef      	b.n	8011b3a <_malloc_r+0x76>
 8011b5a:	0022      	movs	r2, r4
 8011b5c:	6864      	ldr	r4, [r4, #4]
 8011b5e:	e7c2      	b.n	8011ae6 <_malloc_r+0x22>
 8011b60:	2303      	movs	r3, #3
 8011b62:	1cc4      	adds	r4, r0, #3
 8011b64:	439c      	bics	r4, r3
 8011b66:	42a0      	cmp	r0, r4
 8011b68:	d0e1      	beq.n	8011b2e <_malloc_r+0x6a>
 8011b6a:	1a21      	subs	r1, r4, r0
 8011b6c:	0030      	movs	r0, r6
 8011b6e:	f000 f89d 	bl	8011cac <_sbrk_r>
 8011b72:	1c43      	adds	r3, r0, #1
 8011b74:	d1db      	bne.n	8011b2e <_malloc_r+0x6a>
 8011b76:	e7c7      	b.n	8011b08 <_malloc_r+0x44>
 8011b78:	2000551c 	.word	0x2000551c
 8011b7c:	20005520 	.word	0x20005520

08011b80 <iprintf>:
 8011b80:	b40f      	push	{r0, r1, r2, r3}
 8011b82:	4b0b      	ldr	r3, [pc, #44]	; (8011bb0 <iprintf+0x30>)
 8011b84:	b513      	push	{r0, r1, r4, lr}
 8011b86:	681c      	ldr	r4, [r3, #0]
 8011b88:	2c00      	cmp	r4, #0
 8011b8a:	d005      	beq.n	8011b98 <iprintf+0x18>
 8011b8c:	69a3      	ldr	r3, [r4, #24]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d102      	bne.n	8011b98 <iprintf+0x18>
 8011b92:	0020      	movs	r0, r4
 8011b94:	f7ff fe30 	bl	80117f8 <__sinit>
 8011b98:	ab05      	add	r3, sp, #20
 8011b9a:	0020      	movs	r0, r4
 8011b9c:	9a04      	ldr	r2, [sp, #16]
 8011b9e:	68a1      	ldr	r1, [r4, #8]
 8011ba0:	9301      	str	r3, [sp, #4]
 8011ba2:	f000 fa8d 	bl	80120c0 <_vfiprintf_r>
 8011ba6:	bc16      	pop	{r1, r2, r4}
 8011ba8:	bc08      	pop	{r3}
 8011baa:	b004      	add	sp, #16
 8011bac:	4718      	bx	r3
 8011bae:	46c0      	nop			; (mov r8, r8)
 8011bb0:	2000048c 	.word	0x2000048c

08011bb4 <_puts_r>:
 8011bb4:	b570      	push	{r4, r5, r6, lr}
 8011bb6:	0005      	movs	r5, r0
 8011bb8:	000e      	movs	r6, r1
 8011bba:	2800      	cmp	r0, #0
 8011bbc:	d004      	beq.n	8011bc8 <_puts_r+0x14>
 8011bbe:	6983      	ldr	r3, [r0, #24]
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d101      	bne.n	8011bc8 <_puts_r+0x14>
 8011bc4:	f7ff fe18 	bl	80117f8 <__sinit>
 8011bc8:	69ab      	ldr	r3, [r5, #24]
 8011bca:	68ac      	ldr	r4, [r5, #8]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d102      	bne.n	8011bd6 <_puts_r+0x22>
 8011bd0:	0028      	movs	r0, r5
 8011bd2:	f7ff fe11 	bl	80117f8 <__sinit>
 8011bd6:	4b2d      	ldr	r3, [pc, #180]	; (8011c8c <_puts_r+0xd8>)
 8011bd8:	429c      	cmp	r4, r3
 8011bda:	d122      	bne.n	8011c22 <_puts_r+0x6e>
 8011bdc:	686c      	ldr	r4, [r5, #4]
 8011bde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011be0:	07db      	lsls	r3, r3, #31
 8011be2:	d405      	bmi.n	8011bf0 <_puts_r+0x3c>
 8011be4:	89a3      	ldrh	r3, [r4, #12]
 8011be6:	059b      	lsls	r3, r3, #22
 8011be8:	d402      	bmi.n	8011bf0 <_puts_r+0x3c>
 8011bea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011bec:	f7ff fec9 	bl	8011982 <__retarget_lock_acquire_recursive>
 8011bf0:	89a3      	ldrh	r3, [r4, #12]
 8011bf2:	071b      	lsls	r3, r3, #28
 8011bf4:	d502      	bpl.n	8011bfc <_puts_r+0x48>
 8011bf6:	6923      	ldr	r3, [r4, #16]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d129      	bne.n	8011c50 <_puts_r+0x9c>
 8011bfc:	0021      	movs	r1, r4
 8011bfe:	0028      	movs	r0, r5
 8011c00:	f000 f91c 	bl	8011e3c <__swsetup_r>
 8011c04:	2800      	cmp	r0, #0
 8011c06:	d023      	beq.n	8011c50 <_puts_r+0x9c>
 8011c08:	2501      	movs	r5, #1
 8011c0a:	426d      	negs	r5, r5
 8011c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011c0e:	07db      	lsls	r3, r3, #31
 8011c10:	d405      	bmi.n	8011c1e <_puts_r+0x6a>
 8011c12:	89a3      	ldrh	r3, [r4, #12]
 8011c14:	059b      	lsls	r3, r3, #22
 8011c16:	d402      	bmi.n	8011c1e <_puts_r+0x6a>
 8011c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011c1a:	f7ff feb3 	bl	8011984 <__retarget_lock_release_recursive>
 8011c1e:	0028      	movs	r0, r5
 8011c20:	bd70      	pop	{r4, r5, r6, pc}
 8011c22:	4b1b      	ldr	r3, [pc, #108]	; (8011c90 <_puts_r+0xdc>)
 8011c24:	429c      	cmp	r4, r3
 8011c26:	d101      	bne.n	8011c2c <_puts_r+0x78>
 8011c28:	68ac      	ldr	r4, [r5, #8]
 8011c2a:	e7d8      	b.n	8011bde <_puts_r+0x2a>
 8011c2c:	4b19      	ldr	r3, [pc, #100]	; (8011c94 <_puts_r+0xe0>)
 8011c2e:	429c      	cmp	r4, r3
 8011c30:	d1d5      	bne.n	8011bde <_puts_r+0x2a>
 8011c32:	68ec      	ldr	r4, [r5, #12]
 8011c34:	e7d3      	b.n	8011bde <_puts_r+0x2a>
 8011c36:	3601      	adds	r6, #1
 8011c38:	60a3      	str	r3, [r4, #8]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	da04      	bge.n	8011c48 <_puts_r+0x94>
 8011c3e:	69a2      	ldr	r2, [r4, #24]
 8011c40:	429a      	cmp	r2, r3
 8011c42:	dc16      	bgt.n	8011c72 <_puts_r+0xbe>
 8011c44:	290a      	cmp	r1, #10
 8011c46:	d014      	beq.n	8011c72 <_puts_r+0xbe>
 8011c48:	6823      	ldr	r3, [r4, #0]
 8011c4a:	1c5a      	adds	r2, r3, #1
 8011c4c:	6022      	str	r2, [r4, #0]
 8011c4e:	7019      	strb	r1, [r3, #0]
 8011c50:	68a3      	ldr	r3, [r4, #8]
 8011c52:	7831      	ldrb	r1, [r6, #0]
 8011c54:	3b01      	subs	r3, #1
 8011c56:	2900      	cmp	r1, #0
 8011c58:	d1ed      	bne.n	8011c36 <_puts_r+0x82>
 8011c5a:	60a3      	str	r3, [r4, #8]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	da0f      	bge.n	8011c80 <_puts_r+0xcc>
 8011c60:	0028      	movs	r0, r5
 8011c62:	0022      	movs	r2, r4
 8011c64:	310a      	adds	r1, #10
 8011c66:	f000 f87f 	bl	8011d68 <__swbuf_r>
 8011c6a:	250a      	movs	r5, #10
 8011c6c:	1c43      	adds	r3, r0, #1
 8011c6e:	d1cd      	bne.n	8011c0c <_puts_r+0x58>
 8011c70:	e7ca      	b.n	8011c08 <_puts_r+0x54>
 8011c72:	0022      	movs	r2, r4
 8011c74:	0028      	movs	r0, r5
 8011c76:	f000 f877 	bl	8011d68 <__swbuf_r>
 8011c7a:	1c43      	adds	r3, r0, #1
 8011c7c:	d1e8      	bne.n	8011c50 <_puts_r+0x9c>
 8011c7e:	e7c3      	b.n	8011c08 <_puts_r+0x54>
 8011c80:	250a      	movs	r5, #10
 8011c82:	6823      	ldr	r3, [r4, #0]
 8011c84:	1c5a      	adds	r2, r3, #1
 8011c86:	6022      	str	r2, [r4, #0]
 8011c88:	701d      	strb	r5, [r3, #0]
 8011c8a:	e7bf      	b.n	8011c0c <_puts_r+0x58>
 8011c8c:	080130bc 	.word	0x080130bc
 8011c90:	080130dc 	.word	0x080130dc
 8011c94:	0801309c 	.word	0x0801309c

08011c98 <puts>:
 8011c98:	b510      	push	{r4, lr}
 8011c9a:	4b03      	ldr	r3, [pc, #12]	; (8011ca8 <puts+0x10>)
 8011c9c:	0001      	movs	r1, r0
 8011c9e:	6818      	ldr	r0, [r3, #0]
 8011ca0:	f7ff ff88 	bl	8011bb4 <_puts_r>
 8011ca4:	bd10      	pop	{r4, pc}
 8011ca6:	46c0      	nop			; (mov r8, r8)
 8011ca8:	2000048c 	.word	0x2000048c

08011cac <_sbrk_r>:
 8011cac:	2300      	movs	r3, #0
 8011cae:	b570      	push	{r4, r5, r6, lr}
 8011cb0:	4d06      	ldr	r5, [pc, #24]	; (8011ccc <_sbrk_r+0x20>)
 8011cb2:	0004      	movs	r4, r0
 8011cb4:	0008      	movs	r0, r1
 8011cb6:	602b      	str	r3, [r5, #0]
 8011cb8:	f7f8 fbca 	bl	800a450 <_sbrk>
 8011cbc:	1c43      	adds	r3, r0, #1
 8011cbe:	d103      	bne.n	8011cc8 <_sbrk_r+0x1c>
 8011cc0:	682b      	ldr	r3, [r5, #0]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d000      	beq.n	8011cc8 <_sbrk_r+0x1c>
 8011cc6:	6023      	str	r3, [r4, #0]
 8011cc8:	bd70      	pop	{r4, r5, r6, pc}
 8011cca:	46c0      	nop			; (mov r8, r8)
 8011ccc:	20005880 	.word	0x20005880

08011cd0 <__sread>:
 8011cd0:	b570      	push	{r4, r5, r6, lr}
 8011cd2:	000c      	movs	r4, r1
 8011cd4:	250e      	movs	r5, #14
 8011cd6:	5f49      	ldrsh	r1, [r1, r5]
 8011cd8:	f000 fcae 	bl	8012638 <_read_r>
 8011cdc:	2800      	cmp	r0, #0
 8011cde:	db03      	blt.n	8011ce8 <__sread+0x18>
 8011ce0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8011ce2:	181b      	adds	r3, r3, r0
 8011ce4:	6563      	str	r3, [r4, #84]	; 0x54
 8011ce6:	bd70      	pop	{r4, r5, r6, pc}
 8011ce8:	89a3      	ldrh	r3, [r4, #12]
 8011cea:	4a02      	ldr	r2, [pc, #8]	; (8011cf4 <__sread+0x24>)
 8011cec:	4013      	ands	r3, r2
 8011cee:	81a3      	strh	r3, [r4, #12]
 8011cf0:	e7f9      	b.n	8011ce6 <__sread+0x16>
 8011cf2:	46c0      	nop			; (mov r8, r8)
 8011cf4:	ffffefff 	.word	0xffffefff

08011cf8 <__swrite>:
 8011cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cfa:	001f      	movs	r7, r3
 8011cfc:	898b      	ldrh	r3, [r1, #12]
 8011cfe:	0005      	movs	r5, r0
 8011d00:	000c      	movs	r4, r1
 8011d02:	0016      	movs	r6, r2
 8011d04:	05db      	lsls	r3, r3, #23
 8011d06:	d505      	bpl.n	8011d14 <__swrite+0x1c>
 8011d08:	230e      	movs	r3, #14
 8011d0a:	5ec9      	ldrsh	r1, [r1, r3]
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	2302      	movs	r3, #2
 8011d10:	f000 f91e 	bl	8011f50 <_lseek_r>
 8011d14:	89a3      	ldrh	r3, [r4, #12]
 8011d16:	4a05      	ldr	r2, [pc, #20]	; (8011d2c <__swrite+0x34>)
 8011d18:	0028      	movs	r0, r5
 8011d1a:	4013      	ands	r3, r2
 8011d1c:	81a3      	strh	r3, [r4, #12]
 8011d1e:	0032      	movs	r2, r6
 8011d20:	230e      	movs	r3, #14
 8011d22:	5ee1      	ldrsh	r1, [r4, r3]
 8011d24:	003b      	movs	r3, r7
 8011d26:	f000 f875 	bl	8011e14 <_write_r>
 8011d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d2c:	ffffefff 	.word	0xffffefff

08011d30 <__sseek>:
 8011d30:	b570      	push	{r4, r5, r6, lr}
 8011d32:	000c      	movs	r4, r1
 8011d34:	250e      	movs	r5, #14
 8011d36:	5f49      	ldrsh	r1, [r1, r5]
 8011d38:	f000 f90a 	bl	8011f50 <_lseek_r>
 8011d3c:	89a3      	ldrh	r3, [r4, #12]
 8011d3e:	1c42      	adds	r2, r0, #1
 8011d40:	d103      	bne.n	8011d4a <__sseek+0x1a>
 8011d42:	4a05      	ldr	r2, [pc, #20]	; (8011d58 <__sseek+0x28>)
 8011d44:	4013      	ands	r3, r2
 8011d46:	81a3      	strh	r3, [r4, #12]
 8011d48:	bd70      	pop	{r4, r5, r6, pc}
 8011d4a:	2280      	movs	r2, #128	; 0x80
 8011d4c:	0152      	lsls	r2, r2, #5
 8011d4e:	4313      	orrs	r3, r2
 8011d50:	81a3      	strh	r3, [r4, #12]
 8011d52:	6560      	str	r0, [r4, #84]	; 0x54
 8011d54:	e7f8      	b.n	8011d48 <__sseek+0x18>
 8011d56:	46c0      	nop			; (mov r8, r8)
 8011d58:	ffffefff 	.word	0xffffefff

08011d5c <__sclose>:
 8011d5c:	b510      	push	{r4, lr}
 8011d5e:	230e      	movs	r3, #14
 8011d60:	5ec9      	ldrsh	r1, [r1, r3]
 8011d62:	f000 f8e3 	bl	8011f2c <_close_r>
 8011d66:	bd10      	pop	{r4, pc}

08011d68 <__swbuf_r>:
 8011d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d6a:	0005      	movs	r5, r0
 8011d6c:	000e      	movs	r6, r1
 8011d6e:	0014      	movs	r4, r2
 8011d70:	2800      	cmp	r0, #0
 8011d72:	d004      	beq.n	8011d7e <__swbuf_r+0x16>
 8011d74:	6983      	ldr	r3, [r0, #24]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d101      	bne.n	8011d7e <__swbuf_r+0x16>
 8011d7a:	f7ff fd3d 	bl	80117f8 <__sinit>
 8011d7e:	4b22      	ldr	r3, [pc, #136]	; (8011e08 <__swbuf_r+0xa0>)
 8011d80:	429c      	cmp	r4, r3
 8011d82:	d12e      	bne.n	8011de2 <__swbuf_r+0x7a>
 8011d84:	686c      	ldr	r4, [r5, #4]
 8011d86:	69a3      	ldr	r3, [r4, #24]
 8011d88:	60a3      	str	r3, [r4, #8]
 8011d8a:	89a3      	ldrh	r3, [r4, #12]
 8011d8c:	071b      	lsls	r3, r3, #28
 8011d8e:	d532      	bpl.n	8011df6 <__swbuf_r+0x8e>
 8011d90:	6923      	ldr	r3, [r4, #16]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d02f      	beq.n	8011df6 <__swbuf_r+0x8e>
 8011d96:	6823      	ldr	r3, [r4, #0]
 8011d98:	6922      	ldr	r2, [r4, #16]
 8011d9a:	b2f7      	uxtb	r7, r6
 8011d9c:	1a98      	subs	r0, r3, r2
 8011d9e:	6963      	ldr	r3, [r4, #20]
 8011da0:	b2f6      	uxtb	r6, r6
 8011da2:	4283      	cmp	r3, r0
 8011da4:	dc05      	bgt.n	8011db2 <__swbuf_r+0x4a>
 8011da6:	0021      	movs	r1, r4
 8011da8:	0028      	movs	r0, r5
 8011daa:	f7ff fc6d 	bl	8011688 <_fflush_r>
 8011dae:	2800      	cmp	r0, #0
 8011db0:	d127      	bne.n	8011e02 <__swbuf_r+0x9a>
 8011db2:	68a3      	ldr	r3, [r4, #8]
 8011db4:	3001      	adds	r0, #1
 8011db6:	3b01      	subs	r3, #1
 8011db8:	60a3      	str	r3, [r4, #8]
 8011dba:	6823      	ldr	r3, [r4, #0]
 8011dbc:	1c5a      	adds	r2, r3, #1
 8011dbe:	6022      	str	r2, [r4, #0]
 8011dc0:	701f      	strb	r7, [r3, #0]
 8011dc2:	6963      	ldr	r3, [r4, #20]
 8011dc4:	4283      	cmp	r3, r0
 8011dc6:	d004      	beq.n	8011dd2 <__swbuf_r+0x6a>
 8011dc8:	89a3      	ldrh	r3, [r4, #12]
 8011dca:	07db      	lsls	r3, r3, #31
 8011dcc:	d507      	bpl.n	8011dde <__swbuf_r+0x76>
 8011dce:	2e0a      	cmp	r6, #10
 8011dd0:	d105      	bne.n	8011dde <__swbuf_r+0x76>
 8011dd2:	0021      	movs	r1, r4
 8011dd4:	0028      	movs	r0, r5
 8011dd6:	f7ff fc57 	bl	8011688 <_fflush_r>
 8011dda:	2800      	cmp	r0, #0
 8011ddc:	d111      	bne.n	8011e02 <__swbuf_r+0x9a>
 8011dde:	0030      	movs	r0, r6
 8011de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011de2:	4b0a      	ldr	r3, [pc, #40]	; (8011e0c <__swbuf_r+0xa4>)
 8011de4:	429c      	cmp	r4, r3
 8011de6:	d101      	bne.n	8011dec <__swbuf_r+0x84>
 8011de8:	68ac      	ldr	r4, [r5, #8]
 8011dea:	e7cc      	b.n	8011d86 <__swbuf_r+0x1e>
 8011dec:	4b08      	ldr	r3, [pc, #32]	; (8011e10 <__swbuf_r+0xa8>)
 8011dee:	429c      	cmp	r4, r3
 8011df0:	d1c9      	bne.n	8011d86 <__swbuf_r+0x1e>
 8011df2:	68ec      	ldr	r4, [r5, #12]
 8011df4:	e7c7      	b.n	8011d86 <__swbuf_r+0x1e>
 8011df6:	0021      	movs	r1, r4
 8011df8:	0028      	movs	r0, r5
 8011dfa:	f000 f81f 	bl	8011e3c <__swsetup_r>
 8011dfe:	2800      	cmp	r0, #0
 8011e00:	d0c9      	beq.n	8011d96 <__swbuf_r+0x2e>
 8011e02:	2601      	movs	r6, #1
 8011e04:	4276      	negs	r6, r6
 8011e06:	e7ea      	b.n	8011dde <__swbuf_r+0x76>
 8011e08:	080130bc 	.word	0x080130bc
 8011e0c:	080130dc 	.word	0x080130dc
 8011e10:	0801309c 	.word	0x0801309c

08011e14 <_write_r>:
 8011e14:	b570      	push	{r4, r5, r6, lr}
 8011e16:	0004      	movs	r4, r0
 8011e18:	0008      	movs	r0, r1
 8011e1a:	0011      	movs	r1, r2
 8011e1c:	001a      	movs	r2, r3
 8011e1e:	2300      	movs	r3, #0
 8011e20:	4d05      	ldr	r5, [pc, #20]	; (8011e38 <_write_r+0x24>)
 8011e22:	602b      	str	r3, [r5, #0]
 8011e24:	f7f8 facb 	bl	800a3be <_write>
 8011e28:	1c43      	adds	r3, r0, #1
 8011e2a:	d103      	bne.n	8011e34 <_write_r+0x20>
 8011e2c:	682b      	ldr	r3, [r5, #0]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d000      	beq.n	8011e34 <_write_r+0x20>
 8011e32:	6023      	str	r3, [r4, #0]
 8011e34:	bd70      	pop	{r4, r5, r6, pc}
 8011e36:	46c0      	nop			; (mov r8, r8)
 8011e38:	20005880 	.word	0x20005880

08011e3c <__swsetup_r>:
 8011e3c:	4b37      	ldr	r3, [pc, #220]	; (8011f1c <__swsetup_r+0xe0>)
 8011e3e:	b570      	push	{r4, r5, r6, lr}
 8011e40:	681d      	ldr	r5, [r3, #0]
 8011e42:	0006      	movs	r6, r0
 8011e44:	000c      	movs	r4, r1
 8011e46:	2d00      	cmp	r5, #0
 8011e48:	d005      	beq.n	8011e56 <__swsetup_r+0x1a>
 8011e4a:	69ab      	ldr	r3, [r5, #24]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d102      	bne.n	8011e56 <__swsetup_r+0x1a>
 8011e50:	0028      	movs	r0, r5
 8011e52:	f7ff fcd1 	bl	80117f8 <__sinit>
 8011e56:	4b32      	ldr	r3, [pc, #200]	; (8011f20 <__swsetup_r+0xe4>)
 8011e58:	429c      	cmp	r4, r3
 8011e5a:	d10f      	bne.n	8011e7c <__swsetup_r+0x40>
 8011e5c:	686c      	ldr	r4, [r5, #4]
 8011e5e:	230c      	movs	r3, #12
 8011e60:	5ee2      	ldrsh	r2, [r4, r3]
 8011e62:	b293      	uxth	r3, r2
 8011e64:	0711      	lsls	r1, r2, #28
 8011e66:	d42d      	bmi.n	8011ec4 <__swsetup_r+0x88>
 8011e68:	06d9      	lsls	r1, r3, #27
 8011e6a:	d411      	bmi.n	8011e90 <__swsetup_r+0x54>
 8011e6c:	2309      	movs	r3, #9
 8011e6e:	2001      	movs	r0, #1
 8011e70:	6033      	str	r3, [r6, #0]
 8011e72:	3337      	adds	r3, #55	; 0x37
 8011e74:	4313      	orrs	r3, r2
 8011e76:	81a3      	strh	r3, [r4, #12]
 8011e78:	4240      	negs	r0, r0
 8011e7a:	bd70      	pop	{r4, r5, r6, pc}
 8011e7c:	4b29      	ldr	r3, [pc, #164]	; (8011f24 <__swsetup_r+0xe8>)
 8011e7e:	429c      	cmp	r4, r3
 8011e80:	d101      	bne.n	8011e86 <__swsetup_r+0x4a>
 8011e82:	68ac      	ldr	r4, [r5, #8]
 8011e84:	e7eb      	b.n	8011e5e <__swsetup_r+0x22>
 8011e86:	4b28      	ldr	r3, [pc, #160]	; (8011f28 <__swsetup_r+0xec>)
 8011e88:	429c      	cmp	r4, r3
 8011e8a:	d1e8      	bne.n	8011e5e <__swsetup_r+0x22>
 8011e8c:	68ec      	ldr	r4, [r5, #12]
 8011e8e:	e7e6      	b.n	8011e5e <__swsetup_r+0x22>
 8011e90:	075b      	lsls	r3, r3, #29
 8011e92:	d513      	bpl.n	8011ebc <__swsetup_r+0x80>
 8011e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011e96:	2900      	cmp	r1, #0
 8011e98:	d008      	beq.n	8011eac <__swsetup_r+0x70>
 8011e9a:	0023      	movs	r3, r4
 8011e9c:	3344      	adds	r3, #68	; 0x44
 8011e9e:	4299      	cmp	r1, r3
 8011ea0:	d002      	beq.n	8011ea8 <__swsetup_r+0x6c>
 8011ea2:	0030      	movs	r0, r6
 8011ea4:	f7ff fdc4 	bl	8011a30 <_free_r>
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	6363      	str	r3, [r4, #52]	; 0x34
 8011eac:	2224      	movs	r2, #36	; 0x24
 8011eae:	89a3      	ldrh	r3, [r4, #12]
 8011eb0:	4393      	bics	r3, r2
 8011eb2:	81a3      	strh	r3, [r4, #12]
 8011eb4:	2300      	movs	r3, #0
 8011eb6:	6063      	str	r3, [r4, #4]
 8011eb8:	6923      	ldr	r3, [r4, #16]
 8011eba:	6023      	str	r3, [r4, #0]
 8011ebc:	2308      	movs	r3, #8
 8011ebe:	89a2      	ldrh	r2, [r4, #12]
 8011ec0:	4313      	orrs	r3, r2
 8011ec2:	81a3      	strh	r3, [r4, #12]
 8011ec4:	6923      	ldr	r3, [r4, #16]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d10b      	bne.n	8011ee2 <__swsetup_r+0xa6>
 8011eca:	21a0      	movs	r1, #160	; 0xa0
 8011ecc:	2280      	movs	r2, #128	; 0x80
 8011ece:	89a3      	ldrh	r3, [r4, #12]
 8011ed0:	0089      	lsls	r1, r1, #2
 8011ed2:	0092      	lsls	r2, r2, #2
 8011ed4:	400b      	ands	r3, r1
 8011ed6:	4293      	cmp	r3, r2
 8011ed8:	d003      	beq.n	8011ee2 <__swsetup_r+0xa6>
 8011eda:	0021      	movs	r1, r4
 8011edc:	0030      	movs	r0, r6
 8011ede:	f000 f873 	bl	8011fc8 <__smakebuf_r>
 8011ee2:	220c      	movs	r2, #12
 8011ee4:	5ea3      	ldrsh	r3, [r4, r2]
 8011ee6:	2001      	movs	r0, #1
 8011ee8:	001a      	movs	r2, r3
 8011eea:	b299      	uxth	r1, r3
 8011eec:	4002      	ands	r2, r0
 8011eee:	4203      	tst	r3, r0
 8011ef0:	d00f      	beq.n	8011f12 <__swsetup_r+0xd6>
 8011ef2:	2200      	movs	r2, #0
 8011ef4:	60a2      	str	r2, [r4, #8]
 8011ef6:	6962      	ldr	r2, [r4, #20]
 8011ef8:	4252      	negs	r2, r2
 8011efa:	61a2      	str	r2, [r4, #24]
 8011efc:	2000      	movs	r0, #0
 8011efe:	6922      	ldr	r2, [r4, #16]
 8011f00:	4282      	cmp	r2, r0
 8011f02:	d1ba      	bne.n	8011e7a <__swsetup_r+0x3e>
 8011f04:	060a      	lsls	r2, r1, #24
 8011f06:	d5b8      	bpl.n	8011e7a <__swsetup_r+0x3e>
 8011f08:	2240      	movs	r2, #64	; 0x40
 8011f0a:	4313      	orrs	r3, r2
 8011f0c:	81a3      	strh	r3, [r4, #12]
 8011f0e:	3801      	subs	r0, #1
 8011f10:	e7b3      	b.n	8011e7a <__swsetup_r+0x3e>
 8011f12:	0788      	lsls	r0, r1, #30
 8011f14:	d400      	bmi.n	8011f18 <__swsetup_r+0xdc>
 8011f16:	6962      	ldr	r2, [r4, #20]
 8011f18:	60a2      	str	r2, [r4, #8]
 8011f1a:	e7ef      	b.n	8011efc <__swsetup_r+0xc0>
 8011f1c:	2000048c 	.word	0x2000048c
 8011f20:	080130bc 	.word	0x080130bc
 8011f24:	080130dc 	.word	0x080130dc
 8011f28:	0801309c 	.word	0x0801309c

08011f2c <_close_r>:
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	b570      	push	{r4, r5, r6, lr}
 8011f30:	4d06      	ldr	r5, [pc, #24]	; (8011f4c <_close_r+0x20>)
 8011f32:	0004      	movs	r4, r0
 8011f34:	0008      	movs	r0, r1
 8011f36:	602b      	str	r3, [r5, #0]
 8011f38:	f7f8 fa5d 	bl	800a3f6 <_close>
 8011f3c:	1c43      	adds	r3, r0, #1
 8011f3e:	d103      	bne.n	8011f48 <_close_r+0x1c>
 8011f40:	682b      	ldr	r3, [r5, #0]
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d000      	beq.n	8011f48 <_close_r+0x1c>
 8011f46:	6023      	str	r3, [r4, #0]
 8011f48:	bd70      	pop	{r4, r5, r6, pc}
 8011f4a:	46c0      	nop			; (mov r8, r8)
 8011f4c:	20005880 	.word	0x20005880

08011f50 <_lseek_r>:
 8011f50:	b570      	push	{r4, r5, r6, lr}
 8011f52:	0004      	movs	r4, r0
 8011f54:	0008      	movs	r0, r1
 8011f56:	0011      	movs	r1, r2
 8011f58:	001a      	movs	r2, r3
 8011f5a:	2300      	movs	r3, #0
 8011f5c:	4d05      	ldr	r5, [pc, #20]	; (8011f74 <_lseek_r+0x24>)
 8011f5e:	602b      	str	r3, [r5, #0]
 8011f60:	f7f8 fa6a 	bl	800a438 <_lseek>
 8011f64:	1c43      	adds	r3, r0, #1
 8011f66:	d103      	bne.n	8011f70 <_lseek_r+0x20>
 8011f68:	682b      	ldr	r3, [r5, #0]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d000      	beq.n	8011f70 <_lseek_r+0x20>
 8011f6e:	6023      	str	r3, [r4, #0]
 8011f70:	bd70      	pop	{r4, r5, r6, pc}
 8011f72:	46c0      	nop			; (mov r8, r8)
 8011f74:	20005880 	.word	0x20005880

08011f78 <__swhatbuf_r>:
 8011f78:	b570      	push	{r4, r5, r6, lr}
 8011f7a:	000e      	movs	r6, r1
 8011f7c:	001d      	movs	r5, r3
 8011f7e:	230e      	movs	r3, #14
 8011f80:	5ec9      	ldrsh	r1, [r1, r3]
 8011f82:	0014      	movs	r4, r2
 8011f84:	b096      	sub	sp, #88	; 0x58
 8011f86:	2900      	cmp	r1, #0
 8011f88:	da07      	bge.n	8011f9a <__swhatbuf_r+0x22>
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	602b      	str	r3, [r5, #0]
 8011f8e:	89b3      	ldrh	r3, [r6, #12]
 8011f90:	061b      	lsls	r3, r3, #24
 8011f92:	d411      	bmi.n	8011fb8 <__swhatbuf_r+0x40>
 8011f94:	2380      	movs	r3, #128	; 0x80
 8011f96:	00db      	lsls	r3, r3, #3
 8011f98:	e00f      	b.n	8011fba <__swhatbuf_r+0x42>
 8011f9a:	466a      	mov	r2, sp
 8011f9c:	f000 fb60 	bl	8012660 <_fstat_r>
 8011fa0:	2800      	cmp	r0, #0
 8011fa2:	dbf2      	blt.n	8011f8a <__swhatbuf_r+0x12>
 8011fa4:	23f0      	movs	r3, #240	; 0xf0
 8011fa6:	9901      	ldr	r1, [sp, #4]
 8011fa8:	021b      	lsls	r3, r3, #8
 8011faa:	4019      	ands	r1, r3
 8011fac:	4b05      	ldr	r3, [pc, #20]	; (8011fc4 <__swhatbuf_r+0x4c>)
 8011fae:	18c9      	adds	r1, r1, r3
 8011fb0:	424b      	negs	r3, r1
 8011fb2:	4159      	adcs	r1, r3
 8011fb4:	6029      	str	r1, [r5, #0]
 8011fb6:	e7ed      	b.n	8011f94 <__swhatbuf_r+0x1c>
 8011fb8:	2340      	movs	r3, #64	; 0x40
 8011fba:	2000      	movs	r0, #0
 8011fbc:	6023      	str	r3, [r4, #0]
 8011fbe:	b016      	add	sp, #88	; 0x58
 8011fc0:	bd70      	pop	{r4, r5, r6, pc}
 8011fc2:	46c0      	nop			; (mov r8, r8)
 8011fc4:	ffffe000 	.word	0xffffe000

08011fc8 <__smakebuf_r>:
 8011fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011fca:	2602      	movs	r6, #2
 8011fcc:	898b      	ldrh	r3, [r1, #12]
 8011fce:	0005      	movs	r5, r0
 8011fd0:	000c      	movs	r4, r1
 8011fd2:	4233      	tst	r3, r6
 8011fd4:	d006      	beq.n	8011fe4 <__smakebuf_r+0x1c>
 8011fd6:	0023      	movs	r3, r4
 8011fd8:	3347      	adds	r3, #71	; 0x47
 8011fda:	6023      	str	r3, [r4, #0]
 8011fdc:	6123      	str	r3, [r4, #16]
 8011fde:	2301      	movs	r3, #1
 8011fe0:	6163      	str	r3, [r4, #20]
 8011fe2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8011fe4:	466a      	mov	r2, sp
 8011fe6:	ab01      	add	r3, sp, #4
 8011fe8:	f7ff ffc6 	bl	8011f78 <__swhatbuf_r>
 8011fec:	9900      	ldr	r1, [sp, #0]
 8011fee:	0007      	movs	r7, r0
 8011ff0:	0028      	movs	r0, r5
 8011ff2:	f7ff fd67 	bl	8011ac4 <_malloc_r>
 8011ff6:	2800      	cmp	r0, #0
 8011ff8:	d108      	bne.n	801200c <__smakebuf_r+0x44>
 8011ffa:	220c      	movs	r2, #12
 8011ffc:	5ea3      	ldrsh	r3, [r4, r2]
 8011ffe:	059a      	lsls	r2, r3, #22
 8012000:	d4ef      	bmi.n	8011fe2 <__smakebuf_r+0x1a>
 8012002:	2203      	movs	r2, #3
 8012004:	4393      	bics	r3, r2
 8012006:	431e      	orrs	r6, r3
 8012008:	81a6      	strh	r6, [r4, #12]
 801200a:	e7e4      	b.n	8011fd6 <__smakebuf_r+0xe>
 801200c:	4b0f      	ldr	r3, [pc, #60]	; (801204c <__smakebuf_r+0x84>)
 801200e:	62ab      	str	r3, [r5, #40]	; 0x28
 8012010:	2380      	movs	r3, #128	; 0x80
 8012012:	89a2      	ldrh	r2, [r4, #12]
 8012014:	6020      	str	r0, [r4, #0]
 8012016:	4313      	orrs	r3, r2
 8012018:	81a3      	strh	r3, [r4, #12]
 801201a:	9b00      	ldr	r3, [sp, #0]
 801201c:	6120      	str	r0, [r4, #16]
 801201e:	6163      	str	r3, [r4, #20]
 8012020:	9b01      	ldr	r3, [sp, #4]
 8012022:	2b00      	cmp	r3, #0
 8012024:	d00d      	beq.n	8012042 <__smakebuf_r+0x7a>
 8012026:	0028      	movs	r0, r5
 8012028:	230e      	movs	r3, #14
 801202a:	5ee1      	ldrsh	r1, [r4, r3]
 801202c:	f000 fb2a 	bl	8012684 <_isatty_r>
 8012030:	2800      	cmp	r0, #0
 8012032:	d006      	beq.n	8012042 <__smakebuf_r+0x7a>
 8012034:	2203      	movs	r2, #3
 8012036:	89a3      	ldrh	r3, [r4, #12]
 8012038:	4393      	bics	r3, r2
 801203a:	001a      	movs	r2, r3
 801203c:	2301      	movs	r3, #1
 801203e:	4313      	orrs	r3, r2
 8012040:	81a3      	strh	r3, [r4, #12]
 8012042:	89a0      	ldrh	r0, [r4, #12]
 8012044:	4307      	orrs	r7, r0
 8012046:	81a7      	strh	r7, [r4, #12]
 8012048:	e7cb      	b.n	8011fe2 <__smakebuf_r+0x1a>
 801204a:	46c0      	nop			; (mov r8, r8)
 801204c:	0801177d 	.word	0x0801177d

08012050 <__malloc_lock>:
 8012050:	b510      	push	{r4, lr}
 8012052:	4802      	ldr	r0, [pc, #8]	; (801205c <__malloc_lock+0xc>)
 8012054:	f7ff fc95 	bl	8011982 <__retarget_lock_acquire_recursive>
 8012058:	bd10      	pop	{r4, pc}
 801205a:	46c0      	nop			; (mov r8, r8)
 801205c:	20005878 	.word	0x20005878

08012060 <__malloc_unlock>:
 8012060:	b510      	push	{r4, lr}
 8012062:	4802      	ldr	r0, [pc, #8]	; (801206c <__malloc_unlock+0xc>)
 8012064:	f7ff fc8e 	bl	8011984 <__retarget_lock_release_recursive>
 8012068:	bd10      	pop	{r4, pc}
 801206a:	46c0      	nop			; (mov r8, r8)
 801206c:	20005878 	.word	0x20005878

08012070 <__sfputc_r>:
 8012070:	6893      	ldr	r3, [r2, #8]
 8012072:	b510      	push	{r4, lr}
 8012074:	3b01      	subs	r3, #1
 8012076:	6093      	str	r3, [r2, #8]
 8012078:	2b00      	cmp	r3, #0
 801207a:	da04      	bge.n	8012086 <__sfputc_r+0x16>
 801207c:	6994      	ldr	r4, [r2, #24]
 801207e:	42a3      	cmp	r3, r4
 8012080:	db07      	blt.n	8012092 <__sfputc_r+0x22>
 8012082:	290a      	cmp	r1, #10
 8012084:	d005      	beq.n	8012092 <__sfputc_r+0x22>
 8012086:	6813      	ldr	r3, [r2, #0]
 8012088:	1c58      	adds	r0, r3, #1
 801208a:	6010      	str	r0, [r2, #0]
 801208c:	7019      	strb	r1, [r3, #0]
 801208e:	0008      	movs	r0, r1
 8012090:	bd10      	pop	{r4, pc}
 8012092:	f7ff fe69 	bl	8011d68 <__swbuf_r>
 8012096:	0001      	movs	r1, r0
 8012098:	e7f9      	b.n	801208e <__sfputc_r+0x1e>

0801209a <__sfputs_r>:
 801209a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801209c:	0006      	movs	r6, r0
 801209e:	000f      	movs	r7, r1
 80120a0:	0014      	movs	r4, r2
 80120a2:	18d5      	adds	r5, r2, r3
 80120a4:	42ac      	cmp	r4, r5
 80120a6:	d101      	bne.n	80120ac <__sfputs_r+0x12>
 80120a8:	2000      	movs	r0, #0
 80120aa:	e007      	b.n	80120bc <__sfputs_r+0x22>
 80120ac:	7821      	ldrb	r1, [r4, #0]
 80120ae:	003a      	movs	r2, r7
 80120b0:	0030      	movs	r0, r6
 80120b2:	f7ff ffdd 	bl	8012070 <__sfputc_r>
 80120b6:	3401      	adds	r4, #1
 80120b8:	1c43      	adds	r3, r0, #1
 80120ba:	d1f3      	bne.n	80120a4 <__sfputs_r+0xa>
 80120bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080120c0 <_vfiprintf_r>:
 80120c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120c2:	b0a1      	sub	sp, #132	; 0x84
 80120c4:	0006      	movs	r6, r0
 80120c6:	000c      	movs	r4, r1
 80120c8:	001f      	movs	r7, r3
 80120ca:	9203      	str	r2, [sp, #12]
 80120cc:	2800      	cmp	r0, #0
 80120ce:	d004      	beq.n	80120da <_vfiprintf_r+0x1a>
 80120d0:	6983      	ldr	r3, [r0, #24]
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d101      	bne.n	80120da <_vfiprintf_r+0x1a>
 80120d6:	f7ff fb8f 	bl	80117f8 <__sinit>
 80120da:	4b8e      	ldr	r3, [pc, #568]	; (8012314 <_vfiprintf_r+0x254>)
 80120dc:	429c      	cmp	r4, r3
 80120de:	d11c      	bne.n	801211a <_vfiprintf_r+0x5a>
 80120e0:	6874      	ldr	r4, [r6, #4]
 80120e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80120e4:	07db      	lsls	r3, r3, #31
 80120e6:	d405      	bmi.n	80120f4 <_vfiprintf_r+0x34>
 80120e8:	89a3      	ldrh	r3, [r4, #12]
 80120ea:	059b      	lsls	r3, r3, #22
 80120ec:	d402      	bmi.n	80120f4 <_vfiprintf_r+0x34>
 80120ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80120f0:	f7ff fc47 	bl	8011982 <__retarget_lock_acquire_recursive>
 80120f4:	89a3      	ldrh	r3, [r4, #12]
 80120f6:	071b      	lsls	r3, r3, #28
 80120f8:	d502      	bpl.n	8012100 <_vfiprintf_r+0x40>
 80120fa:	6923      	ldr	r3, [r4, #16]
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d11d      	bne.n	801213c <_vfiprintf_r+0x7c>
 8012100:	0021      	movs	r1, r4
 8012102:	0030      	movs	r0, r6
 8012104:	f7ff fe9a 	bl	8011e3c <__swsetup_r>
 8012108:	2800      	cmp	r0, #0
 801210a:	d017      	beq.n	801213c <_vfiprintf_r+0x7c>
 801210c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801210e:	07db      	lsls	r3, r3, #31
 8012110:	d50d      	bpl.n	801212e <_vfiprintf_r+0x6e>
 8012112:	2001      	movs	r0, #1
 8012114:	4240      	negs	r0, r0
 8012116:	b021      	add	sp, #132	; 0x84
 8012118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801211a:	4b7f      	ldr	r3, [pc, #508]	; (8012318 <_vfiprintf_r+0x258>)
 801211c:	429c      	cmp	r4, r3
 801211e:	d101      	bne.n	8012124 <_vfiprintf_r+0x64>
 8012120:	68b4      	ldr	r4, [r6, #8]
 8012122:	e7de      	b.n	80120e2 <_vfiprintf_r+0x22>
 8012124:	4b7d      	ldr	r3, [pc, #500]	; (801231c <_vfiprintf_r+0x25c>)
 8012126:	429c      	cmp	r4, r3
 8012128:	d1db      	bne.n	80120e2 <_vfiprintf_r+0x22>
 801212a:	68f4      	ldr	r4, [r6, #12]
 801212c:	e7d9      	b.n	80120e2 <_vfiprintf_r+0x22>
 801212e:	89a3      	ldrh	r3, [r4, #12]
 8012130:	059b      	lsls	r3, r3, #22
 8012132:	d4ee      	bmi.n	8012112 <_vfiprintf_r+0x52>
 8012134:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012136:	f7ff fc25 	bl	8011984 <__retarget_lock_release_recursive>
 801213a:	e7ea      	b.n	8012112 <_vfiprintf_r+0x52>
 801213c:	2300      	movs	r3, #0
 801213e:	ad08      	add	r5, sp, #32
 8012140:	616b      	str	r3, [r5, #20]
 8012142:	3320      	adds	r3, #32
 8012144:	766b      	strb	r3, [r5, #25]
 8012146:	3310      	adds	r3, #16
 8012148:	76ab      	strb	r3, [r5, #26]
 801214a:	9707      	str	r7, [sp, #28]
 801214c:	9f03      	ldr	r7, [sp, #12]
 801214e:	783b      	ldrb	r3, [r7, #0]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d001      	beq.n	8012158 <_vfiprintf_r+0x98>
 8012154:	2b25      	cmp	r3, #37	; 0x25
 8012156:	d14e      	bne.n	80121f6 <_vfiprintf_r+0x136>
 8012158:	9b03      	ldr	r3, [sp, #12]
 801215a:	1afb      	subs	r3, r7, r3
 801215c:	9305      	str	r3, [sp, #20]
 801215e:	9b03      	ldr	r3, [sp, #12]
 8012160:	429f      	cmp	r7, r3
 8012162:	d00d      	beq.n	8012180 <_vfiprintf_r+0xc0>
 8012164:	9b05      	ldr	r3, [sp, #20]
 8012166:	0021      	movs	r1, r4
 8012168:	0030      	movs	r0, r6
 801216a:	9a03      	ldr	r2, [sp, #12]
 801216c:	f7ff ff95 	bl	801209a <__sfputs_r>
 8012170:	1c43      	adds	r3, r0, #1
 8012172:	d100      	bne.n	8012176 <_vfiprintf_r+0xb6>
 8012174:	e0b5      	b.n	80122e2 <_vfiprintf_r+0x222>
 8012176:	696a      	ldr	r2, [r5, #20]
 8012178:	9b05      	ldr	r3, [sp, #20]
 801217a:	4694      	mov	ip, r2
 801217c:	4463      	add	r3, ip
 801217e:	616b      	str	r3, [r5, #20]
 8012180:	783b      	ldrb	r3, [r7, #0]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d100      	bne.n	8012188 <_vfiprintf_r+0xc8>
 8012186:	e0ac      	b.n	80122e2 <_vfiprintf_r+0x222>
 8012188:	2201      	movs	r2, #1
 801218a:	1c7b      	adds	r3, r7, #1
 801218c:	9303      	str	r3, [sp, #12]
 801218e:	2300      	movs	r3, #0
 8012190:	4252      	negs	r2, r2
 8012192:	606a      	str	r2, [r5, #4]
 8012194:	a904      	add	r1, sp, #16
 8012196:	3254      	adds	r2, #84	; 0x54
 8012198:	1852      	adds	r2, r2, r1
 801219a:	602b      	str	r3, [r5, #0]
 801219c:	60eb      	str	r3, [r5, #12]
 801219e:	60ab      	str	r3, [r5, #8]
 80121a0:	7013      	strb	r3, [r2, #0]
 80121a2:	65ab      	str	r3, [r5, #88]	; 0x58
 80121a4:	9b03      	ldr	r3, [sp, #12]
 80121a6:	2205      	movs	r2, #5
 80121a8:	7819      	ldrb	r1, [r3, #0]
 80121aa:	485d      	ldr	r0, [pc, #372]	; (8012320 <_vfiprintf_r+0x260>)
 80121ac:	f000 fa7c 	bl	80126a8 <memchr>
 80121b0:	9b03      	ldr	r3, [sp, #12]
 80121b2:	1c5f      	adds	r7, r3, #1
 80121b4:	2800      	cmp	r0, #0
 80121b6:	d120      	bne.n	80121fa <_vfiprintf_r+0x13a>
 80121b8:	682a      	ldr	r2, [r5, #0]
 80121ba:	06d3      	lsls	r3, r2, #27
 80121bc:	d504      	bpl.n	80121c8 <_vfiprintf_r+0x108>
 80121be:	2353      	movs	r3, #83	; 0x53
 80121c0:	a904      	add	r1, sp, #16
 80121c2:	185b      	adds	r3, r3, r1
 80121c4:	2120      	movs	r1, #32
 80121c6:	7019      	strb	r1, [r3, #0]
 80121c8:	0713      	lsls	r3, r2, #28
 80121ca:	d504      	bpl.n	80121d6 <_vfiprintf_r+0x116>
 80121cc:	2353      	movs	r3, #83	; 0x53
 80121ce:	a904      	add	r1, sp, #16
 80121d0:	185b      	adds	r3, r3, r1
 80121d2:	212b      	movs	r1, #43	; 0x2b
 80121d4:	7019      	strb	r1, [r3, #0]
 80121d6:	9b03      	ldr	r3, [sp, #12]
 80121d8:	781b      	ldrb	r3, [r3, #0]
 80121da:	2b2a      	cmp	r3, #42	; 0x2a
 80121dc:	d016      	beq.n	801220c <_vfiprintf_r+0x14c>
 80121de:	2100      	movs	r1, #0
 80121e0:	68eb      	ldr	r3, [r5, #12]
 80121e2:	9f03      	ldr	r7, [sp, #12]
 80121e4:	783a      	ldrb	r2, [r7, #0]
 80121e6:	1c78      	adds	r0, r7, #1
 80121e8:	3a30      	subs	r2, #48	; 0x30
 80121ea:	4684      	mov	ip, r0
 80121ec:	2a09      	cmp	r2, #9
 80121ee:	d94f      	bls.n	8012290 <_vfiprintf_r+0x1d0>
 80121f0:	2900      	cmp	r1, #0
 80121f2:	d111      	bne.n	8012218 <_vfiprintf_r+0x158>
 80121f4:	e017      	b.n	8012226 <_vfiprintf_r+0x166>
 80121f6:	3701      	adds	r7, #1
 80121f8:	e7a9      	b.n	801214e <_vfiprintf_r+0x8e>
 80121fa:	4b49      	ldr	r3, [pc, #292]	; (8012320 <_vfiprintf_r+0x260>)
 80121fc:	682a      	ldr	r2, [r5, #0]
 80121fe:	1ac0      	subs	r0, r0, r3
 8012200:	2301      	movs	r3, #1
 8012202:	4083      	lsls	r3, r0
 8012204:	4313      	orrs	r3, r2
 8012206:	602b      	str	r3, [r5, #0]
 8012208:	9703      	str	r7, [sp, #12]
 801220a:	e7cb      	b.n	80121a4 <_vfiprintf_r+0xe4>
 801220c:	9b07      	ldr	r3, [sp, #28]
 801220e:	1d19      	adds	r1, r3, #4
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	9107      	str	r1, [sp, #28]
 8012214:	2b00      	cmp	r3, #0
 8012216:	db01      	blt.n	801221c <_vfiprintf_r+0x15c>
 8012218:	930b      	str	r3, [sp, #44]	; 0x2c
 801221a:	e004      	b.n	8012226 <_vfiprintf_r+0x166>
 801221c:	425b      	negs	r3, r3
 801221e:	60eb      	str	r3, [r5, #12]
 8012220:	2302      	movs	r3, #2
 8012222:	4313      	orrs	r3, r2
 8012224:	602b      	str	r3, [r5, #0]
 8012226:	783b      	ldrb	r3, [r7, #0]
 8012228:	2b2e      	cmp	r3, #46	; 0x2e
 801222a:	d10a      	bne.n	8012242 <_vfiprintf_r+0x182>
 801222c:	787b      	ldrb	r3, [r7, #1]
 801222e:	2b2a      	cmp	r3, #42	; 0x2a
 8012230:	d137      	bne.n	80122a2 <_vfiprintf_r+0x1e2>
 8012232:	9b07      	ldr	r3, [sp, #28]
 8012234:	3702      	adds	r7, #2
 8012236:	1d1a      	adds	r2, r3, #4
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	9207      	str	r2, [sp, #28]
 801223c:	2b00      	cmp	r3, #0
 801223e:	db2d      	blt.n	801229c <_vfiprintf_r+0x1dc>
 8012240:	9309      	str	r3, [sp, #36]	; 0x24
 8012242:	2203      	movs	r2, #3
 8012244:	7839      	ldrb	r1, [r7, #0]
 8012246:	4837      	ldr	r0, [pc, #220]	; (8012324 <_vfiprintf_r+0x264>)
 8012248:	f000 fa2e 	bl	80126a8 <memchr>
 801224c:	2800      	cmp	r0, #0
 801224e:	d007      	beq.n	8012260 <_vfiprintf_r+0x1a0>
 8012250:	4b34      	ldr	r3, [pc, #208]	; (8012324 <_vfiprintf_r+0x264>)
 8012252:	682a      	ldr	r2, [r5, #0]
 8012254:	1ac0      	subs	r0, r0, r3
 8012256:	2340      	movs	r3, #64	; 0x40
 8012258:	4083      	lsls	r3, r0
 801225a:	4313      	orrs	r3, r2
 801225c:	3701      	adds	r7, #1
 801225e:	602b      	str	r3, [r5, #0]
 8012260:	7839      	ldrb	r1, [r7, #0]
 8012262:	1c7b      	adds	r3, r7, #1
 8012264:	2206      	movs	r2, #6
 8012266:	4830      	ldr	r0, [pc, #192]	; (8012328 <_vfiprintf_r+0x268>)
 8012268:	9303      	str	r3, [sp, #12]
 801226a:	7629      	strb	r1, [r5, #24]
 801226c:	f000 fa1c 	bl	80126a8 <memchr>
 8012270:	2800      	cmp	r0, #0
 8012272:	d045      	beq.n	8012300 <_vfiprintf_r+0x240>
 8012274:	4b2d      	ldr	r3, [pc, #180]	; (801232c <_vfiprintf_r+0x26c>)
 8012276:	2b00      	cmp	r3, #0
 8012278:	d127      	bne.n	80122ca <_vfiprintf_r+0x20a>
 801227a:	2207      	movs	r2, #7
 801227c:	9b07      	ldr	r3, [sp, #28]
 801227e:	3307      	adds	r3, #7
 8012280:	4393      	bics	r3, r2
 8012282:	3308      	adds	r3, #8
 8012284:	9307      	str	r3, [sp, #28]
 8012286:	696b      	ldr	r3, [r5, #20]
 8012288:	9a04      	ldr	r2, [sp, #16]
 801228a:	189b      	adds	r3, r3, r2
 801228c:	616b      	str	r3, [r5, #20]
 801228e:	e75d      	b.n	801214c <_vfiprintf_r+0x8c>
 8012290:	210a      	movs	r1, #10
 8012292:	434b      	muls	r3, r1
 8012294:	4667      	mov	r7, ip
 8012296:	189b      	adds	r3, r3, r2
 8012298:	3909      	subs	r1, #9
 801229a:	e7a3      	b.n	80121e4 <_vfiprintf_r+0x124>
 801229c:	2301      	movs	r3, #1
 801229e:	425b      	negs	r3, r3
 80122a0:	e7ce      	b.n	8012240 <_vfiprintf_r+0x180>
 80122a2:	2300      	movs	r3, #0
 80122a4:	001a      	movs	r2, r3
 80122a6:	3701      	adds	r7, #1
 80122a8:	606b      	str	r3, [r5, #4]
 80122aa:	7839      	ldrb	r1, [r7, #0]
 80122ac:	1c78      	adds	r0, r7, #1
 80122ae:	3930      	subs	r1, #48	; 0x30
 80122b0:	4684      	mov	ip, r0
 80122b2:	2909      	cmp	r1, #9
 80122b4:	d903      	bls.n	80122be <_vfiprintf_r+0x1fe>
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d0c3      	beq.n	8012242 <_vfiprintf_r+0x182>
 80122ba:	9209      	str	r2, [sp, #36]	; 0x24
 80122bc:	e7c1      	b.n	8012242 <_vfiprintf_r+0x182>
 80122be:	230a      	movs	r3, #10
 80122c0:	435a      	muls	r2, r3
 80122c2:	4667      	mov	r7, ip
 80122c4:	1852      	adds	r2, r2, r1
 80122c6:	3b09      	subs	r3, #9
 80122c8:	e7ef      	b.n	80122aa <_vfiprintf_r+0x1ea>
 80122ca:	ab07      	add	r3, sp, #28
 80122cc:	9300      	str	r3, [sp, #0]
 80122ce:	0022      	movs	r2, r4
 80122d0:	0029      	movs	r1, r5
 80122d2:	0030      	movs	r0, r6
 80122d4:	4b16      	ldr	r3, [pc, #88]	; (8012330 <_vfiprintf_r+0x270>)
 80122d6:	e000      	b.n	80122da <_vfiprintf_r+0x21a>
 80122d8:	bf00      	nop
 80122da:	9004      	str	r0, [sp, #16]
 80122dc:	9b04      	ldr	r3, [sp, #16]
 80122de:	3301      	adds	r3, #1
 80122e0:	d1d1      	bne.n	8012286 <_vfiprintf_r+0x1c6>
 80122e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80122e4:	07db      	lsls	r3, r3, #31
 80122e6:	d405      	bmi.n	80122f4 <_vfiprintf_r+0x234>
 80122e8:	89a3      	ldrh	r3, [r4, #12]
 80122ea:	059b      	lsls	r3, r3, #22
 80122ec:	d402      	bmi.n	80122f4 <_vfiprintf_r+0x234>
 80122ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80122f0:	f7ff fb48 	bl	8011984 <__retarget_lock_release_recursive>
 80122f4:	89a3      	ldrh	r3, [r4, #12]
 80122f6:	065b      	lsls	r3, r3, #25
 80122f8:	d500      	bpl.n	80122fc <_vfiprintf_r+0x23c>
 80122fa:	e70a      	b.n	8012112 <_vfiprintf_r+0x52>
 80122fc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80122fe:	e70a      	b.n	8012116 <_vfiprintf_r+0x56>
 8012300:	ab07      	add	r3, sp, #28
 8012302:	9300      	str	r3, [sp, #0]
 8012304:	0022      	movs	r2, r4
 8012306:	0029      	movs	r1, r5
 8012308:	0030      	movs	r0, r6
 801230a:	4b09      	ldr	r3, [pc, #36]	; (8012330 <_vfiprintf_r+0x270>)
 801230c:	f000 f882 	bl	8012414 <_printf_i>
 8012310:	e7e3      	b.n	80122da <_vfiprintf_r+0x21a>
 8012312:	46c0      	nop			; (mov r8, r8)
 8012314:	080130bc 	.word	0x080130bc
 8012318:	080130dc 	.word	0x080130dc
 801231c:	0801309c 	.word	0x0801309c
 8012320:	08013100 	.word	0x08013100
 8012324:	08013106 	.word	0x08013106
 8012328:	0801310a 	.word	0x0801310a
 801232c:	00000000 	.word	0x00000000
 8012330:	0801209b 	.word	0x0801209b

08012334 <_printf_common>:
 8012334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012336:	0015      	movs	r5, r2
 8012338:	9301      	str	r3, [sp, #4]
 801233a:	688a      	ldr	r2, [r1, #8]
 801233c:	690b      	ldr	r3, [r1, #16]
 801233e:	000c      	movs	r4, r1
 8012340:	9000      	str	r0, [sp, #0]
 8012342:	4293      	cmp	r3, r2
 8012344:	da00      	bge.n	8012348 <_printf_common+0x14>
 8012346:	0013      	movs	r3, r2
 8012348:	0022      	movs	r2, r4
 801234a:	602b      	str	r3, [r5, #0]
 801234c:	3243      	adds	r2, #67	; 0x43
 801234e:	7812      	ldrb	r2, [r2, #0]
 8012350:	2a00      	cmp	r2, #0
 8012352:	d001      	beq.n	8012358 <_printf_common+0x24>
 8012354:	3301      	adds	r3, #1
 8012356:	602b      	str	r3, [r5, #0]
 8012358:	6823      	ldr	r3, [r4, #0]
 801235a:	069b      	lsls	r3, r3, #26
 801235c:	d502      	bpl.n	8012364 <_printf_common+0x30>
 801235e:	682b      	ldr	r3, [r5, #0]
 8012360:	3302      	adds	r3, #2
 8012362:	602b      	str	r3, [r5, #0]
 8012364:	6822      	ldr	r2, [r4, #0]
 8012366:	2306      	movs	r3, #6
 8012368:	0017      	movs	r7, r2
 801236a:	401f      	ands	r7, r3
 801236c:	421a      	tst	r2, r3
 801236e:	d027      	beq.n	80123c0 <_printf_common+0x8c>
 8012370:	0023      	movs	r3, r4
 8012372:	3343      	adds	r3, #67	; 0x43
 8012374:	781b      	ldrb	r3, [r3, #0]
 8012376:	1e5a      	subs	r2, r3, #1
 8012378:	4193      	sbcs	r3, r2
 801237a:	6822      	ldr	r2, [r4, #0]
 801237c:	0692      	lsls	r2, r2, #26
 801237e:	d430      	bmi.n	80123e2 <_printf_common+0xae>
 8012380:	0022      	movs	r2, r4
 8012382:	9901      	ldr	r1, [sp, #4]
 8012384:	9800      	ldr	r0, [sp, #0]
 8012386:	9e08      	ldr	r6, [sp, #32]
 8012388:	3243      	adds	r2, #67	; 0x43
 801238a:	47b0      	blx	r6
 801238c:	1c43      	adds	r3, r0, #1
 801238e:	d025      	beq.n	80123dc <_printf_common+0xa8>
 8012390:	2306      	movs	r3, #6
 8012392:	6820      	ldr	r0, [r4, #0]
 8012394:	682a      	ldr	r2, [r5, #0]
 8012396:	68e1      	ldr	r1, [r4, #12]
 8012398:	2500      	movs	r5, #0
 801239a:	4003      	ands	r3, r0
 801239c:	2b04      	cmp	r3, #4
 801239e:	d103      	bne.n	80123a8 <_printf_common+0x74>
 80123a0:	1a8d      	subs	r5, r1, r2
 80123a2:	43eb      	mvns	r3, r5
 80123a4:	17db      	asrs	r3, r3, #31
 80123a6:	401d      	ands	r5, r3
 80123a8:	68a3      	ldr	r3, [r4, #8]
 80123aa:	6922      	ldr	r2, [r4, #16]
 80123ac:	4293      	cmp	r3, r2
 80123ae:	dd01      	ble.n	80123b4 <_printf_common+0x80>
 80123b0:	1a9b      	subs	r3, r3, r2
 80123b2:	18ed      	adds	r5, r5, r3
 80123b4:	2700      	movs	r7, #0
 80123b6:	42bd      	cmp	r5, r7
 80123b8:	d120      	bne.n	80123fc <_printf_common+0xc8>
 80123ba:	2000      	movs	r0, #0
 80123bc:	e010      	b.n	80123e0 <_printf_common+0xac>
 80123be:	3701      	adds	r7, #1
 80123c0:	68e3      	ldr	r3, [r4, #12]
 80123c2:	682a      	ldr	r2, [r5, #0]
 80123c4:	1a9b      	subs	r3, r3, r2
 80123c6:	42bb      	cmp	r3, r7
 80123c8:	ddd2      	ble.n	8012370 <_printf_common+0x3c>
 80123ca:	0022      	movs	r2, r4
 80123cc:	2301      	movs	r3, #1
 80123ce:	9901      	ldr	r1, [sp, #4]
 80123d0:	9800      	ldr	r0, [sp, #0]
 80123d2:	9e08      	ldr	r6, [sp, #32]
 80123d4:	3219      	adds	r2, #25
 80123d6:	47b0      	blx	r6
 80123d8:	1c43      	adds	r3, r0, #1
 80123da:	d1f0      	bne.n	80123be <_printf_common+0x8a>
 80123dc:	2001      	movs	r0, #1
 80123de:	4240      	negs	r0, r0
 80123e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80123e2:	2030      	movs	r0, #48	; 0x30
 80123e4:	18e1      	adds	r1, r4, r3
 80123e6:	3143      	adds	r1, #67	; 0x43
 80123e8:	7008      	strb	r0, [r1, #0]
 80123ea:	0021      	movs	r1, r4
 80123ec:	1c5a      	adds	r2, r3, #1
 80123ee:	3145      	adds	r1, #69	; 0x45
 80123f0:	7809      	ldrb	r1, [r1, #0]
 80123f2:	18a2      	adds	r2, r4, r2
 80123f4:	3243      	adds	r2, #67	; 0x43
 80123f6:	3302      	adds	r3, #2
 80123f8:	7011      	strb	r1, [r2, #0]
 80123fa:	e7c1      	b.n	8012380 <_printf_common+0x4c>
 80123fc:	0022      	movs	r2, r4
 80123fe:	2301      	movs	r3, #1
 8012400:	9901      	ldr	r1, [sp, #4]
 8012402:	9800      	ldr	r0, [sp, #0]
 8012404:	9e08      	ldr	r6, [sp, #32]
 8012406:	321a      	adds	r2, #26
 8012408:	47b0      	blx	r6
 801240a:	1c43      	adds	r3, r0, #1
 801240c:	d0e6      	beq.n	80123dc <_printf_common+0xa8>
 801240e:	3701      	adds	r7, #1
 8012410:	e7d1      	b.n	80123b6 <_printf_common+0x82>
	...

08012414 <_printf_i>:
 8012414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012416:	b08b      	sub	sp, #44	; 0x2c
 8012418:	9206      	str	r2, [sp, #24]
 801241a:	000a      	movs	r2, r1
 801241c:	3243      	adds	r2, #67	; 0x43
 801241e:	9307      	str	r3, [sp, #28]
 8012420:	9005      	str	r0, [sp, #20]
 8012422:	9204      	str	r2, [sp, #16]
 8012424:	7e0a      	ldrb	r2, [r1, #24]
 8012426:	000c      	movs	r4, r1
 8012428:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801242a:	2a78      	cmp	r2, #120	; 0x78
 801242c:	d806      	bhi.n	801243c <_printf_i+0x28>
 801242e:	2a62      	cmp	r2, #98	; 0x62
 8012430:	d808      	bhi.n	8012444 <_printf_i+0x30>
 8012432:	2a00      	cmp	r2, #0
 8012434:	d100      	bne.n	8012438 <_printf_i+0x24>
 8012436:	e0c0      	b.n	80125ba <_printf_i+0x1a6>
 8012438:	2a58      	cmp	r2, #88	; 0x58
 801243a:	d052      	beq.n	80124e2 <_printf_i+0xce>
 801243c:	0026      	movs	r6, r4
 801243e:	3642      	adds	r6, #66	; 0x42
 8012440:	7032      	strb	r2, [r6, #0]
 8012442:	e022      	b.n	801248a <_printf_i+0x76>
 8012444:	0010      	movs	r0, r2
 8012446:	3863      	subs	r0, #99	; 0x63
 8012448:	2815      	cmp	r0, #21
 801244a:	d8f7      	bhi.n	801243c <_printf_i+0x28>
 801244c:	f7ed fe64 	bl	8000118 <__gnu_thumb1_case_shi>
 8012450:	001f0016 	.word	0x001f0016
 8012454:	fff6fff6 	.word	0xfff6fff6
 8012458:	fff6fff6 	.word	0xfff6fff6
 801245c:	fff6001f 	.word	0xfff6001f
 8012460:	fff6fff6 	.word	0xfff6fff6
 8012464:	00a8fff6 	.word	0x00a8fff6
 8012468:	009a0036 	.word	0x009a0036
 801246c:	fff6fff6 	.word	0xfff6fff6
 8012470:	fff600b9 	.word	0xfff600b9
 8012474:	fff60036 	.word	0xfff60036
 8012478:	009efff6 	.word	0x009efff6
 801247c:	0026      	movs	r6, r4
 801247e:	681a      	ldr	r2, [r3, #0]
 8012480:	3642      	adds	r6, #66	; 0x42
 8012482:	1d11      	adds	r1, r2, #4
 8012484:	6019      	str	r1, [r3, #0]
 8012486:	6813      	ldr	r3, [r2, #0]
 8012488:	7033      	strb	r3, [r6, #0]
 801248a:	2301      	movs	r3, #1
 801248c:	e0a7      	b.n	80125de <_printf_i+0x1ca>
 801248e:	6808      	ldr	r0, [r1, #0]
 8012490:	6819      	ldr	r1, [r3, #0]
 8012492:	1d0a      	adds	r2, r1, #4
 8012494:	0605      	lsls	r5, r0, #24
 8012496:	d50b      	bpl.n	80124b0 <_printf_i+0x9c>
 8012498:	680d      	ldr	r5, [r1, #0]
 801249a:	601a      	str	r2, [r3, #0]
 801249c:	2d00      	cmp	r5, #0
 801249e:	da03      	bge.n	80124a8 <_printf_i+0x94>
 80124a0:	232d      	movs	r3, #45	; 0x2d
 80124a2:	9a04      	ldr	r2, [sp, #16]
 80124a4:	426d      	negs	r5, r5
 80124a6:	7013      	strb	r3, [r2, #0]
 80124a8:	4b61      	ldr	r3, [pc, #388]	; (8012630 <_printf_i+0x21c>)
 80124aa:	270a      	movs	r7, #10
 80124ac:	9303      	str	r3, [sp, #12]
 80124ae:	e032      	b.n	8012516 <_printf_i+0x102>
 80124b0:	680d      	ldr	r5, [r1, #0]
 80124b2:	601a      	str	r2, [r3, #0]
 80124b4:	0641      	lsls	r1, r0, #25
 80124b6:	d5f1      	bpl.n	801249c <_printf_i+0x88>
 80124b8:	b22d      	sxth	r5, r5
 80124ba:	e7ef      	b.n	801249c <_printf_i+0x88>
 80124bc:	680d      	ldr	r5, [r1, #0]
 80124be:	6819      	ldr	r1, [r3, #0]
 80124c0:	1d08      	adds	r0, r1, #4
 80124c2:	6018      	str	r0, [r3, #0]
 80124c4:	062e      	lsls	r6, r5, #24
 80124c6:	d501      	bpl.n	80124cc <_printf_i+0xb8>
 80124c8:	680d      	ldr	r5, [r1, #0]
 80124ca:	e003      	b.n	80124d4 <_printf_i+0xc0>
 80124cc:	066d      	lsls	r5, r5, #25
 80124ce:	d5fb      	bpl.n	80124c8 <_printf_i+0xb4>
 80124d0:	680d      	ldr	r5, [r1, #0]
 80124d2:	b2ad      	uxth	r5, r5
 80124d4:	4b56      	ldr	r3, [pc, #344]	; (8012630 <_printf_i+0x21c>)
 80124d6:	270a      	movs	r7, #10
 80124d8:	9303      	str	r3, [sp, #12]
 80124da:	2a6f      	cmp	r2, #111	; 0x6f
 80124dc:	d117      	bne.n	801250e <_printf_i+0xfa>
 80124de:	2708      	movs	r7, #8
 80124e0:	e015      	b.n	801250e <_printf_i+0xfa>
 80124e2:	3145      	adds	r1, #69	; 0x45
 80124e4:	700a      	strb	r2, [r1, #0]
 80124e6:	4a52      	ldr	r2, [pc, #328]	; (8012630 <_printf_i+0x21c>)
 80124e8:	9203      	str	r2, [sp, #12]
 80124ea:	681a      	ldr	r2, [r3, #0]
 80124ec:	6821      	ldr	r1, [r4, #0]
 80124ee:	ca20      	ldmia	r2!, {r5}
 80124f0:	601a      	str	r2, [r3, #0]
 80124f2:	0608      	lsls	r0, r1, #24
 80124f4:	d550      	bpl.n	8012598 <_printf_i+0x184>
 80124f6:	07cb      	lsls	r3, r1, #31
 80124f8:	d502      	bpl.n	8012500 <_printf_i+0xec>
 80124fa:	2320      	movs	r3, #32
 80124fc:	4319      	orrs	r1, r3
 80124fe:	6021      	str	r1, [r4, #0]
 8012500:	2710      	movs	r7, #16
 8012502:	2d00      	cmp	r5, #0
 8012504:	d103      	bne.n	801250e <_printf_i+0xfa>
 8012506:	2320      	movs	r3, #32
 8012508:	6822      	ldr	r2, [r4, #0]
 801250a:	439a      	bics	r2, r3
 801250c:	6022      	str	r2, [r4, #0]
 801250e:	0023      	movs	r3, r4
 8012510:	2200      	movs	r2, #0
 8012512:	3343      	adds	r3, #67	; 0x43
 8012514:	701a      	strb	r2, [r3, #0]
 8012516:	6863      	ldr	r3, [r4, #4]
 8012518:	60a3      	str	r3, [r4, #8]
 801251a:	2b00      	cmp	r3, #0
 801251c:	db03      	blt.n	8012526 <_printf_i+0x112>
 801251e:	2204      	movs	r2, #4
 8012520:	6821      	ldr	r1, [r4, #0]
 8012522:	4391      	bics	r1, r2
 8012524:	6021      	str	r1, [r4, #0]
 8012526:	2d00      	cmp	r5, #0
 8012528:	d102      	bne.n	8012530 <_printf_i+0x11c>
 801252a:	9e04      	ldr	r6, [sp, #16]
 801252c:	2b00      	cmp	r3, #0
 801252e:	d00c      	beq.n	801254a <_printf_i+0x136>
 8012530:	9e04      	ldr	r6, [sp, #16]
 8012532:	0028      	movs	r0, r5
 8012534:	0039      	movs	r1, r7
 8012536:	f7ed fe7f 	bl	8000238 <__aeabi_uidivmod>
 801253a:	9b03      	ldr	r3, [sp, #12]
 801253c:	3e01      	subs	r6, #1
 801253e:	5c5b      	ldrb	r3, [r3, r1]
 8012540:	7033      	strb	r3, [r6, #0]
 8012542:	002b      	movs	r3, r5
 8012544:	0005      	movs	r5, r0
 8012546:	429f      	cmp	r7, r3
 8012548:	d9f3      	bls.n	8012532 <_printf_i+0x11e>
 801254a:	2f08      	cmp	r7, #8
 801254c:	d109      	bne.n	8012562 <_printf_i+0x14e>
 801254e:	6823      	ldr	r3, [r4, #0]
 8012550:	07db      	lsls	r3, r3, #31
 8012552:	d506      	bpl.n	8012562 <_printf_i+0x14e>
 8012554:	6863      	ldr	r3, [r4, #4]
 8012556:	6922      	ldr	r2, [r4, #16]
 8012558:	4293      	cmp	r3, r2
 801255a:	dc02      	bgt.n	8012562 <_printf_i+0x14e>
 801255c:	2330      	movs	r3, #48	; 0x30
 801255e:	3e01      	subs	r6, #1
 8012560:	7033      	strb	r3, [r6, #0]
 8012562:	9b04      	ldr	r3, [sp, #16]
 8012564:	1b9b      	subs	r3, r3, r6
 8012566:	6123      	str	r3, [r4, #16]
 8012568:	9b07      	ldr	r3, [sp, #28]
 801256a:	0021      	movs	r1, r4
 801256c:	9300      	str	r3, [sp, #0]
 801256e:	9805      	ldr	r0, [sp, #20]
 8012570:	9b06      	ldr	r3, [sp, #24]
 8012572:	aa09      	add	r2, sp, #36	; 0x24
 8012574:	f7ff fede 	bl	8012334 <_printf_common>
 8012578:	1c43      	adds	r3, r0, #1
 801257a:	d135      	bne.n	80125e8 <_printf_i+0x1d4>
 801257c:	2001      	movs	r0, #1
 801257e:	4240      	negs	r0, r0
 8012580:	b00b      	add	sp, #44	; 0x2c
 8012582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012584:	2220      	movs	r2, #32
 8012586:	6809      	ldr	r1, [r1, #0]
 8012588:	430a      	orrs	r2, r1
 801258a:	6022      	str	r2, [r4, #0]
 801258c:	0022      	movs	r2, r4
 801258e:	2178      	movs	r1, #120	; 0x78
 8012590:	3245      	adds	r2, #69	; 0x45
 8012592:	7011      	strb	r1, [r2, #0]
 8012594:	4a27      	ldr	r2, [pc, #156]	; (8012634 <_printf_i+0x220>)
 8012596:	e7a7      	b.n	80124e8 <_printf_i+0xd4>
 8012598:	0648      	lsls	r0, r1, #25
 801259a:	d5ac      	bpl.n	80124f6 <_printf_i+0xe2>
 801259c:	b2ad      	uxth	r5, r5
 801259e:	e7aa      	b.n	80124f6 <_printf_i+0xe2>
 80125a0:	681a      	ldr	r2, [r3, #0]
 80125a2:	680d      	ldr	r5, [r1, #0]
 80125a4:	1d10      	adds	r0, r2, #4
 80125a6:	6949      	ldr	r1, [r1, #20]
 80125a8:	6018      	str	r0, [r3, #0]
 80125aa:	6813      	ldr	r3, [r2, #0]
 80125ac:	062e      	lsls	r6, r5, #24
 80125ae:	d501      	bpl.n	80125b4 <_printf_i+0x1a0>
 80125b0:	6019      	str	r1, [r3, #0]
 80125b2:	e002      	b.n	80125ba <_printf_i+0x1a6>
 80125b4:	066d      	lsls	r5, r5, #25
 80125b6:	d5fb      	bpl.n	80125b0 <_printf_i+0x19c>
 80125b8:	8019      	strh	r1, [r3, #0]
 80125ba:	2300      	movs	r3, #0
 80125bc:	9e04      	ldr	r6, [sp, #16]
 80125be:	6123      	str	r3, [r4, #16]
 80125c0:	e7d2      	b.n	8012568 <_printf_i+0x154>
 80125c2:	681a      	ldr	r2, [r3, #0]
 80125c4:	1d11      	adds	r1, r2, #4
 80125c6:	6019      	str	r1, [r3, #0]
 80125c8:	6816      	ldr	r6, [r2, #0]
 80125ca:	2100      	movs	r1, #0
 80125cc:	0030      	movs	r0, r6
 80125ce:	6862      	ldr	r2, [r4, #4]
 80125d0:	f000 f86a 	bl	80126a8 <memchr>
 80125d4:	2800      	cmp	r0, #0
 80125d6:	d001      	beq.n	80125dc <_printf_i+0x1c8>
 80125d8:	1b80      	subs	r0, r0, r6
 80125da:	6060      	str	r0, [r4, #4]
 80125dc:	6863      	ldr	r3, [r4, #4]
 80125de:	6123      	str	r3, [r4, #16]
 80125e0:	2300      	movs	r3, #0
 80125e2:	9a04      	ldr	r2, [sp, #16]
 80125e4:	7013      	strb	r3, [r2, #0]
 80125e6:	e7bf      	b.n	8012568 <_printf_i+0x154>
 80125e8:	6923      	ldr	r3, [r4, #16]
 80125ea:	0032      	movs	r2, r6
 80125ec:	9906      	ldr	r1, [sp, #24]
 80125ee:	9805      	ldr	r0, [sp, #20]
 80125f0:	9d07      	ldr	r5, [sp, #28]
 80125f2:	47a8      	blx	r5
 80125f4:	1c43      	adds	r3, r0, #1
 80125f6:	d0c1      	beq.n	801257c <_printf_i+0x168>
 80125f8:	6823      	ldr	r3, [r4, #0]
 80125fa:	079b      	lsls	r3, r3, #30
 80125fc:	d415      	bmi.n	801262a <_printf_i+0x216>
 80125fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012600:	68e0      	ldr	r0, [r4, #12]
 8012602:	4298      	cmp	r0, r3
 8012604:	dabc      	bge.n	8012580 <_printf_i+0x16c>
 8012606:	0018      	movs	r0, r3
 8012608:	e7ba      	b.n	8012580 <_printf_i+0x16c>
 801260a:	0022      	movs	r2, r4
 801260c:	2301      	movs	r3, #1
 801260e:	9906      	ldr	r1, [sp, #24]
 8012610:	9805      	ldr	r0, [sp, #20]
 8012612:	9e07      	ldr	r6, [sp, #28]
 8012614:	3219      	adds	r2, #25
 8012616:	47b0      	blx	r6
 8012618:	1c43      	adds	r3, r0, #1
 801261a:	d0af      	beq.n	801257c <_printf_i+0x168>
 801261c:	3501      	adds	r5, #1
 801261e:	68e3      	ldr	r3, [r4, #12]
 8012620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012622:	1a9b      	subs	r3, r3, r2
 8012624:	42ab      	cmp	r3, r5
 8012626:	dcf0      	bgt.n	801260a <_printf_i+0x1f6>
 8012628:	e7e9      	b.n	80125fe <_printf_i+0x1ea>
 801262a:	2500      	movs	r5, #0
 801262c:	e7f7      	b.n	801261e <_printf_i+0x20a>
 801262e:	46c0      	nop			; (mov r8, r8)
 8012630:	08013111 	.word	0x08013111
 8012634:	08013122 	.word	0x08013122

08012638 <_read_r>:
 8012638:	b570      	push	{r4, r5, r6, lr}
 801263a:	0004      	movs	r4, r0
 801263c:	0008      	movs	r0, r1
 801263e:	0011      	movs	r1, r2
 8012640:	001a      	movs	r2, r3
 8012642:	2300      	movs	r3, #0
 8012644:	4d05      	ldr	r5, [pc, #20]	; (801265c <_read_r+0x24>)
 8012646:	602b      	str	r3, [r5, #0]
 8012648:	f7f7 fe9c 	bl	800a384 <_read>
 801264c:	1c43      	adds	r3, r0, #1
 801264e:	d103      	bne.n	8012658 <_read_r+0x20>
 8012650:	682b      	ldr	r3, [r5, #0]
 8012652:	2b00      	cmp	r3, #0
 8012654:	d000      	beq.n	8012658 <_read_r+0x20>
 8012656:	6023      	str	r3, [r4, #0]
 8012658:	bd70      	pop	{r4, r5, r6, pc}
 801265a:	46c0      	nop			; (mov r8, r8)
 801265c:	20005880 	.word	0x20005880

08012660 <_fstat_r>:
 8012660:	2300      	movs	r3, #0
 8012662:	b570      	push	{r4, r5, r6, lr}
 8012664:	4d06      	ldr	r5, [pc, #24]	; (8012680 <_fstat_r+0x20>)
 8012666:	0004      	movs	r4, r0
 8012668:	0008      	movs	r0, r1
 801266a:	0011      	movs	r1, r2
 801266c:	602b      	str	r3, [r5, #0]
 801266e:	f7f7 fecc 	bl	800a40a <_fstat>
 8012672:	1c43      	adds	r3, r0, #1
 8012674:	d103      	bne.n	801267e <_fstat_r+0x1e>
 8012676:	682b      	ldr	r3, [r5, #0]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d000      	beq.n	801267e <_fstat_r+0x1e>
 801267c:	6023      	str	r3, [r4, #0]
 801267e:	bd70      	pop	{r4, r5, r6, pc}
 8012680:	20005880 	.word	0x20005880

08012684 <_isatty_r>:
 8012684:	2300      	movs	r3, #0
 8012686:	b570      	push	{r4, r5, r6, lr}
 8012688:	4d06      	ldr	r5, [pc, #24]	; (80126a4 <_isatty_r+0x20>)
 801268a:	0004      	movs	r4, r0
 801268c:	0008      	movs	r0, r1
 801268e:	602b      	str	r3, [r5, #0]
 8012690:	f7f7 fec9 	bl	800a426 <_isatty>
 8012694:	1c43      	adds	r3, r0, #1
 8012696:	d103      	bne.n	80126a0 <_isatty_r+0x1c>
 8012698:	682b      	ldr	r3, [r5, #0]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d000      	beq.n	80126a0 <_isatty_r+0x1c>
 801269e:	6023      	str	r3, [r4, #0]
 80126a0:	bd70      	pop	{r4, r5, r6, pc}
 80126a2:	46c0      	nop			; (mov r8, r8)
 80126a4:	20005880 	.word	0x20005880

080126a8 <memchr>:
 80126a8:	b2c9      	uxtb	r1, r1
 80126aa:	1882      	adds	r2, r0, r2
 80126ac:	4290      	cmp	r0, r2
 80126ae:	d101      	bne.n	80126b4 <memchr+0xc>
 80126b0:	2000      	movs	r0, #0
 80126b2:	4770      	bx	lr
 80126b4:	7803      	ldrb	r3, [r0, #0]
 80126b6:	428b      	cmp	r3, r1
 80126b8:	d0fb      	beq.n	80126b2 <memchr+0xa>
 80126ba:	3001      	adds	r0, #1
 80126bc:	e7f6      	b.n	80126ac <memchr+0x4>
	...

080126c0 <_init>:
 80126c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126c2:	46c0      	nop			; (mov r8, r8)
 80126c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80126c6:	bc08      	pop	{r3}
 80126c8:	469e      	mov	lr, r3
 80126ca:	4770      	bx	lr

080126cc <_fini>:
 80126cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126ce:	46c0      	nop			; (mov r8, r8)
 80126d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80126d2:	bc08      	pop	{r3}
 80126d4:	469e      	mov	lr, r3
 80126d6:	4770      	bx	lr

080126d8 <__FLASH_Program_Fast_veneer>:
 80126d8:	b401      	push	{r0}
 80126da:	4802      	ldr	r0, [pc, #8]	; (80126e4 <__FLASH_Program_Fast_veneer+0xc>)
 80126dc:	4684      	mov	ip, r0
 80126de:	bc01      	pop	{r0}
 80126e0:	4760      	bx	ip
 80126e2:	bf00      	nop
 80126e4:	200004f1 	.word	0x200004f1

Disassembly of section .data:

20000000 <OD_PERSIST_COMM>:
20000000:	000001a1 00000080 00000000 00000000     ................
20000010:	4f492d4d 0036312f 00312e30 00000100     M-IO/16.0.1.....
20000020:	00000080 00010000 00000000 000003e8     ................
20000030:	00000004 00000387 00000028 0005003b     ........(...;...
20000040:	00000001 00000000 00000003 80000000     ................
20000050:	80000000 00000001 00000005 00000400     ................
20000060:	000000ff 00000001 60110030 00000006     ........0..`....
20000070:	0000048b 000000ff 00000000 00000001     ................
20000080:	60100030 00000000 00000000 00000000     0..`............
	...
200000a0:	02000002 00000300                       ........

200000a8 <OD_RAM>:
200000a8:	00000400 00000001 00000001 00000001     ................
200000b8:	00000001 00000004 00000001 00000001     ................
200000c8:	00000001 00000001 00000002 00000600     ................
200000d8:	00000580 00040004 00000001 00000000     ................
200000e8:	00000000 0a131000 00ffff01 ff010a13     ................
200000f8:	000000ff 00000001 00010000 00000000     ................
20000108:	00010000 00000000 00000001 00010000     ................
20000118:	00000000 00000001 00010000 00000000     ................
20000128:	00000001 00010000 00000000 00000001     ................
20000138:	00010000 00000000 00000001 00010000     ................
20000148:	00000000 00100001 00000100 01000000     ................
20000158:	c7000000 ffff012d 012dc700 0000ffff     ....-.....-.....
20000168:	01000000 00000000 00000100 01000000     ................
20000178:	00000000 00000100 01000000 00000000     ................
20000188:	00000100 01000000 00000000 00000100     ................
20000198:	01000000 00000000 00000100 01000000     ................
200001a8:	00000000 00000100                       ........

200001b0 <ODList>:
200001b0:	01011000 08012c28 00000000 01011001     ....(,..........
200001c0:	08012c34 00000000 02111003 08012c40     4,..........@,..
200001d0:	00000000 01011005 08012c54 00000000     ........T,......
200001e0:	01011006 08012c60 00000000 01011007     ....`,..........
200001f0:	08012c6c 00000000 01011008 08012c78     l,..........x,..
20000200:	00000000 0101100a 08012c84 00000000     .........,......
20000210:	02051010 08012c90 00000000 02051011     .....,..........
20000220:	08012ca4 00000000 01011012 08012cb8     .,...........,..
20000230:	00000000 01011014 08012cc4 00000000     .........,......
20000240:	01011015 08012cd0 00000000 02021016     .....,..........
20000250:	08012cdc 00000000 01011017 08012cf0     .,...........,..
20000260:	00000000 03051018 08012cfc 00000000     .........,......
20000270:	01011019 08012d38 00000000 03031200     ....8-..........
20000280:	08012d44 00000000 03041280 08012d68     D-..........h-..
20000290:	00000000 03041400 08012d98 00000000     .........-......
200002a0:	03021600 08012dc8 00000000 03061800     .....-..........
200002b0:	08012de0 00000000 03091a00 08012e28     .-..........(...
200002c0:	00000000 01015010 08012e94 00000000     .....P..........
200002d0:	01015011 08012ea0 00000000 02036000     .P...........`..
200002e0:	08012eac 00000000 01016001 08012ec0     .........`......
200002f0:	00000000 01016010 08012ecc 00000000     .....`..........
20000300:	01016011 08012ed8 00000000 02116100     .`...........a..
20000310:	08012ee4 00000000 02116200 08012ef8     .........b......
	...

20000330 <_OD>:
20000330:	0000001f 200001b0                       ....... 

20000338 <OD>:
20000338:	20000330                                0.. 

2000033c <digitalInput>:
2000033c:	50001000 00000400 50001000 00000800     ...P.......P....
2000034c:	50001000 00001000 50001000 00002000     ...P.......P. ..
2000035c:	50001000 00004000 50001000 00008000     ...P.@.....P....
2000036c:	50000400 00000400 50000400 00000800     ...P.......P....
2000037c:	50000400 00001000 50000000 00000100     ...P.......P....
2000038c:	50000000 00000200 50000800 00000040     ...P.......P@...
2000039c:	50000800 00000080 50000c00 00000100     ...P.......P....
200003ac:	50000c00 00000200 50000c00 00000400     ...P.......P....

200003bc <digitaloutputs>:
200003bc:	50000400 00000040 200005e8 50000400     ...P@...... ...P
200003cc:	00000080 200005fc 50000400 00000100     ....... ...P....
200003dc:	20000610 50000000 00000002 20000624     ... ...P....$.. 
200003ec:	50000000 00000004 20000638 50000000     ...P....8.. ...P
200003fc:	00000008 2000064c 50000000 00000010     ....L.. ...P....
2000040c:	20000660 50000800 00000020 20000674     `.. ...P ...t.. 
2000041c:	50000400 00000001 20000688 50000400     ...P....... ...P
2000042c:	00000002 2000069c 50000400 00000004     ....... ...P....
2000043c:	200006b0 50001400 00000040 200006c4     ... ...P@...... 
2000044c:	50001400 00000080 200006d8 50001000     ...P....... ...P
2000045c:	00000080 200006ec 50001000 00000100     ....... ...P....
2000046c:	20000700 50001000 00000200 20000714     ... ...P....... 

2000047c <SystemCoreClock>:
2000047c:	00f42400                                .$..

20000480 <uwTickPrio>:
20000480:	00000004                                ....

20000484 <uwTickFreq>:
20000484:	00000001                                ....

20000488 <uxCriticalNesting>:
20000488:	aaaaaaaa                                ....

2000048c <_impure_ptr>:
2000048c:	20000490                                ... 

20000490 <impure_data>:
20000490:	00000000 080130bc 080130dc 0801309c     .....0...0...0..
	...

200004f0 <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200004f0:	b580      	push	{r7, lr}
200004f2:	b088      	sub	sp, #32
200004f4:	af00      	add	r7, sp, #0
200004f6:	6078      	str	r0, [r7, #4]
200004f8:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
200004fa:	231f      	movs	r3, #31
200004fc:	18fb      	adds	r3, r7, r3
200004fe:	2200      	movs	r2, #0
20000500:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20000502:	687b      	ldr	r3, [r7, #4]
20000504:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000506:	683b      	ldr	r3, [r7, #0]
20000508:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
2000050a:	4b1a      	ldr	r3, [pc, #104]	; (20000574 <FLASH_Program_Fast+0x84>)
2000050c:	695a      	ldr	r2, [r3, #20]
2000050e:	4b19      	ldr	r3, [pc, #100]	; (20000574 <FLASH_Program_Fast+0x84>)
20000510:	2180      	movs	r1, #128	; 0x80
20000512:	02c9      	lsls	r1, r1, #11
20000514:	430a      	orrs	r2, r1
20000516:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000518:	f3ef 8310 	mrs	r3, PRIMASK
2000051c:	60fb      	str	r3, [r7, #12]
  return(result);
2000051e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20000520:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20000522:	b672      	cpsid	i
}
20000524:	46c0      	nop			; (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000526:	e00f      	b.n	20000548 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000528:	697a      	ldr	r2, [r7, #20]
2000052a:	69bb      	ldr	r3, [r7, #24]
2000052c:	6812      	ldr	r2, [r2, #0]
2000052e:	601a      	str	r2, [r3, #0]
    src += 4U;
20000530:	697b      	ldr	r3, [r7, #20]
20000532:	3304      	adds	r3, #4
20000534:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000536:	69bb      	ldr	r3, [r7, #24]
20000538:	3304      	adds	r3, #4
2000053a:	61bb      	str	r3, [r7, #24]
    index++;
2000053c:	211f      	movs	r1, #31
2000053e:	187b      	adds	r3, r7, r1
20000540:	781a      	ldrb	r2, [r3, #0]
20000542:	187b      	adds	r3, r7, r1
20000544:	3201      	adds	r2, #1
20000546:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000548:	231f      	movs	r3, #31
2000054a:	18fb      	adds	r3, r7, r3
2000054c:	781b      	ldrb	r3, [r3, #0]
2000054e:	2b3f      	cmp	r3, #63	; 0x3f
20000550:	d9ea      	bls.n	20000528 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20000552:	46c0      	nop			; (mov r8, r8)
20000554:	4b07      	ldr	r3, [pc, #28]	; (20000574 <FLASH_Program_Fast+0x84>)
20000556:	691a      	ldr	r2, [r3, #16]
20000558:	23c0      	movs	r3, #192	; 0xc0
2000055a:	029b      	lsls	r3, r3, #10
2000055c:	4013      	ands	r3, r2
2000055e:	d1f9      	bne.n	20000554 <FLASH_Program_Fast+0x64>
20000560:	693b      	ldr	r3, [r7, #16]
20000562:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000564:	68bb      	ldr	r3, [r7, #8]
20000566:	f383 8810 	msr	PRIMASK, r3
}
2000056a:	46c0      	nop			; (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000056c:	46c0      	nop			; (mov r8, r8)
2000056e:	46bd      	mov	sp, r7
20000570:	b008      	add	sp, #32
20000572:	bd80      	pop	{r7, pc}
20000574:	40022000 	.word	0x40022000
