Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Feb 12 15:07:46 2026
| Host         : Travis-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bcd_to_7seg_timing_summary_routed.rpt -pb bcd_to_7seg_timing_summary_routed.pb -rpx bcd_to_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_to_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 5.324ns (48.548%)  route 5.642ns (51.452%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.623     5.076    switch_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.152     5.228 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.019     7.247    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    10.966 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.966    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.680ns  (logic 5.342ns (50.018%)  route 5.338ns (49.982%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.621     5.074    switch_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152     5.226 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     6.943    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    10.680 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.680    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.601ns  (logic 5.112ns (48.226%)  route 5.489ns (51.774%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.623     5.076    switch_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.200 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.865     7.065    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.601 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.601    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 5.106ns (48.228%)  route 5.481ns (51.772%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.621     5.074    switch_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.198 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     7.058    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.587 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.587    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 5.338ns (50.918%)  route 5.146ns (49.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.320     4.773    switch_IBUF[0]
    SLICE_X65Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.925 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.826     6.751    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.484 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.484    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.366ns  (logic 5.090ns (49.100%)  route 5.276ns (50.900%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch_IBUF[1]_inst/O
                         net (fo=7, routed)           3.616     5.077    switch_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.201 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     6.862    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.366 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.366    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.276ns  (logic 5.097ns (49.599%)  route 5.179ns (50.401%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switch_IBUF[0]_inst/O
                         net (fo=7, routed)           3.320     4.773    switch_IBUF[0]
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124     4.897 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     6.756    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.276    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.482ns (45.858%)  route 1.750ns (54.142%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switch_IBUF[2]_inst/O
                         net (fo=7, routed)           1.419     1.650    switch_IBUF[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.695 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.027    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.232 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.232    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.483ns (45.517%)  route 1.775ns (54.483%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switch_IBUF[3]_inst/O
                         net (fo=7, routed)           1.362     1.579    switch_IBUF[3]
    SLICE_X65Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.624 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.036    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.257 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.257    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.559ns (47.325%)  route 1.735ns (52.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switch_IBUF[3]_inst/O
                         net (fo=7, routed)           1.362     1.579    switch_IBUF[3]
    SLICE_X65Y14         LUT4 (Prop_lut4_I1_O)        0.048     1.627 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.000    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.294 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.294    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.402ns  (logic 1.492ns (43.844%)  route 1.911ns (56.156%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switch_IBUF[3]_inst/O
                         net (fo=7, routed)           1.497     1.713    switch_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.172    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.402 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.402    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.511ns (44.397%)  route 1.892ns (55.603%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switch_IBUF[1]_inst/O
                         net (fo=7, routed)           1.488     1.717    switch_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.762 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.166    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.403 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.403    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.563ns (45.676%)  route 1.858ns (54.324%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switch_IBUF[3]_inst/O
                         net (fo=7, routed)           1.497     1.713    switch_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.048     1.761 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.123    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.421 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.421    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.557ns (44.366%)  route 1.953ns (55.634%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switch_IBUF[1]_inst/O
                         net (fo=7, routed)           1.488     1.717    switch_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.049     1.766 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.231    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.510 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.510    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





