Protel Design System Design Rule Check
PCB File : E:\Praktyki\PUE_Board_2\P³ytka\PCB1.PcbDoc
Date     : 22.07.2020
Time     : 13:38:20

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (4201mil,2900mil)(4300mil,2900mil) on Bottom Layer And Via (4201mil,2900mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (4300mil,2900mil)(4349mil,2851mil) on Bottom Layer And Via (4350mil,2851mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (4324mil,2824mil)(4400mil,2900mil) on Top Layer And Track (4349mil,2851mil)(4350mil,2851mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Track (4349mil,2851mil)(4350mil,2851mil) on Top Layer And Via (4350mil,2851mil) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (4201mil,2900mil)(4300mil,2900mil) on Bottom Layer And Via (4201mil,2900mil) from Top Layer to Bottom Layer Location : [X = 4209.779mil][Y = 2900mil]
   Violation between Short-Circuit Constraint: Between Track (4300mil,2900mil)(4349mil,2851mil) on Bottom Layer And Via (4350mil,2851mil) from Top Layer to Bottom Layer Location : [X = 4342.744mil][Y = 2857.503mil]
   Violation between Short-Circuit Constraint: Between Track (4324mil,2824mil)(4400mil,2900mil) on Top Layer And Track (4349mil,2851mil)(4350mil,2851mil) on Top Layer Location : [X = 4349.5mil][Y = 2851mil]
   Violation between Short-Circuit Constraint: Between Track (4349mil,2851mil)(4350mil,2851mil) on Top Layer And Via (4350mil,2851mil) from Top Layer to Bottom Layer Location : [X = 4349.5mil][Y = 2851mil]
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetPR1_1 Between Via (4201mil,2900mil) from Top Layer to Bottom Layer And Via (4350mil,2851mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=25mil) (Preferred=20mil) (InNetClass('Vcc'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.22mil < 10mil) Between Pad C101-2(1764.01mil,4820mil) on Top Layer And Via (1765mil,4775mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad C103-2(1764.01mil,4561mil) on Top Layer And Via (1765mil,4515mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Pad C104-2(2145.5mil,4561mil) on Top Layer And Via (2145mil,4515mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.73mil < 10mil) Between Pad C109-2(1905.99mil,4195mil) on Top Layer And Via (1965mil,4190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.73mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.247mil < 10mil) Between Pad C1102-2(6595mil,3987.5mil) on Top Layer And Via (6645.027mil,3972.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.247mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.247mil < 10mil) Between Pad C1102-2(6595mil,3987.5mil) on Top Layer And Via (6645.027mil,4001.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.247mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.73mil < 10mil) Between Pad C115-2(1905.99mil,3460mil) on Top Layer And Via (1965mil,3455mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.73mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C502-1(5924.646mil,2640mil) on Top Layer And Pad C502-2(5955.354mil,2640mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.657mil < 10mil) Between Pad C502-2(5955.354mil,2640mil) on Top Layer And Via (5989.027mil,2641.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.657mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.978mil < 10mil) Between Pad C502-2(5955.354mil,2640mil) on Top Layer And Via (5989.027mil,2670.359mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.978mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.18mil < 10mil) Between Pad C603-2(4600mil,3040mil) on Top Layer And Via (4586.09mil,3083.96mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.18mil < 10mil) Between Pad C603-2(4600mil,3040mil) on Top Layer And Via (4615.09mil,3083.96mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.18mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.413mil < 10mil) Between Pad Q904-1(4020.551mil,1379.685mil) on Top Layer And Via (4020.641mil,1456.027mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.413mil < 10mil) Between Pad Q905-1(4730.551mil,1379.685mil) on Top Layer And Via (4715.641mil,1459.027mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.413mil < 10mil) Between Pad Q905-1(4730.551mil,1379.685mil) on Top Layer And Via (4744.641mil,1459.027mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.413mil < 10mil) Between Pad Q905-3(4549.449mil,1379.685mil) on Top Layer And Via (4534.641mil,1461.027mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.413mil < 10mil) Between Pad Q905-3(4549.449mil,1379.685mil) on Top Layer And Via (4563.641mil,1461.027mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.413mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.22mil < 10mil) Between Pad R102-1(2140mil,4745mil) on Top Layer And Via (2140mil,4700mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.72mil < 10mil) Between Pad R106-1(1764.01mil,4361.5mil) on Top Layer And Via (1765mil,4315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.221mil < 10mil) Between Pad R107-1(2145.5mil,4361.5mil) on Top Layer And Via (2200mil,4355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.221mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.72mil < 10mil) Between Pad R108-1(2585.5mil,4361.5mil) on Top Layer And Via (2585mil,4310mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.731mil < 10mil) Between Pad R110-1(1905.99mil,4036.5mil) on Top Layer And Via (1960mil,4035mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.731mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.731mil < 10mil) Between Pad R111-1(2144.01mil,4036.5mil) on Top Layer And Via (2090mil,4035mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.731mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.72mil < 10mil) Between Pad R117-1(2025mil,3735mil) on Top Layer And Via (2075mil,3725mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.71mil < 10mil) Between Pad R122-1(2466.49mil,3462.49mil) on Top Layer And Via (2465mil,3415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.71mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.72mil < 10mil) Between Pad R124-1(2030mil,3196.5mil) on Top Layer And Via (2030mil,3145mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.72mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.247mil < 10mil) Between Pad R403-2(3930mil,4631mil) on Top Layer And Via (3915.359mil,4585.973mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.247mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.247mil < 10mil) Between Pad R403-2(3930mil,4631mil) on Top Layer And Via (3944.359mil,4585.973mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.247mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad R504-1(6075.748mil,2940mil) on Top Layer And Pad R504-2(6044.252mil,2940mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.681mil < 10mil) Between Pad R504-1(6075.748mil,2940mil) on Top Layer And Via (6113.067mil,2940.449mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.681mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U1101-1(6610mil,4083.5mil) on Top Layer And Pad U1101-2(6610mil,4121.5mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U1101-2(6610mil,4121.5mil) on Top Layer And Pad U1101-3(6610mil,4158.5mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-1(6610mil,4660mil) on Top Layer And Pad U2-2(6610mil,4698mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U2-2(6610mil,4698mil) on Top Layer And Pad U2-3(6610mil,4735mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.508mil < 10mil) Between Pad U601-4(4206.043mil,2585mil) on Top Layer And Via (4192.449mil,2548.933mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.508mil < 10mil) Between Pad U601-4(4206.043mil,2585mil) on Top Layer And Via (4221.449mil,2548.933mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U701-1(4003mil,4245.384mil) on Top Layer And Pad U701-2(4003mil,4207.384mil) on Top Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.656mil < 10mil) Between Pad U701-1(4003mil,4245.384mil) on Top Layer And Via (3958.618mil,4207.384mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.656mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U701-2(4003mil,4207.384mil) on Top Layer And Pad U701-3(4003mil,4170.384mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.85mil < 10mil) Between Pad U701-3(4003mil,4170.384mil) on Top Layer And Via (3958.618mil,4207.384mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.85mil]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1541.102mil,1869.094mil) on Top Overlay And Pad U301-1(1500.551mil,1873.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (3854.803mil,2328.661mil) on Top Overlay And Pad D602-1(3841.024mil,2370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.641mil < 10mil) Between Arc (4032.528mil,4278.022mil) on Top Overlay And Pad U701-1(4003mil,4245.384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.932mil < 10mil) Between Arc (5604.74mil,1170.559mil) on Top Overlay And Pad D904-1(5579.055mil,1237.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.622mil < 10mil) Between Arc (5949.071mil,4722.677mil) on Top Overlay And Pad D902-1(6016mil,4748.363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.641mil < 10mil) Between Arc (6580.472mil,4050.862mil) on Top Overlay And Pad U1101-1(6610mil,4083.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.641mil < 10mil) Between Arc (6580.472mil,4627.362mil) on Top Overlay And Pad U2-1(6610mil,4660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Arc (6620.039mil,4306.335mil) on Top Overlay And Pad D1101-1(6607.244mil,4328.972mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.622mil < 10mil) Between Arc (6693.071mil,1488.803mil) on Top Overlay And Pad D905-1(6760mil,1514.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (1590mil,2520mil) (1604mil,2640mil) on Top Overlay And Pad D201-1(1560mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (3689.51mil,3647mil) (3703.51mil,3767mil) on Top Overlay And Pad D8001-1(3696.51mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (4060.53mil,3647mil) (4074.53mil,3767mil) on Top Overlay And Pad D8003-1(4067.53mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (4435mil,3403mil) (4449mil,3523mil) on Top Overlay And Pad D8002-1(4442mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (4592mil,4099.5mil) (4606mil,4219.5mil) on Top Overlay And Pad D701-1(4599mil,4196.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (4806.02mil,3403mil) (4820.02mil,3523mil) on Top Overlay And Pad D8004-1(4813.02mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (5177.04mil,3647mil) (5191.04mil,3767mil) on Top Overlay And Pad D8005-1(5184.04mil,3670mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Area Fill (5548.06mil,3403mil) (5562.06mil,3523mil) on Top Overlay And Pad D8006-1(5555.06mil,3500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.506mil < 10mil) Between Area Fill (6042.006mil,3633mil) (6056.006mil,3753mil) on Top Overlay And Pad D502-1(6012mil,3693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (6114mil,1667.543mil) (6123mil,1825.543mil) on Top Overlay And Pad D903-1(6079mil,1746.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C101-1(1764.01mil,4890mil) on Top Layer And Track (1739.01mil,4847mil)(1739.01mil,4863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C101-1(1764.01mil,4890mil) on Top Layer And Track (1789.01mil,4847mil)(1789.01mil,4863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C101-2(1764.01mil,4820mil) on Top Layer And Track (1739.01mil,4847mil)(1739.01mil,4863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C101-2(1764.01mil,4820mil) on Top Layer And Track (1789.01mil,4847mil)(1789.01mil,4863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.005mil < 10mil) Between Pad C102-1(1985mil,4813.5mil) on Top Layer And Text "C102" (1967.517mil,4855.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C102-1(1985mil,4813.5mil) on Top Layer And Track (2012mil,4788.5mil)(2028mil,4788.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C102-1(1985mil,4813.5mil) on Top Layer And Track (2012mil,4838.5mil)(2028mil,4838.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.005mil < 10mil) Between Pad C102-2(2055mil,4813.5mil) on Top Layer And Text "C102" (1967.517mil,4855.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C102-2(2055mil,4813.5mil) on Top Layer And Track (2012mil,4788.5mil)(2028mil,4788.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C102-2(2055mil,4813.5mil) on Top Layer And Track (2012mil,4838.5mil)(2028mil,4838.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad C103-1(1764.01mil,4631mil) on Top Layer And Text "C103" (1712.517mil,4665.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C103-1(1764.01mil,4631mil) on Top Layer And Track (1739.01mil,4588mil)(1739.01mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C103-1(1764.01mil,4631mil) on Top Layer And Track (1789.01mil,4588mil)(1789.01mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C103-2(1764.01mil,4561mil) on Top Layer And Track (1739.01mil,4588mil)(1739.01mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C103-2(1764.01mil,4561mil) on Top Layer And Track (1789.01mil,4588mil)(1789.01mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C104-1(2145.5mil,4631mil) on Top Layer And Track (2120.5mil,4588mil)(2120.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C104-1(2145.5mil,4631mil) on Top Layer And Track (2170.5mil,4588mil)(2170.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C104-2(2145.5mil,4561mil) on Top Layer And Track (2120.5mil,4588mil)(2120.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C104-2(2145.5mil,4561mil) on Top Layer And Track (2170.5mil,4588mil)(2170.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad C105-1(2585.5mil,4631mil) on Top Layer And Text "C105" (2532.517mil,4665.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C105-1(2585.5mil,4631mil) on Top Layer And Track (2560.5mil,4588mil)(2560.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C105-1(2585.5mil,4631mil) on Top Layer And Track (2610.5mil,4588mil)(2610.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C105-2(2585.5mil,4561mil) on Top Layer And Track (2560.5mil,4588mil)(2560.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C105-2(2585.5mil,4561mil) on Top Layer And Track (2610.5mil,4588mil)(2610.5mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C106-1(1605mil,4430mil) on Top Layer And Track (1632mil,4405mil)(1648mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C106-1(1605mil,4430mil) on Top Layer And Track (1632mil,4455mil)(1648mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C106-2(1675mil,4430mil) on Top Layer And Track (1632mil,4405mil)(1648mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C106-2(1675mil,4430mil) on Top Layer And Track (1632mil,4455mil)(1648mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C107-1(1990mil,4430mil) on Top Layer And Track (2017mil,4405mil)(2033mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C107-1(1990mil,4430mil) on Top Layer And Track (2017mil,4455mil)(2033mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C107-2(2060mil,4430mil) on Top Layer And Track (2017mil,4405mil)(2033mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C107-2(2060mil,4430mil) on Top Layer And Track (2017mil,4455mil)(2033mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C108-1(2431.49mil,4430mil) on Top Layer And Track (2458.49mil,4405mil)(2474.49mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C108-1(2431.49mil,4430mil) on Top Layer And Track (2458.49mil,4455mil)(2474.49mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C108-2(2501.49mil,4430mil) on Top Layer And Track (2458.49mil,4405mil)(2474.49mil,4405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C108-2(2501.49mil,4430mil) on Top Layer And Track (2458.49mil,4455mil)(2474.49mil,4455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad C109-1(1905.99mil,4265mil) on Top Layer And Text "C109" (1817.517mil,4299.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C109-1(1905.99mil,4265mil) on Top Layer And Track (1880.99mil,4222mil)(1880.99mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C109-1(1905.99mil,4265mil) on Top Layer And Track (1930.99mil,4222mil)(1930.99mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad C109-2(1905.99mil,4195mil) on Top Layer And Text "R110" (1871.678mil,4145.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C109-2(1905.99mil,4195mil) on Top Layer And Track (1880.99mil,4222mil)(1880.99mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C109-2(1905.99mil,4195mil) on Top Layer And Track (1930.99mil,4222mil)(1930.99mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C110-1(2140mil,4265mil) on Top Layer And Track (2115mil,4222mil)(2115mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C110-1(2140mil,4265mil) on Top Layer And Track (2165mil,4222mil)(2165mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1101-1(6532.976mil,4557.5mil) on Top Layer And Track (6559.976mil,4532.5mil)(6575.976mil,4532.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1101-1(6532.976mil,4557.5mil) on Top Layer And Track (6559.976mil,4582.5mil)(6575.976mil,4582.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1101-2(6602.976mil,4557.5mil) on Top Layer And Track (6559.976mil,4532.5mil)(6575.976mil,4532.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1101-2(6602.976mil,4557.5mil) on Top Layer And Track (6559.976mil,4582.5mil)(6575.976mil,4582.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad C110-2(2140mil,4195mil) on Top Layer And Text "R111" (2115.01mil,4145.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C110-2(2140mil,4195mil) on Top Layer And Track (2115mil,4222mil)(2115mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C110-2(2140mil,4195mil) on Top Layer And Track (2165mil,4222mil)(2165mil,4238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1102-1(6525mil,3987.5mil) on Top Layer And Track (6552mil,3962.5mil)(6568mil,3962.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1102-1(6525mil,3987.5mil) on Top Layer And Track (6552mil,4012.5mil)(6568mil,4012.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C1102-2(6595mil,3987.5mil) on Top Layer And Track (6552mil,3962.5mil)(6568mil,3962.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C1102-2(6595mil,3987.5mil) on Top Layer And Track (6552mil,4012.5mil)(6568mil,4012.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad C111-1(1990mil,4105mil) on Top Layer And Text "C111" (1995.01mil,4145.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C111-1(1990mil,4105mil) on Top Layer And Track (2017mil,4080mil)(2033mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C111-1(1990mil,4105mil) on Top Layer And Track (2017mil,4130mil)(2033mil,4130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad C111-2(2060mil,4105mil) on Top Layer And Text "C111" (1995.01mil,4145.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C111-2(2060mil,4105mil) on Top Layer And Track (2017mil,4080mil)(2033mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C111-2(2060mil,4105mil) on Top Layer And Track (2017mil,4130mil)(2033mil,4130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C112-1(2025mil,3955mil) on Top Layer And Track (2000mil,3912mil)(2000mil,3928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C112-1(2025mil,3955mil) on Top Layer And Track (2050mil,3912mil)(2050mil,3928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C112-2(2025mil,3885mil) on Top Layer And Track (2000mil,3912mil)(2000mil,3928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C112-2(2025mil,3885mil) on Top Layer And Track (2050mil,3912mil)(2050mil,3928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.018mil < 10mil) Between Pad C113-1(1870.99mil,3803.5mil) on Top Layer And Text "C113" (1876.678mil,3750.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C113-1(1870.99mil,3803.5mil) on Top Layer And Track (1897.99mil,3778.5mil)(1913.99mil,3778.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C113-1(1870.99mil,3803.5mil) on Top Layer And Track (1897.99mil,3828.5mil)(1913.99mil,3828.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.003mil < 10mil) Between Pad C113-2(1940.99mil,3803.5mil) on Top Layer And Text "C113" (1876.678mil,3750.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C113-2(1940.99mil,3803.5mil) on Top Layer And Track (1897.99mil,3778.5mil)(1913.99mil,3778.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C113-2(1940.99mil,3803.5mil) on Top Layer And Track (1897.99mil,3828.5mil)(1913.99mil,3828.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.003mil < 10mil) Between Pad C114-1(2109.01mil,3803.5mil) on Top Layer And Text "C114" (2111.677mil,3750.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C114-1(2109.01mil,3803.5mil) on Top Layer And Track (2136.01mil,3778.5mil)(2152.01mil,3778.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C114-1(2109.01mil,3803.5mil) on Top Layer And Track (2136.01mil,3828.5mil)(2152.01mil,3828.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.003mil < 10mil) Between Pad C114-2(2179.01mil,3803.5mil) on Top Layer And Text "C114" (2111.677mil,3750.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C114-2(2179.01mil,3803.5mil) on Top Layer And Track (2136.01mil,3778.5mil)(2152.01mil,3778.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C114-2(2179.01mil,3803.5mil) on Top Layer And Track (2136.01mil,3828.5mil)(2152.01mil,3828.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C115-1(1905.99mil,3530mil) on Top Layer And Track (1880.99mil,3487mil)(1880.99mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C115-1(1905.99mil,3530mil) on Top Layer And Track (1930.99mil,3487mil)(1930.99mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.003mil < 10mil) Between Pad C115-2(1905.99mil,3460mil) on Top Layer And Text "C115" (1871.678mil,3405.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C115-2(1905.99mil,3460mil) on Top Layer And Track (1880.99mil,3487mil)(1880.99mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C115-2(1905.99mil,3460mil) on Top Layer And Track (1930.99mil,3487mil)(1930.99mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C116-1(1870.99mil,3615mil) on Top Layer And Track (1897.99mil,3590mil)(1913.99mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C116-1(1870.99mil,3615mil) on Top Layer And Track (1897.99mil,3640mil)(1913.99mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C116-2(1940.99mil,3615mil) on Top Layer And Track (1897.99mil,3590mil)(1913.99mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C116-2(1940.99mil,3615mil) on Top Layer And Track (1897.99mil,3640mil)(1913.99mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C117-1(2347.48mil,3621.5mil) on Top Layer And Track (2322.48mil,3578.5mil)(2322.48mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C117-1(2347.48mil,3621.5mil) on Top Layer And Track (2372.48mil,3578.5mil)(2372.48mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C117-2(2347.48mil,3551.5mil) on Top Layer And Track (2322.48mil,3578.5mil)(2322.48mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C117-2(2347.48mil,3551.5mil) on Top Layer And Track (2372.48mil,3578.5mil)(2372.48mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C118-1(2585.5mil,3551.5mil) on Top Layer And Track (2560.5mil,3578.5mil)(2560.5mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C118-1(2585.5mil,3551.5mil) on Top Layer And Track (2610.5mil,3578.5mil)(2610.5mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C118-2(2585.5mil,3621.5mil) on Top Layer And Track (2560.5mil,3578.5mil)(2560.5mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C118-2(2585.5mil,3621.5mil) on Top Layer And Track (2610.5mil,3578.5mil)(2610.5mil,3594.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.503mil < 10mil) Between Pad C119-1(1751.98mil,3265mil) on Top Layer And Text "C119" (1751.678mil,3300.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C119-1(1751.98mil,3265mil) on Top Layer And Track (1778.98mil,3240mil)(1794.98mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C119-1(1751.98mil,3265mil) on Top Layer And Track (1778.98mil,3290mil)(1794.98mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.503mil < 10mil) Between Pad C119-2(1821.98mil,3265mil) on Top Layer And Text "C119" (1751.678mil,3300.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C119-2(1821.98mil,3265mil) on Top Layer And Track (1778.98mil,3240mil)(1794.98mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C119-2(1821.98mil,3265mil) on Top Layer And Track (1778.98mil,3290mil)(1794.98mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.503mil < 10mil) Between Pad C120-1(2140mil,3265mil) on Top Layer And Text "C120" (2140.011mil,3300.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C120-1(2140mil,3265mil) on Top Layer And Track (2167mil,3240mil)(2183mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C120-1(2140mil,3265mil) on Top Layer And Track (2167mil,3290mil)(2183mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.503mil < 10mil) Between Pad C120-2(2210mil,3265mil) on Top Layer And Text "C120" (2140.011mil,3300.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C120-2(2210mil,3265mil) on Top Layer And Track (2167mil,3240mil)(2183mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C120-2(2210mil,3265mil) on Top Layer And Track (2167mil,3290mil)(2183mil,3290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.345mil < 10mil) Between Pad C121-1(1920mil,3111mil) on Top Layer And Text "C121" (1958.344mil,3070.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C121-1(1920mil,3111mil) on Top Layer And Track (1895mil,3068mil)(1895mil,3084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C121-1(1920mil,3111mil) on Top Layer And Track (1945mil,3068mil)(1945mil,3084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C121-2(1920mil,3041mil) on Top Layer And Track (1895mil,3068mil)(1895mil,3084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C121-2(1920mil,3041mil) on Top Layer And Track (1945mil,3068mil)(1945mil,3084mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.003mil < 10mil) Between Pad C122-1(1900.99mil,2944.5mil) on Top Layer And Text "C122" (1905.011mil,2885.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C122-1(1900.99mil,2944.5mil) on Top Layer And Track (1927.99mil,2919.5mil)(1943.99mil,2919.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C122-1(1900.99mil,2944.5mil) on Top Layer And Track (1927.99mil,2969.5mil)(1943.99mil,2969.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.003mil < 10mil) Between Pad C122-2(1970.99mil,2944.5mil) on Top Layer And Text "C122" (1905.011mil,2885.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C122-2(1970.99mil,2944.5mil) on Top Layer And Track (1927.99mil,2919.5mil)(1943.99mil,2919.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C122-2(1970.99mil,2944.5mil) on Top Layer And Track (1927.99mil,2969.5mil)(1943.99mil,2969.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.003mil < 10mil) Between Pad C123-1(2061mil,2951mil) on Top Layer And Text "C123" (2025.011mil,2980.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C123-1(2061mil,2951mil) on Top Layer And Track (2036mil,2908mil)(2036mil,2924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C123-1(2061mil,2951mil) on Top Layer And Track (2086mil,2908mil)(2086mil,2924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C123-2(2061mil,2881mil) on Top Layer And Track (2036mil,2908mil)(2036mil,2924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C123-2(2061mil,2881mil) on Top Layer And Track (2086mil,2908mil)(2086mil,2924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C201-1(2682mil,2618mil) on Top Layer And Track (2657mil,2575mil)(2657mil,2591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C201-1(2682mil,2618mil) on Top Layer And Track (2707mil,2575mil)(2707mil,2591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C201-2(2682mil,2548mil) on Top Layer And Track (2657mil,2575mil)(2657mil,2591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C201-2(2682mil,2548mil) on Top Layer And Track (2707mil,2575mil)(2707mil,2591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C301-1(1212mil,1804mil) on Top Layer And Track (1187mil,1761mil)(1187mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C301-1(1212mil,1804mil) on Top Layer And Track (1237mil,1761mil)(1237mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C301-2(1212mil,1734mil) on Top Layer And Track (1187mil,1761mil)(1187mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C301-2(1212mil,1734mil) on Top Layer And Track (1237mil,1761mil)(1237mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C302-1(2139mil,1513mil) on Top Layer And Track (2114mil,1540mil)(2114mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C302-1(2139mil,1513mil) on Top Layer And Track (2164mil,1540mil)(2164mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C302-2(2139mil,1583mil) on Top Layer And Track (2114mil,1540mil)(2114mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C302-2(2139mil,1583mil) on Top Layer And Track (2164mil,1540mil)(2164mil,1556mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C501-1(6350.02mil,3465mil) on Top Layer And Track (6325.02mil,3492mil)(6325.02mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C501-1(6350.02mil,3465mil) on Top Layer And Track (6375.02mil,3492mil)(6375.02mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C501-2(6350.02mil,3535mil) on Top Layer And Track (6325.02mil,3492mil)(6325.02mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C501-2(6350.02mil,3535mil) on Top Layer And Track (6375.02mil,3492mil)(6375.02mil,3508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.981mil < 10mil) Between Pad C502-1(5924.646mil,2640mil) on Top Layer And Text "C502" (5901.018mil,2584.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad C502-1(5924.646mil,2640mil) on Top Layer And Track (5940mil,2630mil)(5940mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.981mil < 10mil) Between Pad C502-2(5955.354mil,2640mil) on Top Layer And Text "C502" (5901.018mil,2584.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.251mil < 10mil) Between Pad C502-2(5955.354mil,2640mil) on Top Layer And Track (5940mil,2630mil)(5940mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C602-1(5220mil,2726mil) on Top Layer And Track (5195mil,2683mil)(5195mil,2699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C602-1(5220mil,2726mil) on Top Layer And Track (5245mil,2683mil)(5245mil,2699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C602-2(5220mil,2656mil) on Top Layer And Track (5195mil,2683mil)(5195mil,2699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C602-2(5220mil,2656mil) on Top Layer And Track (5245mil,2683mil)(5245mil,2699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C603-1(4600mil,2970mil) on Top Layer And Track (4575mil,2997mil)(4575mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C603-1(4600mil,2970mil) on Top Layer And Track (4625mil,2997mil)(4625mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C603-2(4600mil,3040mil) on Top Layer And Track (4575mil,2997mil)(4575mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C603-2(4600mil,3040mil) on Top Layer And Track (4625mil,2997mil)(4625mil,3013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C701-1(4808mil,3990.884mil) on Top Layer And Track (4783mil,3947.884mil)(4783mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C701-1(4808mil,3990.884mil) on Top Layer And Track (4833mil,3947.884mil)(4833mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C701-2(4808mil,3920.884mil) on Top Layer And Track (4783mil,3947.884mil)(4783mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C701-2(4808mil,3920.884mil) on Top Layer And Track (4833mil,3947.884mil)(4833mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C702-1(5118mil,3920.884mil) on Top Layer And Track (5093mil,3947.884mil)(5093mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C702-1(5118mil,3920.884mil) on Top Layer And Track (5143mil,3947.884mil)(5143mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.563mil < 10mil) Between Pad C702-1(5118mil,3920.884mil) on Top Layer And Track (5156mil,3860.884mil)(5156mil,4060.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C702-2(5118mil,3990.884mil) on Top Layer And Track (5093mil,3947.884mil)(5093mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C702-2(5118mil,3990.884mil) on Top Layer And Track (5143mil,3947.884mil)(5143mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.563mil < 10mil) Between Pad C702-2(5118mil,3990.884mil) on Top Layer And Track (5156mil,3860.884mil)(5156mil,4060.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C703-1(4316mil,4243.884mil) on Top Layer And Track (4291mil,4200.884mil)(4291mil,4216.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C703-1(4316mil,4243.884mil) on Top Layer And Track (4341mil,4200.884mil)(4341mil,4216.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C703-2(4316mil,4173.884mil) on Top Layer And Track (4291mil,4200.884mil)(4291mil,4216.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C703-2(4316mil,4173.884mil) on Top Layer And Track (4341mil,4200.884mil)(4341mil,4216.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8001-1(3444mil,3710mil) on Top Layer And Track (3486mil,3675mil)(3536mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8001-1(3444mil,3710mil) on Top Layer And Track (3486mil,3745mil)(3536mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8001-2(3578mil,3710mil) on Top Layer And Track (3486mil,3675mil)(3536mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8001-2(3578mil,3710mil) on Top Layer And Track (3486mil,3745mil)(3536mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8002-1(3815.02mil,3451mil) on Top Layer And Track (3857.02mil,3416mil)(3907.02mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8002-1(3815.02mil,3451mil) on Top Layer And Track (3857.02mil,3486mil)(3907.02mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8002-2(3949.02mil,3451mil) on Top Layer And Track (3857.02mil,3416mil)(3907.02mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8002-2(3949.02mil,3451mil) on Top Layer And Track (3857.02mil,3486mil)(3907.02mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8003-1(4323mil,3710mil) on Top Layer And Track (4231mil,3675mil)(4281mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8003-1(4323mil,3710mil) on Top Layer And Track (4231mil,3745mil)(4281mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8003-2(4189mil,3710mil) on Top Layer And Track (4231mil,3675mil)(4281mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8003-2(4189mil,3710mil) on Top Layer And Track (4231mil,3745mil)(4281mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8004-1(4560.51mil,3451mil) on Top Layer And Track (4602.51mil,3416mil)(4652.51mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8004-1(4560.51mil,3451mil) on Top Layer And Track (4602.51mil,3486mil)(4652.51mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8004-2(4694.51mil,3451mil) on Top Layer And Track (4602.51mil,3416mil)(4652.51mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8004-2(4694.51mil,3451mil) on Top Layer And Track (4602.51mil,3486mil)(4652.51mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8005-1(4931.53mil,3710mil) on Top Layer And Track (4973.53mil,3675mil)(5023.53mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8005-1(4931.53mil,3710mil) on Top Layer And Track (4973.53mil,3745mil)(5023.53mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8005-2(5065.53mil,3710mil) on Top Layer And Track (4973.53mil,3675mil)(5023.53mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8005-2(5065.53mil,3710mil) on Top Layer And Track (4973.53mil,3745mil)(5023.53mil,3745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8006-1(5302.55mil,3451mil) on Top Layer And Track (5344.55mil,3416mil)(5394.55mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8006-1(5302.55mil,3451mil) on Top Layer And Track (5344.55mil,3486mil)(5394.55mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8006-2(5436.55mil,3451mil) on Top Layer And Track (5344.55mil,3416mil)(5394.55mil,3416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8006-2(5436.55mil,3451mil) on Top Layer And Track (5344.55mil,3486mil)(5394.55mil,3486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C903-1(3931.457mil,1653.543mil) on Top Layer And Track (3954.095mil,1641.732mil)(3965.905mil,1641.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C903-1(3931.457mil,1653.543mil) on Top Layer And Track (3954.095mil,1665.354mil)(3965.905mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.711mil < 10mil) Between Pad C903-2(3988.543mil,1653.543mil) on Top Layer And Text "C903" (4015.018mil,1645.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.711mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C903-2(3988.543mil,1653.543mil) on Top Layer And Track (3954.095mil,1641.732mil)(3965.905mil,1641.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C903-2(3988.543mil,1653.543mil) on Top Layer And Track (3954.095mil,1665.354mil)(3965.905mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C904-1(4571.457mil,1653.543mil) on Top Layer And Track (4594.095mil,1641.732mil)(4605.905mil,1641.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C904-1(4571.457mil,1653.543mil) on Top Layer And Track (4594.095mil,1665.354mil)(4605.905mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C904-2(4628.543mil,1653.543mil) on Top Layer And Track (4594.095mil,1641.732mil)(4605.905mil,1641.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad C904-2(4628.543mil,1653.543mil) on Top Layer And Track (4594.095mil,1665.354mil)(4605.905mil,1665.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C905-1(3963mil,1573.543mil) on Top Layer And Track (4005mil,1538.543mil)(4055mil,1538.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C905-1(3963mil,1573.543mil) on Top Layer And Track (4005mil,1608.543mil)(4055mil,1608.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C905-2(4097mil,1573.543mil) on Top Layer And Track (4005mil,1538.543mil)(4055mil,1538.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C905-2(4097mil,1573.543mil) on Top Layer And Track (4005mil,1608.543mil)(4055mil,1608.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C906-1(4523mil,1573.543mil) on Top Layer And Track (4565mil,1538.543mil)(4615mil,1538.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C906-1(4523mil,1573.543mil) on Top Layer And Track (4565mil,1608.543mil)(4615mil,1608.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C906-2(4657mil,1573.543mil) on Top Layer And Track (4565mil,1538.543mil)(4615mil,1538.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C906-2(4657mil,1573.543mil) on Top Layer And Track (4565mil,1608.543mil)(4615mil,1608.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad D1101-1(6607.244mil,4328.972mil) on Top Layer And Track (6595.433mil,4299.445mil)(6595.433mil,4306.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad D1101-1(6607.244mil,4328.972mil) on Top Layer And Track (6595.433mil,4351.61mil)(6595.433mil,4358.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.795mil < 10mil) Between Pad D1101-2(6512.756mil,4328.972mil) on Top Layer And Track (6524.567mil,4299.445mil)(6524.567mil,4306.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad D1101-2(6512.756mil,4328.972mil) on Top Layer And Track (6524.567mil,4351.61mil)(6524.567mil,4358.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D201-2(1382mil,2580mil) on Top Layer And Track (1349mil,2520mil)(1349mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D301-1(2267mil,1774.339mil) on Top Layer And Track (2252.5mil,1725.5mil)(2267mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D301-1(2267mil,1774.339mil) on Top Layer And Track (2267mil,1726mil)(2267mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D301-1(2267mil,1774.339mil) on Top Layer And Track (2267mil,1740mil)(2281.5mil,1725.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D301-2(2267mil,1691.661mil) on Top Layer And Track (2252.5mil,1725.5mil)(2267mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D301-2(2267mil,1691.661mil) on Top Layer And Track (2267mil,1726mil)(2267mil,1740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D301-2(2267mil,1691.661mil) on Top Layer And Track (2267mil,1740mil)(2281.5mil,1725.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D401-1(4062mil,4861.643mil) on Top Layer And Track (4047.5mil,4910.482mil)(4062mil,4895.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D401-1(4062mil,4861.643mil) on Top Layer And Track (4062mil,4895.982mil)(4062mil,4909.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D401-1(4062mil,4861.643mil) on Top Layer And Track (4062mil,4895.982mil)(4076.5mil,4910.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D401-2(4062mil,4944.32mil) on Top Layer And Track (4047.5mil,4910.482mil)(4062mil,4895.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D401-2(4062mil,4944.32mil) on Top Layer And Track (4062mil,4895.982mil)(4062mil,4909.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D401-2(4062mil,4944.32mil) on Top Layer And Track (4062mil,4895.982mil)(4076.5mil,4910.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D501-1(6360mil,3042.913mil) on Top Layer And Track (6320mil,2999mil)(6320mil,3192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.291mil < 10mil) Between Pad D501-1(6360mil,3042.913mil) on Top Layer And Track (6321mil,3009mil)(6398mil,3009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Pad D501-1(6360mil,3042.913mil) on Top Layer And Track (6326mil,3008mil)(6396mil,3008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D501-1(6360mil,3042.913mil) on Top Layer And Track (6400mil,2999mil)(6400mil,3192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D501-2(6360mil,3157.087mil) on Top Layer And Track (6320mil,2999mil)(6320mil,3192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Pad D501-2(6360mil,3157.087mil) on Top Layer And Track (6320mil,3192mil)(6400mil,3192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D501-2(6360mil,3157.087mil) on Top Layer And Track (6400mil,2999mil)(6400mil,3192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D502-2(5834mil,3693mil) on Top Layer And Track (5801mil,3633mil)(5801mil,3753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D503-1(6350.02mil,3278.661mil) on Top Layer And Track (6335.52mil,3327.5mil)(6350.02mil,3313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D503-1(6350.02mil,3278.661mil) on Top Layer And Track (6350.02mil,3313mil)(6350.02mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D503-1(6350.02mil,3278.661mil) on Top Layer And Track (6350.02mil,3313mil)(6364.52mil,3327.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D503-2(6350.02mil,3361.339mil) on Top Layer And Text "D503" (6305.018mil,3385.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D503-2(6350.02mil,3361.339mil) on Top Layer And Track (6335.52mil,3327.5mil)(6350.02mil,3313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D503-2(6350.02mil,3361.339mil) on Top Layer And Track (6350.02mil,3313mil)(6350.02mil,3327mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D503-2(6350.02mil,3361.339mil) on Top Layer And Track (6350.02mil,3313mil)(6364.52mil,3327.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D601-1(3492.913mil,2940mil) on Top Layer And Track (3449mil,2900mil)(3642mil,2900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D601-1(3492.913mil,2940mil) on Top Layer And Track (3449mil,2980mil)(3642mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Pad D601-1(3492.913mil,2940mil) on Top Layer And Track (3458mil,2904mil)(3458mil,2974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.291mil < 10mil) Between Pad D601-1(3492.913mil,2940mil) on Top Layer And Track (3459mil,2902mil)(3459mil,2979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D601-2(3607.087mil,2940mil) on Top Layer And Track (3449mil,2900mil)(3642mil,2900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad D601-2(3607.087mil,2940mil) on Top Layer And Track (3449mil,2980mil)(3642mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.291mil < 10mil) Between Pad D601-2(3607.087mil,2940mil) on Top Layer And Track (3642mil,2900mil)(3642mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D602-1(3841.024mil,2370mil) on Top Layer And Track (3722.913mil,2328.661mil)(3837.087mil,2328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D602-1(3841.024mil,2370mil) on Top Layer And Track (3722.913mil,2410.354mil)(3837.087mil,2410.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D602-2(3718.976mil,2370mil) on Top Layer And Track (3722.913mil,2328.661mil)(3837.087mil,2328.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad D602-2(3718.976mil,2370mil) on Top Layer And Track (3722.913mil,2410.354mil)(3837.087mil,2410.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D603-1(3586.839mil,3060mil) on Top Layer And Text "D603" (3485.018mil,3085.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D603-1(3586.839mil,3060mil) on Top Layer And Track (3538.5mil,3060mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D603-1(3586.839mil,3060mil) on Top Layer And Track (3538mil,3045.5mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D603-1(3586.839mil,3060mil) on Top Layer And Track (3538mil,3074.5mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D603-2(3504.161mil,3060mil) on Top Layer And Text "D603" (3485.018mil,3085.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Pad D603-2(3504.161mil,3060mil) on Top Layer And Track (3538.5mil,3060mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D603-2(3504.161mil,3060mil) on Top Layer And Track (3538mil,3045.5mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.217mil < 10mil) Between Pad D603-2(3504.161mil,3060mil) on Top Layer And Track (3538mil,3074.5mil)(3552.5mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.217mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D701-2(4599mil,4374.5mil) on Top Layer And Track (4539mil,4407.5mil)(4659mil,4407.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8001-2(3696.51mil,3492mil) on Top Layer And Track (3636.51mil,3459mil)(3756.51mil,3459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8002-2(4442mil,3678mil) on Top Layer And Track (4382mil,3711mil)(4502mil,3711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8003-2(4067.53mil,3492mil) on Top Layer And Track (4007.53mil,3459mil)(4127.53mil,3459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8004-2(4813.02mil,3678mil) on Top Layer And Track (4753.02mil,3711mil)(4873.02mil,3711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8005-2(5184.04mil,3492mil) on Top Layer And Track (5124.04mil,3459mil)(5244.04mil,3459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad D8006-2(5555.06mil,3678mil) on Top Layer And Track (5495.06mil,3711mil)(5615.06mil,3711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D902-1(6016mil,4748.363mil) on Top Layer And Text "R902" (5990mil,4723.12mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D903-2(5901mil,1746.543mil) on Top Layer And Track (5863mil,1667.543mil)(5863mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.269mil < 10mil) Between Pad L501-1(6506.299mil,2860mil) on Top Layer And Track (6456.553mil,2616.526mil)(6456.553mil,2739.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad L501-1(6506.299mil,2860mil) on Top Layer And Track (6457.308mil,2981.158mil)(6457.308mil,3104.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad L501-2(6900mil,2860mil) on Top Layer And Track (6946.489mil,2616.526mil)(6946.489mil,2738.574mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad L501-2(6900mil,2860mil) on Top Layer And Track (6947.244mil,2982.047mil)(6947.244mil,3104.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad L601-1(4499.35mil,2271.506mil) on Top Layer And Track (4548.342mil,2027.411mil)(4548.342mil,2150.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.269mil < 10mil) Between Pad L601-1(4499.35mil,2271.506mil) on Top Layer And Track (4549.097mil,2392.043mil)(4549.097mil,2514.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.867mil < 10mil) Between Pad L601-2(4105.65mil,2271.506mil) on Top Layer And Text "L601" (4014.995mil,2230.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad L601-2(4105.65mil,2271.506mil) on Top Layer And Track (4058.405mil,2027.411mil)(4058.405mil,2149.459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad L601-2(4105.65mil,2271.506mil) on Top Layer And Track (4059.161mil,2392.932mil)(4059.161mil,2514.979mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.269mil < 10mil) Between Pad L901-1(5313.15mil,1579.449mil) on Top Layer And Track (5263.403mil,1335.975mil)(5263.403mil,1458.912mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.269mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad L901-1(5313.15mil,1579.449mil) on Top Layer And Track (5264.158mil,1700.607mil)(5264.158mil,1823.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad L901-2(5706.85mil,1579.449mil) on Top Layer And Track (5753.339mil,1335.975mil)(5753.339mil,1458.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad L901-2(5706.85mil,1579.449mil) on Top Layer And Track (5754.095mil,1701.496mil)(5754.095mil,1823.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q201-1(2349.551mil,2585.85mil) on Top Layer And Track (2127.11mil,2520.89mil)(2390.89mil,2520.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q201-2(2259mil,2585.85mil) on Top Layer And Track (2127.11mil,2520.89mil)(2390.89mil,2520.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q201-3(2168.449mil,2585.85mil) on Top Layer And Track (2127.11mil,2520.89mil)(2390.89mil,2520.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q201-4(2259mil,2353.567mil) on Top Layer And Track (2127.11mil,2418.528mil)(2390.89mil,2418.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q903-1(6016.142mil,1073.166mil) on Top Layer And Track (5951.181mil,1031.827mil)(5951.181mil,1295.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q903-2(6016.142mil,1163.717mil) on Top Layer And Track (5951.181mil,1031.827mil)(5951.181mil,1295.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q903-3(6016.142mil,1254.268mil) on Top Layer And Track (5951.181mil,1031.827mil)(5951.181mil,1295.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q903-4(5783.858mil,1163.717mil) on Top Layer And Track (5848.819mil,1031.827mil)(5848.819mil,1295.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q904-1(4020.551mil,1379.685mil) on Top Layer And Track (3798.11mil,1314.725mil)(4061.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q904-2(3930mil,1379.685mil) on Top Layer And Track (3798.11mil,1314.725mil)(4061.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q904-3(3839.449mil,1379.685mil) on Top Layer And Track (3798.11mil,1314.725mil)(4061.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q904-4(3930mil,1147.402mil) on Top Layer And Track (3798.11mil,1212.362mil)(4061.89mil,1212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q905-1(4730.551mil,1379.685mil) on Top Layer And Track (4508.11mil,1314.725mil)(4771.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q905-2(4640mil,1379.685mil) on Top Layer And Track (4508.11mil,1314.725mil)(4771.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q905-3(4549.449mil,1379.685mil) on Top Layer And Track (4508.11mil,1314.725mil)(4771.89mil,1314.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q905-4(4640mil,1147.402mil) on Top Layer And Track (4508.11mil,1212.362mil)(4771.89mil,1212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R101-1(1610mil,4890mil) on Top Layer And Track (1583mil,4857mil)(1583mil,4923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R101-1(1610mil,4890mil) on Top Layer And Track (1583mil,4857mil)(1707mil,4857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R101-1(1610mil,4890mil) on Top Layer And Track (1583mil,4923mil)(1707mil,4923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R101-2(1680mil,4890mil) on Top Layer And Track (1583mil,4857mil)(1707mil,4857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R101-2(1680mil,4890mil) on Top Layer And Track (1583mil,4923mil)(1707mil,4923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R101-2(1680mil,4890mil) on Top Layer And Track (1707mil,4857mil)(1707mil,4923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R102-1(2140mil,4745mil) on Top Layer And Track (2107mil,4718mil)(2107mil,4842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R102-1(2140mil,4745mil) on Top Layer And Track (2107mil,4718mil)(2173mil,4718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R102-1(2140mil,4745mil) on Top Layer And Track (2173mil,4718mil)(2173mil,4842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R102-2(2140mil,4815mil) on Top Layer And Track (2107mil,4718mil)(2107mil,4842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R102-2(2140mil,4815mil) on Top Layer And Track (2107mil,4842mil)(2173mil,4842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R102-2(2140mil,4815mil) on Top Layer And Track (2173mil,4718mil)(2173mil,4842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R103-1(1610mil,4620mil) on Top Layer And Track (1583mil,4587mil)(1583mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R103-1(1610mil,4620mil) on Top Layer And Track (1583mil,4587mil)(1707mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R103-1(1610mil,4620mil) on Top Layer And Track (1583mil,4653mil)(1707mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R103-2(1680mil,4620mil) on Top Layer And Track (1583mil,4587mil)(1707mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R103-2(1680mil,4620mil) on Top Layer And Track (1583mil,4653mil)(1707mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R103-2(1680mil,4620mil) on Top Layer And Track (1707mil,4587mil)(1707mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R104-1(1990mil,4620mil) on Top Layer And Track (1963mil,4587mil)(1963mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R104-1(1990mil,4620mil) on Top Layer And Track (1963mil,4587mil)(2087mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R104-1(1990mil,4620mil) on Top Layer And Track (1963mil,4653mil)(2087mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R104-2(2060mil,4620mil) on Top Layer And Track (1963mil,4587mil)(2087mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R104-2(2060mil,4620mil) on Top Layer And Track (1963mil,4653mil)(2087mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R104-2(2060mil,4620mil) on Top Layer And Track (2087mil,4587mil)(2087mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R105-1(2431.49mil,4620mil) on Top Layer And Track (2404.49mil,4587mil)(2404.49mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R105-1(2431.49mil,4620mil) on Top Layer And Track (2404.49mil,4587mil)(2528.49mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R105-1(2431.49mil,4620mil) on Top Layer And Track (2404.49mil,4653mil)(2528.49mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R105-2(2501.49mil,4620mil) on Top Layer And Track (2404.49mil,4587mil)(2528.49mil,4587mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R105-2(2501.49mil,4620mil) on Top Layer And Track (2404.49mil,4653mil)(2528.49mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R105-2(2501.49mil,4620mil) on Top Layer And Track (2528.49mil,4587mil)(2528.49mil,4653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R106-1(1764.01mil,4361.5mil) on Top Layer And Track (1731.01mil,4334.5mil)(1731.01mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R106-1(1764.01mil,4361.5mil) on Top Layer And Track (1731.01mil,4334.5mil)(1797.01mil,4334.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R106-1(1764.01mil,4361.5mil) on Top Layer And Track (1797.01mil,4334.5mil)(1797.01mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R106-2(1764.01mil,4431.5mil) on Top Layer And Track (1731.01mil,4334.5mil)(1731.01mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R106-2(1764.01mil,4431.5mil) on Top Layer And Track (1731.01mil,4458.5mil)(1797.01mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R106-2(1764.01mil,4431.5mil) on Top Layer And Track (1797.01mil,4334.5mil)(1797.01mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R107-1(2145.5mil,4361.5mil) on Top Layer And Track (2112.5mil,4334.5mil)(2112.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R107-1(2145.5mil,4361.5mil) on Top Layer And Track (2112.5mil,4334.5mil)(2178.5mil,4334.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R107-1(2145.5mil,4361.5mil) on Top Layer And Track (2178.5mil,4334.5mil)(2178.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R107-2(2145.5mil,4431.5mil) on Top Layer And Track (2112.5mil,4334.5mil)(2112.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R107-2(2145.5mil,4431.5mil) on Top Layer And Track (2112.5mil,4458.5mil)(2178.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R107-2(2145.5mil,4431.5mil) on Top Layer And Track (2178.5mil,4334.5mil)(2178.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R108-1(2585.5mil,4361.5mil) on Top Layer And Track (2552.5mil,4334.5mil)(2552.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R108-1(2585.5mil,4361.5mil) on Top Layer And Track (2552.5mil,4334.5mil)(2618.5mil,4334.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R108-1(2585.5mil,4361.5mil) on Top Layer And Track (2618.5mil,4334.5mil)(2618.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R108-2(2585.5mil,4431.5mil) on Top Layer And Track (2552.5mil,4334.5mil)(2552.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R108-2(2585.5mil,4431.5mil) on Top Layer And Track (2552.5mil,4458.5mil)(2618.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R108-2(2585.5mil,4431.5mil) on Top Layer And Track (2618.5mil,4334.5mil)(2618.5mil,4458.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R109-1(1990mil,4254mil) on Top Layer And Track (1963mil,4221mil)(1963mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R109-1(1990mil,4254mil) on Top Layer And Track (1963mil,4221mil)(2087mil,4221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R109-1(1990mil,4254mil) on Top Layer And Track (1963mil,4287mil)(2087mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R109-2(2060mil,4254mil) on Top Layer And Track (1963mil,4221mil)(2087mil,4221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R109-2(2060mil,4254mil) on Top Layer And Track (1963mil,4287mil)(2087mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R109-2(2060mil,4254mil) on Top Layer And Track (2087mil,4221mil)(2087mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R110-1(1905.99mil,4036.5mil) on Top Layer And Track (1872.99mil,4009.5mil)(1872.99mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R110-1(1905.99mil,4036.5mil) on Top Layer And Track (1872.99mil,4009.5mil)(1938.99mil,4009.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R110-1(1905.99mil,4036.5mil) on Top Layer And Track (1938.99mil,4009.5mil)(1938.99mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1101-1(6705mil,4147.5mil) on Top Layer And Track (6678mil,4114.5mil)(6678mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1101-1(6705mil,4147.5mil) on Top Layer And Track (6678mil,4114.5mil)(6802mil,4114.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1101-1(6705mil,4147.5mil) on Top Layer And Track (6678mil,4180.5mil)(6802mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1101-2(6775mil,4147.5mil) on Top Layer And Track (6678mil,4114.5mil)(6802mil,4114.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1101-2(6775mil,4147.5mil) on Top Layer And Track (6678mil,4180.5mil)(6802mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1101-2(6775mil,4147.5mil) on Top Layer And Track (6802mil,4114.5mil)(6802mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R110-2(1905.99mil,4106.5mil) on Top Layer And Track (1872.99mil,4009.5mil)(1872.99mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R110-2(1905.99mil,4106.5mil) on Top Layer And Track (1872.99mil,4133.5mil)(1938.99mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R110-2(1905.99mil,4106.5mil) on Top Layer And Track (1938.99mil,4009.5mil)(1938.99mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1102-1(6711mil,4262.5mil) on Top Layer And Track (6678mil,4235.5mil)(6678mil,4359.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1102-1(6711mil,4262.5mil) on Top Layer And Track (6678mil,4235.5mil)(6744mil,4235.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1102-1(6711mil,4262.5mil) on Top Layer And Track (6744mil,4235.5mil)(6744mil,4359.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1102-2(6711mil,4332.5mil) on Top Layer And Track (6678mil,4235.5mil)(6678mil,4359.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1102-2(6711mil,4332.5mil) on Top Layer And Track (6678mil,4359.5mil)(6744mil,4359.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1102-2(6711mil,4332.5mil) on Top Layer And Track (6744mil,4235.5mil)(6744mil,4359.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1103-1(6740mil,4730mil) on Top Layer And Track (6707mil,4633mil)(6707mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1103-1(6740mil,4730mil) on Top Layer And Track (6707mil,4757mil)(6773mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1103-1(6740mil,4730mil) on Top Layer And Track (6773mil,4633mil)(6773mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1103-2(6740mil,4660mil) on Top Layer And Track (6707mil,4633mil)(6707mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1103-2(6740mil,4660mil) on Top Layer And Track (6707mil,4633mil)(6773mil,4633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R1103-2(6740mil,4660mil) on Top Layer And Track (6773mil,4633mil)(6773mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R111-1(2144.01mil,4036.5mil) on Top Layer And Track (2111.01mil,4009.5mil)(2111.01mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R111-1(2144.01mil,4036.5mil) on Top Layer And Track (2111.01mil,4009.5mil)(2177.01mil,4009.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R111-1(2144.01mil,4036.5mil) on Top Layer And Track (2177.01mil,4009.5mil)(2177.01mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R111-2(2144.01mil,4106.5mil) on Top Layer And Track (2111.01mil,4009.5mil)(2111.01mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R111-2(2144.01mil,4106.5mil) on Top Layer And Track (2111.01mil,4133.5mil)(2177.01mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R111-2(2144.01mil,4106.5mil) on Top Layer And Track (2177.01mil,4009.5mil)(2177.01mil,4133.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R114-1(1870.99mil,3944mil) on Top Layer And Track (1843.99mil,3911mil)(1843.99mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R114-1(1870.99mil,3944mil) on Top Layer And Track (1843.99mil,3911mil)(1967.99mil,3911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R114-1(1870.99mil,3944mil) on Top Layer And Track (1843.99mil,3977mil)(1967.99mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R114-2(1940.99mil,3944mil) on Top Layer And Track (1843.99mil,3911mil)(1967.99mil,3911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R114-2(1940.99mil,3944mil) on Top Layer And Track (1843.99mil,3977mil)(1967.99mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R114-2(1940.99mil,3944mil) on Top Layer And Track (1967.99mil,3911mil)(1967.99mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R115-1(2109.01mil,3944mil) on Top Layer And Track (2082.01mil,3911mil)(2082.01mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R115-1(2109.01mil,3944mil) on Top Layer And Track (2082.01mil,3911mil)(2206.01mil,3911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R115-1(2109.01mil,3944mil) on Top Layer And Track (2082.01mil,3977mil)(2206.01mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R115-2(2179.01mil,3944mil) on Top Layer And Track (2082.01mil,3911mil)(2206.01mil,3911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R115-2(2179.01mil,3944mil) on Top Layer And Track (2082.01mil,3977mil)(2206.01mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R115-2(2179.01mil,3944mil) on Top Layer And Track (2206.01mil,3911mil)(2206.01mil,3977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R117-1(2025mil,3735mil) on Top Layer And Track (1992mil,3708mil)(1992mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R117-1(2025mil,3735mil) on Top Layer And Track (1992mil,3708mil)(2058mil,3708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R117-1(2025mil,3735mil) on Top Layer And Track (2058mil,3708mil)(2058mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R117-2(2025mil,3805mil) on Top Layer And Track (1992mil,3708mil)(1992mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R117-2(2025mil,3805mil) on Top Layer And Track (1992mil,3832mil)(2058mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R117-2(2025mil,3805mil) on Top Layer And Track (2058mil,3708mil)(2058mil,3832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R118-1(2431.49mil,3610.5mil) on Top Layer And Track (2404.49mil,3577.5mil)(2404.49mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R118-1(2431.49mil,3610.5mil) on Top Layer And Track (2404.49mil,3577.5mil)(2528.49mil,3577.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R118-1(2431.49mil,3610.5mil) on Top Layer And Track (2404.49mil,3643.5mil)(2528.49mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R118-2(2501.49mil,3610.5mil) on Top Layer And Track (2404.49mil,3577.5mil)(2528.49mil,3577.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R118-2(2501.49mil,3610.5mil) on Top Layer And Track (2404.49mil,3643.5mil)(2528.49mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R118-2(2501.49mil,3610.5mil) on Top Layer And Track (2528.49mil,3577.5mil)(2528.49mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R119-1(1751.98mil,3100mil) on Top Layer And Track (1724.98mil,3067mil)(1724.98mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R119-1(1751.98mil,3100mil) on Top Layer And Track (1724.98mil,3067mil)(1848.98mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R119-1(1751.98mil,3100mil) on Top Layer And Track (1724.98mil,3133mil)(1848.98mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R119-2(1821.98mil,3100mil) on Top Layer And Track (1724.98mil,3067mil)(1848.98mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R119-2(1821.98mil,3100mil) on Top Layer And Track (1724.98mil,3133mil)(1848.98mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R119-2(1821.98mil,3100mil) on Top Layer And Track (1848.98mil,3067mil)(1848.98mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad R120-1(2140mil,3100mil) on Top Layer And Text "R120" (2140.011mil,3140.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R120-1(2140mil,3100mil) on Top Layer And Track (2113mil,3067mil)(2113mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R120-1(2140mil,3100mil) on Top Layer And Track (2113mil,3067mil)(2237mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R120-1(2140mil,3100mil) on Top Layer And Track (2113mil,3133mil)(2237mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad R120-2(2210mil,3100mil) on Top Layer And Text "R120" (2140.011mil,3140.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R120-2(2210mil,3100mil) on Top Layer And Track (2113mil,3067mil)(2237mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R120-2(2210mil,3100mil) on Top Layer And Track (2113mil,3133mil)(2237mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R120-2(2210mil,3100mil) on Top Layer And Track (2237mil,3067mil)(2237mil,3133mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R121-1(2025mil,3546.5mil) on Top Layer And Track (1992mil,3519.5mil)(1992mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R121-1(2025mil,3546.5mil) on Top Layer And Track (1992mil,3519.5mil)(2058mil,3519.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R121-1(2025mil,3546.5mil) on Top Layer And Track (2058mil,3519.5mil)(2058mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R121-2(2025mil,3616.5mil) on Top Layer And Track (1992mil,3519.5mil)(1992mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R121-2(2025mil,3616.5mil) on Top Layer And Track (1992mil,3643.5mil)(2058mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R121-2(2025mil,3616.5mil) on Top Layer And Track (2058mil,3519.5mil)(2058mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R122-1(2466.49mil,3462.49mil) on Top Layer And Track (2433.49mil,3435.49mil)(2433.49mil,3559.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R122-1(2466.49mil,3462.49mil) on Top Layer And Track (2433.49mil,3435.49mil)(2499.49mil,3435.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R122-1(2466.49mil,3462.49mil) on Top Layer And Track (2499.49mil,3435.49mil)(2499.49mil,3559.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R122-2(2466.49mil,3532.49mil) on Top Layer And Track (2433.49mil,3435.49mil)(2433.49mil,3559.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R122-2(2466.49mil,3532.49mil) on Top Layer And Track (2433.49mil,3559.49mil)(2499.49mil,3559.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R122-2(2466.49mil,3532.49mil) on Top Layer And Track (2499.49mil,3435.49mil)(2499.49mil,3559.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R123-1(1786.98mil,3616.5mil) on Top Layer And Track (1753.98mil,3519.5mil)(1753.98mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R123-1(1786.98mil,3616.5mil) on Top Layer And Track (1753.98mil,3643.5mil)(1819.98mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R123-1(1786.98mil,3616.5mil) on Top Layer And Track (1819.98mil,3519.5mil)(1819.98mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R123-2(1786.98mil,3546.5mil) on Top Layer And Track (1753.98mil,3519.5mil)(1753.98mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R123-2(1786.98mil,3546.5mil) on Top Layer And Track (1753.98mil,3519.5mil)(1819.98mil,3519.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R123-2(1786.98mil,3546.5mil) on Top Layer And Track (1819.98mil,3519.5mil)(1819.98mil,3643.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R124-1(2030mil,3196.5mil) on Top Layer And Track (1997mil,3169.5mil)(1997mil,3293.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R124-1(2030mil,3196.5mil) on Top Layer And Track (1997mil,3169.5mil)(2063mil,3169.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R124-1(2030mil,3196.5mil) on Top Layer And Track (2063mil,3169.5mil)(2063mil,3293.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.503mil < 10mil) Between Pad R124-2(2030mil,3266.5mil) on Top Layer And Text "R124" (1995.011mil,3300.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.503mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R124-2(2030mil,3266.5mil) on Top Layer And Track (1997mil,3169.5mil)(1997mil,3293.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R124-2(2030mil,3266.5mil) on Top Layer And Track (1997mil,3293.5mil)(2063mil,3293.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R124-2(2030mil,3266.5mil) on Top Layer And Track (2063mil,3169.5mil)(2063mil,3293.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R125-1(1751.98mil,2940mil) on Top Layer And Track (1724.98mil,2907mil)(1724.98mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R125-1(1751.98mil,2940mil) on Top Layer And Track (1724.98mil,2907mil)(1848.98mil,2907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R125-1(1751.98mil,2940mil) on Top Layer And Track (1724.98mil,2973mil)(1848.98mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R125-2(1821.98mil,2940mil) on Top Layer And Track (1724.98mil,2907mil)(1848.98mil,2907mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R125-2(1821.98mil,2940mil) on Top Layer And Track (1724.98mil,2973mil)(1848.98mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R125-2(1821.98mil,2940mil) on Top Layer And Track (1848.98mil,2907mil)(1848.98mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R126-1(2151mil,2876mil) on Top Layer And Track (2118mil,2849mil)(2118mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R126-1(2151mil,2876mil) on Top Layer And Track (2118mil,2849mil)(2184mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R126-1(2151mil,2876mil) on Top Layer And Track (2184mil,2849mil)(2184mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.003mil < 10mil) Between Pad R126-2(2151mil,2946mil) on Top Layer And Text "R126" (2120.011mil,2980.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R126-2(2151mil,2946mil) on Top Layer And Track (2118mil,2849mil)(2118mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R126-2(2151mil,2946mil) on Top Layer And Track (2118mil,2973mil)(2184mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R126-2(2151mil,2946mil) on Top Layer And Track (2184mil,2849mil)(2184mil,2973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R201-1(1682mil,2365.121mil) on Top Layer And Track (1649mil,2338.121mil)(1649mil,2462.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R201-1(1682mil,2365.121mil) on Top Layer And Track (1649mil,2338.121mil)(1715mil,2338.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R201-1(1682mil,2365.121mil) on Top Layer And Track (1715mil,2338.121mil)(1715mil,2462.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R201-2(1682mil,2435.121mil) on Top Layer And Track (1649mil,2338.121mil)(1649mil,2462.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R201-2(1682mil,2435.121mil) on Top Layer And Track (1649mil,2462.121mil)(1715mil,2462.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R201-2(1682mil,2435.121mil) on Top Layer And Track (1715mil,2338.121mil)(1715mil,2462.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R301-1(1603mil,1765mil) on Top Layer And Track (1570mil,1668mil)(1570mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R301-1(1603mil,1765mil) on Top Layer And Track (1570mil,1792mil)(1636mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R301-1(1603mil,1765mil) on Top Layer And Track (1636mil,1668mil)(1636mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R301-2(1603mil,1695mil) on Top Layer And Track (1570mil,1668mil)(1570mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R301-2(1603mil,1695mil) on Top Layer And Track (1570mil,1668mil)(1636mil,1668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R301-2(1603mil,1695mil) on Top Layer And Track (1636mil,1668mil)(1636mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R302-1(2271mil,1583.063mil) on Top Layer And Track (2238mil,1486.063mil)(2238mil,1610.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R302-1(2271mil,1583.063mil) on Top Layer And Track (2238mil,1610.063mil)(2304mil,1610.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R302-1(2271mil,1583.063mil) on Top Layer And Track (2304mil,1486.063mil)(2304mil,1610.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R302-2(2271mil,1513.063mil) on Top Layer And Track (2238mil,1486.063mil)(2238mil,1610.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R302-2(2271mil,1513.063mil) on Top Layer And Track (2238mil,1486.063mil)(2304mil,1486.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R302-2(2271mil,1513.063mil) on Top Layer And Track (2304mil,1486.063mil)(2304mil,1610.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R401-1(3660mil,4760mil) on Top Layer And Track (3627mil,4663mil)(3627mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R401-1(3660mil,4760mil) on Top Layer And Track (3627mil,4787mil)(3693mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R401-1(3660mil,4760mil) on Top Layer And Track (3693mil,4663mil)(3693mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R401-2(3660mil,4690mil) on Top Layer And Track (3627mil,4663mil)(3627mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R401-2(3660mil,4690mil) on Top Layer And Track (3627mil,4663mil)(3693mil,4663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R401-2(3660mil,4690mil) on Top Layer And Track (3693mil,4663mil)(3693mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R402-1(3770mil,4690mil) on Top Layer And Track (3737mil,4663mil)(3737mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R402-1(3770mil,4690mil) on Top Layer And Track (3737mil,4663mil)(3803mil,4663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R402-1(3770mil,4690mil) on Top Layer And Track (3803mil,4663mil)(3803mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R402-2(3770mil,4760mil) on Top Layer And Track (3737mil,4663mil)(3737mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R402-2(3770mil,4760mil) on Top Layer And Track (3737mil,4787mil)(3803mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R402-2(3770mil,4760mil) on Top Layer And Track (3803mil,4663mil)(3803mil,4787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R403-1(3930mil,4701mil) on Top Layer And Track (3897mil,4604mil)(3897mil,4728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R403-1(3930mil,4701mil) on Top Layer And Track (3897mil,4728mil)(3963mil,4728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R403-1(3930mil,4701mil) on Top Layer And Track (3963mil,4604mil)(3963mil,4728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R403-2(3930mil,4631mil) on Top Layer And Track (3897mil,4604mil)(3897mil,4728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R403-2(3930mil,4631mil) on Top Layer And Track (3897mil,4604mil)(3963mil,4604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R403-2(3930mil,4631mil) on Top Layer And Track (3963mil,4604mil)(3963mil,4728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R404-1(4174mil,4789mil) on Top Layer And Track (4141mil,4762mil)(4141mil,4886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R404-1(4174mil,4789mil) on Top Layer And Track (4141mil,4762mil)(4207mil,4762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R404-1(4174mil,4789mil) on Top Layer And Track (4207mil,4762mil)(4207mil,4886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R404-2(4174mil,4859mil) on Top Layer And Track (4141mil,4762mil)(4141mil,4886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R404-2(4174mil,4859mil) on Top Layer And Track (4141mil,4886mil)(4207mil,4886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R404-2(4174mil,4859mil) on Top Layer And Track (4207mil,4762mil)(4207mil,4886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R405-1(4402mil,4617mil) on Top Layer And Track (4369mil,4590mil)(4369mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R405-1(4402mil,4617mil) on Top Layer And Track (4369mil,4590mil)(4435mil,4590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R405-1(4402mil,4617mil) on Top Layer And Track (4435mil,4590mil)(4435mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R405-2(4402mil,4687mil) on Top Layer And Track (4369mil,4590mil)(4369mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R405-2(4402mil,4687mil) on Top Layer And Track (4369mil,4714mil)(4435mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R405-2(4402mil,4687mil) on Top Layer And Track (4435mil,4590mil)(4435mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R406-1(4515mil,4617mil) on Top Layer And Track (4482mil,4590mil)(4482mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R406-1(4515mil,4617mil) on Top Layer And Track (4482mil,4590mil)(4548mil,4590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R406-1(4515mil,4617mil) on Top Layer And Track (4548mil,4590mil)(4548mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R406-2(4515mil,4687mil) on Top Layer And Track (4482mil,4590mil)(4482mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R406-2(4515mil,4687mil) on Top Layer And Track (4482mil,4714mil)(4548mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R406-2(4515mil,4687mil) on Top Layer And Track (4548mil,4590mil)(4548mil,4714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad R501-1(5994.003mil,3500mil) on Top Layer And Text "R501" (5870.016mil,3545.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-1(5994.003mil,3500mil) on Top Layer And Track (5823.003mil,3460mil)(5962.003mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-1(5994.003mil,3500mil) on Top Layer And Track (5823.003mil,3540mil)(6031.003mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-1(5994.003mil,3500mil) on Top Layer And Track (5962.003mil,3460mil)(6031.003mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-1(5994.003mil,3500mil) on Top Layer And Track (6031.003mil,3460mil)(6031.003mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.005mil < 10mil) Between Pad R501-2(5860.003mil,3500mil) on Top Layer And Text "R501" (5870.016mil,3545.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-2(5860.003mil,3500mil) on Top Layer And Track (5823.003mil,3460mil)(5823.003mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-2(5860.003mil,3500mil) on Top Layer And Track (5823.003mil,3460mil)(5962.003mil,3460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Pad R501-2(5860.003mil,3500mil) on Top Layer And Track (5823.003mil,3540mil)(6031.003mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R502-1(6275.01mil,3285mil) on Top Layer And Track (6242.01mil,3258mil)(6242.01mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R502-1(6275.01mil,3285mil) on Top Layer And Track (6242.01mil,3258mil)(6308.01mil,3258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R502-1(6275.01mil,3285mil) on Top Layer And Track (6308.01mil,3258mil)(6308.01mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.348mil < 10mil) Between Pad R502-2(6275.01mil,3355mil) on Top Layer And Text "D503" (6305.018mil,3385.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.348mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R502-2(6275.01mil,3355mil) on Top Layer And Track (6242.01mil,3258mil)(6242.01mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R502-2(6275.01mil,3355mil) on Top Layer And Track (6242.01mil,3382mil)(6308.01mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R502-2(6275.01mil,3355mil) on Top Layer And Track (6308.01mil,3258mil)(6308.01mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.005mil < 10mil) Between Pad R503-1(6425.03mil,3355mil) on Top Layer And Text "D503" (6305.018mil,3385.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.475mil < 10mil) Between Pad R503-1(6425.03mil,3355mil) on Top Layer And Text "R503" (6494.995mil,3265.018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R503-1(6425.03mil,3355mil) on Top Layer And Track (6392.03mil,3258mil)(6392.03mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R503-1(6425.03mil,3355mil) on Top Layer And Track (6392.03mil,3382mil)(6458.03mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R503-1(6425.03mil,3355mil) on Top Layer And Track (6458.03mil,3258mil)(6458.03mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.475mil < 10mil) Between Pad R503-2(6425.03mil,3285mil) on Top Layer And Text "R503" (6494.995mil,3265.018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R503-2(6425.03mil,3285mil) on Top Layer And Track (6392.03mil,3258mil)(6392.03mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R503-2(6425.03mil,3285mil) on Top Layer And Track (6392.03mil,3258mil)(6458.03mil,3258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R503-2(6425.03mil,3285mil) on Top Layer And Track (6458.03mil,3258mil)(6458.03mil,3382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R504-1(6075.748mil,2940mil) on Top Layer And Track (6060mil,2930mil)(6060mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R504-2(6044.252mil,2940mil) on Top Layer And Track (6060mil,2930mil)(6060mil,2950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R601-1(4765mil,2970mil) on Top Layer And Track (4732mil,2943mil)(4732mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R601-1(4765mil,2970mil) on Top Layer And Track (4732mil,2943mil)(4798mil,2943mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R601-1(4765mil,2970mil) on Top Layer And Track (4798mil,2943mil)(4798mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R601-2(4765mil,3040mil) on Top Layer And Track (4732mil,2943mil)(4732mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R601-2(4765mil,3040mil) on Top Layer And Track (4732mil,3067mil)(4798mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R601-2(4765mil,3040mil) on Top Layer And Track (4798mil,2943mil)(4798mil,3067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R602-1(4960mil,2355mil) on Top Layer And Track (4927mil,2258mil)(4927mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R602-1(4960mil,2355mil) on Top Layer And Track (4927mil,2382mil)(4993mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R602-1(4960mil,2355mil) on Top Layer And Track (4993mil,2258mil)(4993mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R602-2(4960mil,2285mil) on Top Layer And Text "R602" (4974.995mil,2145.018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R602-2(4960mil,2285mil) on Top Layer And Track (4927mil,2258mil)(4927mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R602-2(4960mil,2285mil) on Top Layer And Track (4927mil,2258mil)(4993mil,2258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R602-2(4960mil,2285mil) on Top Layer And Track (4993mil,2258mil)(4993mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R603-1(4876.99mil,2355mil) on Top Layer And Track (4843.99mil,2258mil)(4843.99mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R603-1(4876.99mil,2355mil) on Top Layer And Track (4843.99mil,2382mil)(4909.99mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R603-1(4876.99mil,2355mil) on Top Layer And Track (4909.99mil,2258mil)(4909.99mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad R603-2(4876.99mil,2285mil) on Top Layer And Text "R603" (4894.995mil,2145.018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R603-2(4876.99mil,2285mil) on Top Layer And Track (4843.99mil,2258mil)(4843.99mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R603-2(4876.99mil,2285mil) on Top Layer And Track (4843.99mil,2258mil)(4909.99mil,2258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R603-2(4876.99mil,2285mil) on Top Layer And Track (4909.99mil,2258mil)(4909.99mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R604-1(3575mil,3160mil) on Top Layer And Track (3478mil,3127mil)(3602mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R604-1(3575mil,3160mil) on Top Layer And Track (3478mil,3193mil)(3602mil,3193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R604-1(3575mil,3160mil) on Top Layer And Track (3602mil,3127mil)(3602mil,3193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R604-2(3505mil,3160mil) on Top Layer And Track (3478mil,3127mil)(3478mil,3193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R604-2(3505mil,3160mil) on Top Layer And Track (3478mil,3127mil)(3602mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R604-2(3505mil,3160mil) on Top Layer And Track (3478mil,3193mil)(3602mil,3193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R605-1(3775mil,3060mil) on Top Layer And Track (3678mil,3027mil)(3802mil,3027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R605-1(3775mil,3060mil) on Top Layer And Track (3678mil,3093mil)(3802mil,3093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R605-1(3775mil,3060mil) on Top Layer And Track (3802mil,3027mil)(3802mil,3093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R605-2(3705mil,3060mil) on Top Layer And Track (3678mil,3027mil)(3678mil,3093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R605-2(3705mil,3060mil) on Top Layer And Track (3678mil,3027mil)(3802mil,3027mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R605-2(3705mil,3060mil) on Top Layer And Track (3678mil,3093mil)(3802mil,3093mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R606-1(4735mil,2580mil) on Top Layer And Track (4638mil,2547mil)(4762mil,2547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R606-1(4735mil,2580mil) on Top Layer And Track (4638mil,2613mil)(4762mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R606-1(4735mil,2580mil) on Top Layer And Track (4762mil,2547mil)(4762mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R606-2(4665mil,2580mil) on Top Layer And Track (4638mil,2547mil)(4638mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R606-2(4665mil,2580mil) on Top Layer And Track (4638mil,2547mil)(4762mil,2547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R606-2(4665mil,2580mil) on Top Layer And Track (4638mil,2613mil)(4762mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R701-1(5671mil,4190mil) on Top Layer And Track (5638mil,4163mil)(5638mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R701-1(5671mil,4190mil) on Top Layer And Track (5638mil,4163mil)(5704mil,4163mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R701-1(5671mil,4190mil) on Top Layer And Track (5704mil,4163mil)(5704mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R701-2(5671mil,4260mil) on Top Layer And Track (5638mil,4163mil)(5638mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R701-2(5671mil,4260mil) on Top Layer And Track (5638mil,4287mil)(5704mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R701-2(5671mil,4260mil) on Top Layer And Track (5704mil,4163mil)(5704mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R702-1(5757mil,4261mil) on Top Layer And Track (5724mil,4164mil)(5724mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R702-1(5757mil,4261mil) on Top Layer And Track (5724mil,4288mil)(5790mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R702-1(5757mil,4261mil) on Top Layer And Track (5790mil,4164mil)(5790mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R702-2(5757mil,4191mil) on Top Layer And Track (5724mil,4164mil)(5724mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R702-2(5757mil,4191mil) on Top Layer And Track (5724mil,4164mil)(5790mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R702-2(5757mil,4191mil) on Top Layer And Track (5790mil,4164mil)(5790mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R703-1(5840mil,4261mil) on Top Layer And Track (5807mil,4164mil)(5807mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R703-1(5840mil,4261mil) on Top Layer And Track (5807mil,4288mil)(5873mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R703-1(5840mil,4261mil) on Top Layer And Track (5873mil,4164mil)(5873mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R703-2(5840mil,4191mil) on Top Layer And Track (5807mil,4164mil)(5807mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R703-2(5840mil,4191mil) on Top Layer And Track (5807mil,4164mil)(5873mil,4164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R703-2(5840mil,4191mil) on Top Layer And Track (5873mil,4164mil)(5873mil,4288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R704-1(4004mil,4007.884mil) on Top Layer And Track (3971mil,3980.884mil)(3971mil,4104.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R704-1(4004mil,4007.884mil) on Top Layer And Track (3971mil,3980.884mil)(4037mil,3980.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R704-1(4004mil,4007.884mil) on Top Layer And Track (4037mil,3980.884mil)(4037mil,4104.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R704-2(4004mil,4077.884mil) on Top Layer And Track (3971mil,3980.884mil)(3971mil,4104.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R704-2(4004mil,4077.884mil) on Top Layer And Track (3971mil,4104.884mil)(4037mil,4104.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R704-2(4004mil,4077.884mil) on Top Layer And Track (4037mil,3980.884mil)(4037mil,4104.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R705-1(4143mil,3930.884mil) on Top Layer And Track (4116mil,3897.884mil)(4116mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R705-1(4143mil,3930.884mil) on Top Layer And Track (4116mil,3897.884mil)(4240mil,3897.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R705-1(4143mil,3930.884mil) on Top Layer And Track (4116mil,3963.884mil)(4240mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R705-2(4213mil,3930.884mil) on Top Layer And Track (4116mil,3897.884mil)(4240mil,3897.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R705-2(4213mil,3930.884mil) on Top Layer And Track (4116mil,3963.884mil)(4240mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R705-2(4213mil,3930.884mil) on Top Layer And Track (4240mil,3897.884mil)(4240mil,3963.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.495mil < 10mil) Between Pad R706-1(4143mil,4013.894mil) on Top Layer And Text "R706" (4121.018mil,4055.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R706-1(4143mil,4013.894mil) on Top Layer And Track (4116mil,3980.894mil)(4116mil,4046.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R706-1(4143mil,4013.894mil) on Top Layer And Track (4116mil,3980.894mil)(4240mil,3980.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R706-1(4143mil,4013.894mil) on Top Layer And Track (4116mil,4046.894mil)(4240mil,4046.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.495mil < 10mil) Between Pad R706-2(4213mil,4013.894mil) on Top Layer And Text "R706" (4121.018mil,4055.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R706-2(4213mil,4013.894mil) on Top Layer And Track (4116mil,3980.894mil)(4240mil,3980.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R706-2(4213mil,4013.894mil) on Top Layer And Track (4116mil,4046.894mil)(4240mil,4046.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R706-2(4213mil,4013.894mil) on Top Layer And Track (4240mil,3980.894mil)(4240mil,4046.894mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R707-1(3778mil,4248.884mil) on Top Layer And Track (3745mil,4151.884mil)(3745mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R707-1(3778mil,4248.884mil) on Top Layer And Track (3745mil,4275.884mil)(3811mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R707-1(3778mil,4248.884mil) on Top Layer And Track (3811mil,4151.884mil)(3811mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R707-2(3778mil,4178.884mil) on Top Layer And Track (3745mil,4151.884mil)(3745mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R707-2(3778mil,4178.884mil) on Top Layer And Track (3745mil,4151.884mil)(3811mil,4151.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R707-2(3778mil,4178.884mil) on Top Layer And Track (3811mil,4151.884mil)(3811mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R708-1(3694mil,4178.884mil) on Top Layer And Track (3661mil,4151.884mil)(3661mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R708-1(3694mil,4178.884mil) on Top Layer And Track (3661mil,4151.884mil)(3727mil,4151.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R708-1(3694mil,4178.884mil) on Top Layer And Track (3727mil,4151.884mil)(3727mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R708-2(3694mil,4248.884mil) on Top Layer And Track (3661mil,4151.884mil)(3661mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R708-2(3694mil,4248.884mil) on Top Layer And Track (3661mil,4275.884mil)(3727mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R708-2(3694mil,4248.884mil) on Top Layer And Track (3727mil,4151.884mil)(3727mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R709-1(3611mil,4248.884mil) on Top Layer And Track (3578mil,4151.884mil)(3578mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R709-1(3611mil,4248.884mil) on Top Layer And Track (3578mil,4275.884mil)(3644mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R709-1(3611mil,4248.884mil) on Top Layer And Track (3644mil,4151.884mil)(3644mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R709-2(3611mil,4178.884mil) on Top Layer And Track (3578mil,4151.884mil)(3578mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R709-2(3611mil,4178.884mil) on Top Layer And Track (3578mil,4151.884mil)(3644mil,4151.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R709-2(3611mil,4178.884mil) on Top Layer And Track (3644mil,4151.884mil)(3644mil,4275.884mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R901-1(5691mil,4626.063mil) on Top Layer And Track (5594mil,4593.063mil)(5718mil,4593.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R901-1(5691mil,4626.063mil) on Top Layer And Track (5594mil,4659.063mil)(5718mil,4659.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R901-1(5691mil,4626.063mil) on Top Layer And Track (5718mil,4593.063mil)(5718mil,4659.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R901-2(5621mil,4626.063mil) on Top Layer And Track (5594mil,4593.063mil)(5594mil,4659.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R901-2(5621mil,4626.063mil) on Top Layer And Track (5594mil,4593.063mil)(5718mil,4593.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R901-2(5621mil,4626.063mil) on Top Layer And Track (5594mil,4659.063mil)(5718mil,4659.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R902-1(6016mil,4592.121mil) on Top Layer And Track (5983mil,4565.121mil)(5983mil,4689.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R902-1(6016mil,4592.121mil) on Top Layer And Track (5983mil,4565.121mil)(6049mil,4565.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R902-1(6016mil,4592.121mil) on Top Layer And Track (6049mil,4565.121mil)(6049mil,4689.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R902-2(6016mil,4662.121mil) on Top Layer And Track (5983mil,4565.121mil)(5983mil,4689.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R902-2(6016mil,4662.121mil) on Top Layer And Track (5983mil,4689.121mil)(6049mil,4689.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R902-2(6016mil,4662.121mil) on Top Layer And Track (6049mil,4565.121mil)(6049mil,4689.121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R903-1(5401mil,4736.063mil) on Top Layer And Track (5304mil,4703.063mil)(5428mil,4703.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R903-1(5401mil,4736.063mil) on Top Layer And Track (5304mil,4769.063mil)(5428mil,4769.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R903-1(5401mil,4736.063mil) on Top Layer And Track (5428mil,4703.063mil)(5428mil,4769.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R903-2(5331mil,4736.063mil) on Top Layer And Track (5304mil,4703.063mil)(5304mil,4769.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R903-2(5331mil,4736.063mil) on Top Layer And Track (5304mil,4703.063mil)(5428mil,4703.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R903-2(5331mil,4736.063mil) on Top Layer And Track (5304mil,4769.063mil)(5428mil,4769.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R904-1(5170mil,4800mil) on Top Layer And Track (5137mil,4773mil)(5137mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R904-1(5170mil,4800mil) on Top Layer And Track (5137mil,4773mil)(5203mil,4773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R904-1(5170mil,4800mil) on Top Layer And Track (5203mil,4773mil)(5203mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R904-2(5170mil,4870mil) on Top Layer And Track (5137mil,4773mil)(5137mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R904-2(5170mil,4870mil) on Top Layer And Track (5137mil,4897mil)(5203mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R904-2(5170mil,4870mil) on Top Layer And Track (5203mil,4773mil)(5203mil,4897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R905-1(5265mil,1263.543mil) on Top Layer And Track (5238mil,1230.543mil)(5238mil,1296.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R905-1(5265mil,1263.543mil) on Top Layer And Track (5238mil,1230.543mil)(5362mil,1230.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R905-1(5265mil,1263.543mil) on Top Layer And Track (5238mil,1296.543mil)(5362mil,1296.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R905-2(5335mil,1263.543mil) on Top Layer And Track (5238mil,1230.543mil)(5362mil,1230.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R905-2(5335mil,1263.543mil) on Top Layer And Track (5238mil,1296.543mil)(5362mil,1296.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R905-2(5335mil,1263.543mil) on Top Layer And Track (5362mil,1230.543mil)(5362mil,1296.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R906-1(3785.994mil,1728.543mil) on Top Layer And Track (3752.994mil,1701.543mil)(3752.994mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R906-1(3785.994mil,1728.543mil) on Top Layer And Track (3752.994mil,1701.543mil)(3818.994mil,1701.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R906-1(3785.994mil,1728.543mil) on Top Layer And Track (3818.994mil,1701.543mil)(3818.994mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R906-2(3785.994mil,1798.543mil) on Top Layer And Track (3752.994mil,1701.543mil)(3752.994mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R906-2(3785.994mil,1798.543mil) on Top Layer And Track (3752.994mil,1825.543mil)(3818.994mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R906-2(3785.994mil,1798.543mil) on Top Layer And Track (3818.994mil,1701.543mil)(3818.994mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R907-1(3940mil,1728.543mil) on Top Layer And Track (3907mil,1701.543mil)(3907mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R907-1(3940mil,1728.543mil) on Top Layer And Track (3907mil,1701.543mil)(3973mil,1701.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R907-1(3940mil,1728.543mil) on Top Layer And Track (3973mil,1701.543mil)(3973mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R907-2(3940mil,1798.543mil) on Top Layer And Track (3907mil,1701.543mil)(3907mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R907-2(3940mil,1798.543mil) on Top Layer And Track (3907mil,1825.543mil)(3973mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R907-2(3940mil,1798.543mil) on Top Layer And Track (3973mil,1701.543mil)(3973mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R908-1(4500mil,1728.543mil) on Top Layer And Track (4467mil,1701.543mil)(4467mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R908-1(4500mil,1728.543mil) on Top Layer And Track (4467mil,1701.543mil)(4533mil,1701.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R908-1(4500mil,1728.543mil) on Top Layer And Track (4533mil,1701.543mil)(4533mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R908-2(4500mil,1798.543mil) on Top Layer And Track (4467mil,1701.543mil)(4467mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R908-2(4500mil,1798.543mil) on Top Layer And Track (4467mil,1825.543mil)(4533mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R908-2(4500mil,1798.543mil) on Top Layer And Track (4533mil,1701.543mil)(4533mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R909-1(4690mil,1728.543mil) on Top Layer And Track (4657mil,1701.543mil)(4657mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R909-1(4690mil,1728.543mil) on Top Layer And Track (4657mil,1701.543mil)(4723mil,1701.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R909-1(4690mil,1728.543mil) on Top Layer And Track (4723mil,1701.543mil)(4723mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R909-2(4690mil,1798.543mil) on Top Layer And Track (4657mil,1701.543mil)(4657mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R909-2(4690mil,1798.543mil) on Top Layer And Track (4657mil,1825.543mil)(4723mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R909-2(4690mil,1798.543mil) on Top Layer And Track (4723mil,1701.543mil)(4723mil,1825.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.048mil < 10mil) Between Pad R910-1(6480mil,1254mil) on Top Layer And Text "CB902" (6480.023mil,1288.548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R910-1(6480mil,1254mil) on Top Layer And Track (6453mil,1221mil)(6453mil,1287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R910-1(6480mil,1254mil) on Top Layer And Track (6453mil,1221mil)(6577mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R910-1(6480mil,1254mil) on Top Layer And Track (6453mil,1287mil)(6577mil,1287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.048mil < 10mil) Between Pad R910-2(6550mil,1254mil) on Top Layer And Text "CB902" (6480.023mil,1288.548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.048mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R910-2(6550mil,1254mil) on Top Layer And Track (6453mil,1221mil)(6577mil,1221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R910-2(6550mil,1254mil) on Top Layer And Track (6453mil,1287mil)(6577mil,1287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R910-2(6550mil,1254mil) on Top Layer And Track (6577mil,1221mil)(6577mil,1287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R911-1(6760mil,1708.543mil) on Top Layer And Track (6727mil,1681.543mil)(6727mil,1805.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R911-1(6760mil,1708.543mil) on Top Layer And Track (6727mil,1681.543mil)(6793mil,1681.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R911-1(6760mil,1708.543mil) on Top Layer And Track (6793mil,1681.543mil)(6793mil,1805.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R911-2(6760mil,1778.543mil) on Top Layer And Track (6727mil,1681.543mil)(6727mil,1805.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R911-2(6760mil,1778.543mil) on Top Layer And Track (6727mil,1805.543mil)(6793mil,1805.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R911-2(6760mil,1778.543mil) on Top Layer And Track (6793mil,1681.543mil)(6793mil,1805.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R912-1(4920mil,1578.543mil) on Top Layer And Track (4887mil,1481.543mil)(4887mil,1605.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R912-1(4920mil,1578.543mil) on Top Layer And Track (4887mil,1605.543mil)(4953mil,1605.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R912-1(4920mil,1578.543mil) on Top Layer And Track (4953mil,1481.543mil)(4953mil,1605.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R912-2(4920mil,1508.543mil) on Top Layer And Track (4887mil,1481.543mil)(4887mil,1605.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R912-2(4920mil,1508.543mil) on Top Layer And Track (4887mil,1481.543mil)(4953mil,1481.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad R912-2(4920mil,1508.543mil) on Top Layer And Track (4953mil,1481.543mil)(4953mil,1605.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.012mil < 10mil) Between Pad U1101-1(6610mil,4083.5mil) on Top Layer And Track (6565mil,4060.5mil)(6575mil,4070.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U1101-1(6610mil,4083.5mil) on Top Layer And Track (6575mil,4070.5mil)(6575mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U1101-2(6610mil,4121.5mil) on Top Layer And Track (6575mil,4070.5mil)(6575mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U1101-3(6610mil,4158.5mil) on Top Layer And Track (6575mil,4070.5mil)(6575mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U1101-4(6510mil,4158.5mil) on Top Layer And Track (6545mil,4060.5mil)(6545mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U1101-5(6510mil,4083.5mil) on Top Layer And Track (6545mil,4060.5mil)(6545mil,4180.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.012mil < 10mil) Between Pad U2-1(6610mil,4660mil) on Top Layer And Track (6565mil,4637mil)(6575mil,4647mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U2-1(6610mil,4660mil) on Top Layer And Track (6575mil,4647mil)(6575mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U2-2(6610mil,4698mil) on Top Layer And Track (6575mil,4647mil)(6575mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U2-3(6610mil,4735mil) on Top Layer And Track (6575mil,4647mil)(6575mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U2-4(6510mil,4735mil) on Top Layer And Track (6545mil,4637mil)(6545mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U2-5(6510mil,4660mil) on Top Layer And Track (6545mil,4637mil)(6545mil,4757mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad U301-3(1410mil,1625mil) on Top Layer And Track (1280.079mil,1749.016mil)(1280.079mil,1786.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad U301-3(1410mil,1625mil) on Top Layer And Track (1539.921mil,1749.016mil)(1539.921mil,1786.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U601-7(4398.957mil,2685mil) on Top Layer And Text "PR1" (4498.5mil,2763.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U601-8(4398.957mil,2735mil) on Top Layer And Text "PR1" (4498.5mil,2763.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U701-1(4003mil,4245.384mil) on Top Layer And Track (4038mil,4148.384mil)(4038mil,4258.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.012mil < 10mil) Between Pad U701-1(4003mil,4245.384mil) on Top Layer And Track (4038mil,4258.384mil)(4048mil,4268.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U701-2(4003mil,4207.384mil) on Top Layer And Track (4038mil,4148.384mil)(4038mil,4258.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U701-3(4003mil,4170.384mil) on Top Layer And Track (4038mil,4148.384mil)(4038mil,4258.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U701-4(4103mil,4170.384mil) on Top Layer And Track (4068mil,4148.384mil)(4068mil,4268.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U701-5(4103mil,4245.384mil) on Top Layer And Track (4068mil,4148.384mil)(4068mil,4268.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
Rule Violations :744

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.259mil < 10mil) Between Arc (1181.102mil,4856.391mil) on Top Overlay And Text "1" (1240mil,4740mil) on Top Overlay Silk Text to Silk Clearance [4.259mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (1181.102mil,4856.391mil) on Top Overlay And Text "P103" (1302.517mil,4795.005mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.428mil < 10mil) Between Arc (3780mil,2700mil) on Top Overlay And Text "C604" (3725.018mil,2845.005mil) on Top Overlay Silk Text to Silk Clearance [5.428mil]
   Violation between Silk To Silk Clearance Constraint: (9.13mil < 10mil) Between Arc (4206.043mil,2770.433mil) on Top Overlay And Text "U601" (4230.016mil,2765.005mil) on Top Overlay Silk Text to Silk Clearance [9.13mil]
   Violation between Silk To Silk Clearance Constraint: (5.17mil < 10mil) Between Arc (5029.99mil,2700mil) on Top Overlay And Text "C601" (4980.016mil,2845.005mil) on Top Overlay Silk Text to Silk Clearance [5.17mil]
   Violation between Silk To Silk Clearance Constraint: (3.999mil < 10mil) Between Area Fill (6042.006mil,3633mil) (6056.006mil,3753mil) on Top Overlay And Text "D502" (6094.995mil,3625.018mil) on Top Overlay Silk Text to Silk Clearance [3.999mil]
   Violation between Silk To Silk Clearance Constraint: (9.956mil < 10mil) Between Text "-" (5985mil,2037.205mil) on Top Overlay And Track (5833.15mil,2040.354mil)(5985mil,2040.354mil) on Top Overlay Silk Text to Silk Clearance [9.956mil]
   Violation between Silk To Silk Clearance Constraint: (9.051mil < 10mil) Between Text "-" (6090.236mil,2038.11mil) on Top Overlay And Track (6075mil,2040.354mil)(6226.85mil,2040.354mil) on Top Overlay Silk Text to Silk Clearance [9.051mil]
   Violation between Silk To Silk Clearance Constraint: (9.956mil < 10mil) Between Text "-" (6446.821mil,2037.205mil) on Top Overlay And Track (6294.971mil,2040.354mil)(6446.821mil,2040.354mil) on Top Overlay Silk Text to Silk Clearance [9.956mil]
   Violation between Silk To Silk Clearance Constraint: (9.051mil < 10mil) Between Text "-" (6552.057mil,2038.11mil) on Top Overlay And Track (6536.821mil,2040.354mil)(6688.671mil,2040.354mil) on Top Overlay Silk Text to Silk Clearance [9.051mil]
   Violation between Silk To Silk Clearance Constraint: (1.181mil < 10mil) Between Text "+" (5990mil,2442.205mil) on Top Overlay And Track (5911.89mil,2434.055mil)(5985mil,2434.055mil) on Top Overlay Silk Text to Silk Clearance [1.181mil]
   Violation between Silk To Silk Clearance Constraint: (3.937mil < 10mil) Between Text "+" (6095.354mil,2444.961mil) on Top Overlay And Track (6075mil,2434.055mil)(6148.11mil,2434.055mil) on Top Overlay Silk Text to Silk Clearance [3.937mil]
   Violation between Silk To Silk Clearance Constraint: (1.181mil < 10mil) Between Text "+" (6451.821mil,2442.205mil) on Top Overlay And Track (6373.711mil,2434.055mil)(6446.821mil,2434.055mil) on Top Overlay Silk Text to Silk Clearance [1.181mil]
   Violation between Silk To Silk Clearance Constraint: (3.937mil < 10mil) Between Text "+" (6557.175mil,2444.961mil) on Top Overlay And Track (6536.821mil,2434.055mil)(6609.931mil,2434.055mil) on Top Overlay Silk Text to Silk Clearance [3.937mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (1240mil,4740mil) on Top Overlay And Track (1210mil,4710mil)(1410mil,4710mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (2800mil,4740mil) on Top Overlay And Track (2770mil,4710mil)(2970mil,4710mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (1340mil,4760mil) on Top Overlay And Track (1210mil,4710mil)(1410mil,4710mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (2900mil,4760mil) on Top Overlay And Track (2770mil,4710mil)(2970mil,4710mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "23" (1240mil,3500mil) on Top Overlay And Track (1210mil,3510mil)(1410mil,3510mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "23" (2800mil,3500mil) on Top Overlay And Track (2770mil,3510mil)(2970mil,3510mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "24" (1340mil,3500mil) on Top Overlay And Track (1210mil,3510mil)(1410mil,3510mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "24" (2900mil,3500mil) on Top Overlay And Track (2770mil,3510mil)(2970mil,3510mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.505mil < 10mil) Between Text "C102" (1967.517mil,4855.005mil) on Top Overlay And Track (2012mil,4838.5mil)(2028mil,4838.5mil) on Top Overlay Silk Text to Silk Clearance [8.505mil]
   Violation between Silk To Silk Clearance Constraint: (7.959mil < 10mil) Between Text "C103" (1712.517mil,4665.005mil) on Top Overlay And Track (1583mil,4653mil)(1707mil,4653mil) on Top Overlay Silk Text to Silk Clearance [7.959mil]
   Violation between Silk To Silk Clearance Constraint: (7.959mil < 10mil) Between Text "C103" (1712.517mil,4665.005mil) on Top Overlay And Track (1707mil,4587mil)(1707mil,4653mil) on Top Overlay Silk Text to Silk Clearance [7.959mil]
   Violation between Silk To Silk Clearance Constraint: (5.034mil < 10mil) Between Text "C105" (2532.517mil,4665.005mil) on Top Overlay And Text "R105" (2412.517mil,4665.005mil) on Top Overlay Silk Text to Silk Clearance [5.034mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "C105" (2532.517mil,4665.005mil) on Top Overlay And Track (2404.49mil,4653mil)(2528.49mil,4653mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "C105" (2532.517mil,4665.005mil) on Top Overlay And Track (2528.49mil,4587mil)(2528.49mil,4653mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (7.003mil < 10mil) Between Text "C111" (1995.01mil,4145.003mil) on Top Overlay And Track (2017mil,4130mil)(2033mil,4130mil) on Top Overlay Silk Text to Silk Clearance [7.003mil]
   Violation between Silk To Silk Clearance Constraint: (0.503mil < 10mil) Between Text "C113" (1876.678mil,3750.003mil) on Top Overlay And Track (1897.99mil,3778.5mil)(1913.99mil,3778.5mil) on Top Overlay Silk Text to Silk Clearance [0.503mil]
   Violation between Silk To Silk Clearance Constraint: (0.503mil < 10mil) Between Text "C114" (2111.677mil,3750.003mil) on Top Overlay And Track (2136.01mil,3778.5mil)(2152.01mil,3778.5mil) on Top Overlay Silk Text to Silk Clearance [0.503mil]
   Violation between Silk To Silk Clearance Constraint: (2.003mil < 10mil) Between Text "C119" (1751.678mil,3300.003mil) on Top Overlay And Track (1778.98mil,3290mil)(1794.98mil,3290mil) on Top Overlay Silk Text to Silk Clearance [2.003mil]
   Violation between Silk To Silk Clearance Constraint: (2.003mil < 10mil) Between Text "C120" (2140.011mil,3300.003mil) on Top Overlay And Track (2167mil,3290mil)(2183mil,3290mil) on Top Overlay Silk Text to Silk Clearance [2.003mil]
   Violation between Silk To Silk Clearance Constraint: (5.344mil < 10mil) Between Text "C121" (1958.344mil,3070.003mil) on Top Overlay And Track (1945mil,3068mil)(1945mil,3084mil) on Top Overlay Silk Text to Silk Clearance [5.344mil]
   Violation between Silk To Silk Clearance Constraint: (6.503mil < 10mil) Between Text "C122" (1905.011mil,2885.003mil) on Top Overlay And Track (1927.99mil,2919.5mil)(1943.99mil,2919.5mil) on Top Overlay Silk Text to Silk Clearance [6.503mil]
   Violation between Silk To Silk Clearance Constraint: (9.036mil < 10mil) Between Text "C502" (5901.018mil,2584.005mil) on Top Overlay And Track (5940mil,2630mil)(5940mil,2650mil) on Top Overlay Silk Text to Silk Clearance [9.036mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8001" (3448.021mil,3774.005mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "C8002" (3814.023mil,3369.005mil) on Top Overlay And Track (3857.02mil,3416mil)(3907.02mil,3416mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8003" (4185.023mil,3774.005mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "C8004" (4561.023mil,3369.005mil) on Top Overlay And Track (4602.51mil,3416mil)(4652.51mil,3416mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8005" (4930.023mil,3774.005mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "C8006" (5302.023mil,3369.005mil) on Top Overlay And Track (5344.55mil,3416mil)(5394.55mil,3416mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CB902" (6480.023mil,1288.548mil) on Top Overlay And Track (6453mil,1287mil)(6577mil,1287mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "CB902" (6480.023mil,1288.548mil) on Top Overlay And Track (6577mil,1221mil)(6577mil,1287mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D501" (6314.995mil,3050.016mil) on Top Overlay And Track (6320mil,2999mil)(6320mil,3192mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "D502" (6094.995mil,3625.018mil) on Top Overlay And Track (5801mil,3633mil)(6052mil,3633mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D503" (6305.018mil,3385.005mil) on Top Overlay And Track (6242.01mil,3382mil)(6308.01mil,3382mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D503" (6305.018mil,3385.005mil) on Top Overlay And Track (6308.01mil,3258mil)(6308.01mil,3382mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D503" (6305.018mil,3385.005mil) on Top Overlay And Track (6392.03mil,3258mil)(6392.03mil,3382mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D503" (6305.018mil,3385.005mil) on Top Overlay And Track (6392.03mil,3382mil)(6458.03mil,3382mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D601" (3510.016mil,2985.005mil) on Top Overlay And Track (3449mil,2980mil)(3642mil,2980mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Text "D603" (3485.018mil,3085.005mil) on Top Overlay And Track (3478mil,3127mil)(3478mil,3193mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "D603" (3485.018mil,3085.005mil) on Top Overlay And Track (3478mil,3127mil)(3602mil,3127mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.202mil < 10mil) Between Text "D603" (3485.018mil,3085.005mil) on Top Overlay And Track (3538mil,3074.5mil)(3552.5mil,3060mil) on Top Overlay Silk Text to Silk Clearance [5.202mil]
   Violation between Silk To Silk Clearance Constraint: (8.985mil < 10mil) Between Text "D603" (3485.018mil,3085.005mil) on Top Overlay And Track (3602mil,3127mil)(3602mil,3193mil) on Top Overlay Silk Text to Silk Clearance [8.985mil]
   Violation between Silk To Silk Clearance Constraint: (4.023mil < 10mil) Between Text "D8006" (5486.023mil,3736.005mil) on Top Overlay And Track (5645mil,3250mil)(5645mil,3810mil) on Top Overlay Silk Text to Silk Clearance [4.023mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "JP402" (3618mil,4941mil) on Top Overlay And Track (3195mil,4995mil)(3783.75mil,4995mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.537mil < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (5273.884mil,3861.884mil)(5273.884mil,4061.884mil) on Top Overlay Silk Text to Silk Clearance [9.537mil]
   Violation between Silk To Silk Clearance Constraint: (9.068mil < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (5273.884mil,3861.884mil)(5373.884mil,3861.884mil) on Top Overlay Silk Text to Silk Clearance [9.068mil]
   Violation between Silk To Silk Clearance Constraint: (9.09mil < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (5373.884mil,3861.884mil)(5373.884mil,4061.884mil) on Top Overlay Silk Text to Silk Clearance [9.09mil]
   Violation between Silk To Silk Clearance Constraint: (9.095mil < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (5392mil,3861.884mil)(5392mil,4061.884mil) on Top Overlay Silk Text to Silk Clearance [9.095mil]
   Violation between Silk To Silk Clearance Constraint: (9.068mil < 10mil) Between Text "JP702" (5268.023mil,3813.889mil) on Top Overlay And Track (5392mil,3861.884mil)(5492mil,3861.884mil) on Top Overlay Silk Text to Silk Clearance [9.068mil]
   Violation between Silk To Silk Clearance Constraint: (8.889mil < 10mil) Between Text "JP703" (5508.023mil,3833.889mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [8.889mil]
   Violation between Silk To Silk Clearance Constraint: (8.974mil < 10mil) Between Text "JP703" (5508.023mil,3833.889mil) on Top Overlay And Track (5645mil,3250mil)(5645mil,3810mil) on Top Overlay Silk Text to Silk Clearance [8.974mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP705" (5108.023mil,3813.889mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.329mil < 10mil) Between Text "JP705" (5108.023mil,3813.889mil) on Top Overlay And Track (5156mil,3860.884mil)(5156mil,4060.884mil) on Top Overlay Silk Text to Silk Clearance [8.329mil]
   Violation between Silk To Silk Clearance Constraint: (8.068mil < 10mil) Between Text "JP705" (5108.023mil,3813.889mil) on Top Overlay And Track (5156mil,3860.884mil)(5256mil,3860.884mil) on Top Overlay Silk Text to Silk Clearance [8.068mil]
   Violation between Silk To Silk Clearance Constraint: (9.865mil < 10mil) Between Text "JP705" (5108.023mil,3813.889mil) on Top Overlay And Track (5256mil,3860.884mil)(5256mil,4060.884mil) on Top Overlay Silk Text to Silk Clearance [9.865mil]
   Violation between Silk To Silk Clearance Constraint: (7.073mil < 10mil) Between Text "JP902" (5076mil,1537.543mil) on Top Overlay And Track (5070mil,1583.543mil)(5170mil,1583.543mil) on Top Overlay Silk Text to Silk Clearance [7.073mil]
   Violation between Silk To Silk Clearance Constraint: (7.102mil < 10mil) Between Text "JP902" (5076mil,1537.543mil) on Top Overlay And Track (5170mil,1583.543mil)(5170mil,1783.543mil) on Top Overlay Silk Text to Silk Clearance [7.102mil]
   Violation between Silk To Silk Clearance Constraint: (7.576mil < 10mil) Between Text "P1102" (6396.681mil,3900.003mil) on Top Overlay And Track (6397.244mil,3783.5mil)(6397.244mil,3883.5mil) on Top Overlay Silk Text to Silk Clearance [7.576mil]
   Violation between Silk To Silk Clearance Constraint: (7.566mil < 10mil) Between Text "P1102" (6396.681mil,3900.003mil) on Top Overlay And Track (6397.244mil,3883.5mil)(6697.244mil,3883.5mil) on Top Overlay Silk Text to Silk Clearance [7.566mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P202" (3082mil,2676.063mil) on Top Overlay And Track (3200mil,2045mil)(3200mil,2780mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.079mil < 10mil) Between Text "P501" (5714.995mil,3350.016mil) on Top Overlay And Track (5673mil,3465mil)(5773mil,3465mil) on Top Overlay Silk Text to Silk Clearance [6.079mil]
   Violation between Silk To Silk Clearance Constraint: (2.231mil < 10mil) Between Text "P601" (3270.016mil,3125.005mil) on Top Overlay And Track (3280mil,2820mil)(3280mil,3120mil) on Top Overlay Silk Text to Silk Clearance [2.231mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P601" (3270.016mil,3125.005mil) on Top Overlay And Track (3280mil,3120mil)(3380mil,3120mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.26mil < 10mil) Between Text "P601" (3270.016mil,3125.005mil) on Top Overlay And Track (3380mil,2820mil)(3380mil,3120mil) on Top Overlay Silk Text to Silk Clearance [2.26mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P701" (3338.016mil,3823.889mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.184mil < 10mil) Between Text "P701" (3338.016mil,3823.889mil) on Top Overlay And Track (3280mil,3870mil)(3580mil,3870mil) on Top Overlay Silk Text to Silk Clearance [7.184mil]
   Violation between Silk To Silk Clearance Constraint: (0.005mil < 10mil) Between Text "P8001" (3287.021mil,3765.005mil) on Top Overlay And Track (3200mil,3810mil)(6335mil,3810mil) on Top Overlay Silk Text to Silk Clearance [0.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.842mil < 10mil) Between Text "P8001" (3287.021mil,3765.005mil) on Top Overlay And Track (3280mil,3452mil)(3280mil,3752mil) on Top Overlay Silk Text to Silk Clearance [5.842mil]
   Violation between Silk To Silk Clearance Constraint: (4.068mil < 10mil) Between Text "P8001" (3287.021mil,3765.005mil) on Top Overlay And Track (3280mil,3752mil)(3380mil,3752mil) on Top Overlay Silk Text to Silk Clearance [4.068mil]
   Violation between Silk To Silk Clearance Constraint: (4.219mil < 10mil) Between Text "P8001" (3287.021mil,3765.005mil) on Top Overlay And Track (3380mil,3452mil)(3380mil,3752mil) on Top Overlay Silk Text to Silk Clearance [4.219mil]
   Violation between Silk To Silk Clearance Constraint: (6.068mil < 10mil) Between Text "P901" (4986.016mil,4911.068mil) on Top Overlay And Track (4972mil,4896.063mil)(5072mil,4896.063mil) on Top Overlay Silk Text to Silk Clearance [6.068mil]
   Violation between Silk To Silk Clearance Constraint: (6.588mil < 10mil) Between Text "P901" (4986.016mil,4911.068mil) on Top Overlay And Track (5072mil,4596.063mil)(5072mil,4896.063mil) on Top Overlay Silk Text to Silk Clearance [6.588mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P903" (6856mil,1787mil) on Top Overlay And Text "R911" (6854.995mil,1706.059mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.548mil < 10mil) Between Text "Q904" (3875.018mil,1018.548mil) on Top Overlay And Track (3205mil,1000mil)(7000mil,1000mil) on Top Overlay Silk Text to Silk Clearance [3.548mil]
   Violation between Silk To Silk Clearance Constraint: (3.548mil < 10mil) Between Text "Q905" (4595.018mil,1018.548mil) on Top Overlay And Track (3205mil,1000mil)(7000mil,1000mil) on Top Overlay Silk Text to Silk Clearance [3.548mil]
   Violation between Silk To Silk Clearance Constraint: (9.725mil < 10mil) Between Text "R101" (1588mil,4940.005mil) on Top Overlay And Track (1583mil,4857mil)(1583mil,4923mil) on Top Overlay Silk Text to Silk Clearance [9.725mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "R101" (1588mil,4940.005mil) on Top Overlay And Track (1583mil,4923mil)(1707mil,4923mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (6.127mil < 10mil) Between Text "R102" (2112.517mil,4855.005mil) on Top Overlay And Track (2107mil,4718mil)(2107mil,4842mil) on Top Overlay Silk Text to Silk Clearance [6.127mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "R102" (2112.517mil,4855.005mil) on Top Overlay And Track (2107mil,4842mil)(2173mil,4842mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.005mil < 10mil) Between Text "R102" (2112.517mil,4855.005mil) on Top Overlay And Track (2173mil,4718mil)(2173mil,4842mil) on Top Overlay Silk Text to Silk Clearance [5.005mil]
   Violation between Silk To Silk Clearance Constraint: (4.827mil < 10mil) Between Text "R103" (1587.517mil,4665.005mil) on Top Overlay And Track (1583mil,4587mil)(1583mil,4653mil) on Top Overlay Silk Text to Silk Clearance [4.827mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R103" (1587.517mil,4665.005mil) on Top Overlay And Track (1583mil,4653mil)(1707mil,4653mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (7.32mil < 10mil) Between Text "R104" (1972.517mil,4665.005mil) on Top Overlay And Track (1963mil,4587mil)(1963mil,4653mil) on Top Overlay Silk Text to Silk Clearance [7.32mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R104" (1972.517mil,4665.005mil) on Top Overlay And Track (1963mil,4653mil)(2087mil,4653mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (6.441mil < 10mil) Between Text "R105" (2412.517mil,4665.005mil) on Top Overlay And Track (2404.49mil,4587mil)(2404.49mil,4653mil) on Top Overlay Silk Text to Silk Clearance [6.441mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R105" (2412.517mil,4665.005mil) on Top Overlay And Track (2404.49mil,4653mil)(2528.49mil,4653mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (4.827mil < 10mil) Between Text "R109" (1967.517mil,4299.005mil) on Top Overlay And Track (1963mil,4221mil)(1963mil,4287mil) on Top Overlay Silk Text to Silk Clearance [4.827mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R109" (1967.517mil,4299.005mil) on Top Overlay And Track (1963mil,4287mil)(2087mil,4287mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (3.578mil < 10mil) Between Text "R110" (1871.678mil,4145.003mil) on Top Overlay And Track (1872.99mil,4009.5mil)(1872.99mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [3.578mil]
   Violation between Silk To Silk Clearance Constraint: (3.503mil < 10mil) Between Text "R110" (1871.678mil,4145.003mil) on Top Overlay And Track (1872.99mil,4133.5mil)(1938.99mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [3.503mil]
   Violation between Silk To Silk Clearance Constraint: (4.179mil < 10mil) Between Text "R110" (1871.678mil,4145.003mil) on Top Overlay And Track (1938.99mil,4009.5mil)(1938.99mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [4.179mil]
   Violation between Silk To Silk Clearance Constraint: (9.003mil < 10mil) Between Text "R1101" (6799.987mil,4217.497mil) on Top Overlay And Track (6678mil,4180.5mil)(6802mil,4180.5mil) on Top Overlay Silk Text to Silk Clearance [9.003mil]
   Violation between Silk To Silk Clearance Constraint: (9.122mil < 10mil) Between Text "R1101" (6799.987mil,4217.497mil) on Top Overlay And Track (6802mil,4114.5mil)(6802mil,4180.5mil) on Top Overlay Silk Text to Silk Clearance [9.122mil]
   Violation between Silk To Silk Clearance Constraint: (4.179mil < 10mil) Between Text "R111" (2115.01mil,4145.003mil) on Top Overlay And Track (2111.01mil,4009.5mil)(2111.01mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [4.179mil]
   Violation between Silk To Silk Clearance Constraint: (3.503mil < 10mil) Between Text "R111" (2115.01mil,4145.003mil) on Top Overlay And Track (2111.01mil,4133.5mil)(2177.01mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [3.503mil]
   Violation between Silk To Silk Clearance Constraint: (3.679mil < 10mil) Between Text "R111" (2115.01mil,4145.003mil) on Top Overlay And Track (2177.01mil,4009.5mil)(2177.01mil,4133.5mil) on Top Overlay Silk Text to Silk Clearance [3.679mil]
   Violation between Silk To Silk Clearance Constraint: (8.003mil < 10mil) Between Text "R114" (1871.678mil,3875.003mil) on Top Overlay And Track (1843.99mil,3911mil)(1967.99mil,3911mil) on Top Overlay Silk Text to Silk Clearance [8.003mil]
   Violation between Silk To Silk Clearance Constraint: (8.003mil < 10mil) Between Text "R115" (2131.677mil,3875.003mil) on Top Overlay And Track (2082.01mil,3911mil)(2206.01mil,3911mil) on Top Overlay Silk Text to Silk Clearance [8.003mil]
   Violation between Silk To Silk Clearance Constraint: (9.754mil < 10mil) Between Text "R115" (2131.677mil,3875.003mil) on Top Overlay And Track (2206.01mil,3911mil)(2206.01mil,3977mil) on Top Overlay Silk Text to Silk Clearance [9.754mil]
   Violation between Silk To Silk Clearance Constraint: (5.003mil < 10mil) Between Text "R117" (1991.678mil,3675.003mil) on Top Overlay And Track (1992mil,3708mil)(1992mil,3832mil) on Top Overlay Silk Text to Silk Clearance [5.003mil]
   Violation between Silk To Silk Clearance Constraint: (5.003mil < 10mil) Between Text "R117" (1991.678mil,3675.003mil) on Top Overlay And Track (1992mil,3708mil)(2058mil,3708mil) on Top Overlay Silk Text to Silk Clearance [5.003mil]
   Violation between Silk To Silk Clearance Constraint: (5.003mil < 10mil) Between Text "R117" (1991.678mil,3675.003mil) on Top Overlay And Track (2058mil,3708mil)(2058mil,3832mil) on Top Overlay Silk Text to Silk Clearance [5.003mil]
   Violation between Silk To Silk Clearance Constraint: (3.503mil < 10mil) Between Text "R118" (2436.677mil,3655.003mil) on Top Overlay And Track (2404.49mil,3643.5mil)(2528.49mil,3643.5mil) on Top Overlay Silk Text to Silk Clearance [3.503mil]
   Violation between Silk To Silk Clearance Constraint: (4.003mil < 10mil) Between Text "R119" (1756.678mil,3145.003mil) on Top Overlay And Track (1724.98mil,3133mil)(1848.98mil,3133mil) on Top Overlay Silk Text to Silk Clearance [4.003mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R120" (2140.011mil,3140.003mil) on Top Overlay And Track (2113mil,3133mil)(2237mil,3133mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.521mil < 10mil) Between Text "R122" (2510.011mil,3480.003mil) on Top Overlay And Track (2499.49mil,3435.49mil)(2499.49mil,3559.49mil) on Top Overlay Silk Text to Silk Clearance [2.521mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R124" (1995.011mil,3300.003mil) on Top Overlay And Track (1997mil,3169.5mil)(1997mil,3293.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R124" (1995.011mil,3300.003mil) on Top Overlay And Track (1997mil,3293.5mil)(2063mil,3293.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R124" (1995.011mil,3300.003mil) on Top Overlay And Track (2063mil,3169.5mil)(2063mil,3293.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.003mil < 10mil) Between Text "R125" (1755.011mil,2985.003mil) on Top Overlay And Track (1724.98mil,2973mil)(1848.98mil,2973mil) on Top Overlay Silk Text to Silk Clearance [4.003mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R126" (2120.011mil,2980.003mil) on Top Overlay And Track (2118mil,2849mil)(2118mil,2973mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R126" (2120.011mil,2980.003mil) on Top Overlay And Track (2118mil,2973mil)(2184mil,2973mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R126" (2120.011mil,2980.003mil) on Top Overlay And Track (2184mil,2849mil)(2184mil,2973mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.016mil < 10mil) Between Text "R301" (1615.995mil,1552.016mil) on Top Overlay And Track (1570mil,1668mil)(1636mil,1668mil) on Top Overlay Silk Text to Silk Clearance [8.016mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R401" (3587mil,4599mil) on Top Overlay And Track (3580mil,4552.111mil)(3580mil,4652.111mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.005mil < 10mil) Between Text "R405" (4351.995mil,4597.018mil) on Top Overlay And Track (4369mil,4590mil)(4369mil,4714mil) on Top Overlay Silk Text to Silk Clearance [9.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R501" (5870.016mil,3545.005mil) on Top Overlay And Track (5823.003mil,3540mil)(6031.003mil,3540mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.894mil < 10mil) Between Text "R503" (6494.995mil,3265.018mil) on Top Overlay And Track (6392.03mil,3258mil)(6458.03mil,3258mil) on Top Overlay Silk Text to Silk Clearance [1.894mil]
   Violation between Silk To Silk Clearance Constraint: (5.429mil < 10mil) Between Text "R503" (6494.995mil,3265.018mil) on Top Overlay And Track (6392.03mil,3382mil)(6458.03mil,3382mil) on Top Overlay Silk Text to Silk Clearance [5.429mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R503" (6494.995mil,3265.018mil) on Top Overlay And Track (6458.03mil,3258mil)(6458.03mil,3382mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R602" (4974.995mil,2145.018mil) on Top Overlay And Track (4927mil,2258mil)(4993mil,2258mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R603" (4894.995mil,2145.018mil) on Top Overlay And Track (4843.99mil,2258mil)(4909.99mil,2258mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.003mil < 10mil) Between Text "R603" (4894.995mil,2145.018mil) on Top Overlay And Track (4909.99mil,2258mil)(4909.99mil,2382mil) on Top Overlay Silk Text to Silk Clearance [9.003mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Text "R604" (3485.018mil,3205.005mil) on Top Overlay And Track (3478mil,3127mil)(3478mil,3193mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R604" (3485.018mil,3205.005mil) on Top Overlay And Track (3478mil,3193mil)(3602mil,3193mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (8.985mil < 10mil) Between Text "R604" (3485.018mil,3205.005mil) on Top Overlay And Track (3602mil,3127mil)(3602mil,3193mil) on Top Overlay Silk Text to Silk Clearance [8.985mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Text "R605" (3685.018mil,3105.005mil) on Top Overlay And Track (3678mil,3027mil)(3678mil,3093mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R605" (3685.018mil,3105.005mil) on Top Overlay And Track (3678mil,3093mil)(3802mil,3093mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (8.985mil < 10mil) Between Text "R605" (3685.018mil,3105.005mil) on Top Overlay And Track (3802mil,3027mil)(3802mil,3093mil) on Top Overlay Silk Text to Silk Clearance [8.985mil]
   Violation between Silk To Silk Clearance Constraint: (5.906mil < 10mil) Between Text "R606" (4645.018mil,2625.005mil) on Top Overlay And Track (4638mil,2547mil)(4638mil,2613mil) on Top Overlay Silk Text to Silk Clearance [5.906mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R606" (4645.018mil,2625.005mil) on Top Overlay And Track (4638mil,2613mil)(4762mil,2613mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (8.985mil < 10mil) Between Text "R606" (4645.018mil,2625.005mil) on Top Overlay And Track (4762mil,2547mil)(4762mil,2613mil) on Top Overlay Silk Text to Silk Clearance [8.985mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R701" (5686.995mil,4304.018mil) on Top Overlay And Track (5638mil,4287mil)(5704mil,4287mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R702" (5737.005mil,4146.982mil) on Top Overlay And Track (5724mil,4164mil)(5790mil,4164mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R703" (5825.005mil,4146.982mil) on Top Overlay And Track (5807mil,4164mil)(5873mil,4164mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (7.018mil < 10mil) Between Text "R704" (4020.995mil,3855.902mil) on Top Overlay And Track (3971mil,3980.884mil)(4037mil,3980.884mil) on Top Overlay Silk Text to Silk Clearance [7.018mil]
   Violation between Silk To Silk Clearance Constraint: (7.015mil < 10mil) Between Text "R705" (4125.018mil,3855.889mil) on Top Overlay And Track (4116mil,3897.884mil)(4116mil,3963.884mil) on Top Overlay Silk Text to Silk Clearance [7.014mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R705" (4125.018mil,3855.889mil) on Top Overlay And Track (4116mil,3897.884mil)(4240mil,3897.884mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (5.011mil < 10mil) Between Text "R705" (4125.018mil,3855.889mil) on Top Overlay And Track (4240mil,3897.884mil)(4240mil,3963.884mil) on Top Overlay Silk Text to Silk Clearance [5.011mil]
   Violation between Silk To Silk Clearance Constraint: (2.3mil < 10mil) Between Text "R706" (4121.018mil,4055.889mil) on Top Overlay And Track (4116mil,3980.894mil)(4116mil,4046.894mil) on Top Overlay Silk Text to Silk Clearance [2.3mil]
   Violation between Silk To Silk Clearance Constraint: (0.995mil < 10mil) Between Text "R706" (4121.018mil,4055.889mil) on Top Overlay And Track (4116mil,4046.894mil)(4240mil,4046.894mil) on Top Overlay Silk Text to Silk Clearance [0.995mil]
   Violation between Silk To Silk Clearance Constraint: (8.271mil < 10mil) Between Text "R706" (4121.018mil,4055.889mil) on Top Overlay And Track (4240mil,3980.894mil)(4240mil,4046.894mil) on Top Overlay Silk Text to Silk Clearance [8.271mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R707" (3786.995mil,4292.902mil) on Top Overlay And Track (3745mil,4275.884mil)(3811mil,4275.884mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R708" (3707.995mil,4292.902mil) on Top Overlay And Track (3661mil,4275.884mil)(3727mil,4275.884mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (9.018mil < 10mil) Between Text "R709" (3627.995mil,4292.902mil) on Top Overlay And Track (3578mil,4275.884mil)(3644mil,4275.884mil) on Top Overlay Silk Text to Silk Clearance [9.018mil]
   Violation between Silk To Silk Clearance Constraint: (6.068mil < 10mil) Between Text "R901" (5606.016mil,4541.068mil) on Top Overlay And Track (3200mil,4520mil)(6340mil,4520mil) on Top Overlay Silk Text to Silk Clearance [6.068mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R902" (5990mil,4723.12mil) on Top Overlay And Track (6075.055mil,4747.378mil)(6075.055mil,4867.457mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R908" (4574.995mil,1728.561mil) on Top Overlay And Track (4467mil,1825.543mil)(4533mil,1825.543mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (4.005mil < 10mil) Between Text "R908" (4574.995mil,1728.561mil) on Top Overlay And Track (4533mil,1701.543mil)(4533mil,1825.543mil) on Top Overlay Silk Text to Silk Clearance [4.005mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R911" (6854.995mil,1706.059mil) on Top Overlay And Track (6850mil,1450mil)(6850mil,1750mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R911" (6854.995mil,1706.059mil) on Top Overlay And Track (6850mil,1750mil)(6950mil,1750mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.363mil < 10mil) Between Text "TP1101" (6674.995mil,4362.524mil) on Top Overlay And Track (6678mil,4235.5mil)(6678mil,4359.5mil) on Top Overlay Silk Text to Silk Clearance [5.363mil]
   Violation between Silk To Silk Clearance Constraint: (5.363mil < 10mil) Between Text "TP1101" (6674.995mil,4362.524mil) on Top Overlay And Track (6678mil,4359.5mil)(6744mil,4359.5mil) on Top Overlay Silk Text to Silk Clearance [5.363mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "TP504" (6090.023mil,3385.005mil) on Top Overlay And Track (6242.01mil,3258mil)(6242.01mil,3382mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "TP504" (6090.023mil,3385.005mil) on Top Overlay And Track (6242.01mil,3382mil)(6308.01mil,3382mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.816mil < 10mil) Between Text "TP901" (5461.995mil,4569.142mil) on Top Overlay And Track (5304mil,4703.063mil)(5428mil,4703.063mil) on Top Overlay Silk Text to Silk Clearance [1.816mil]
   Violation between Silk To Silk Clearance Constraint: (1.816mil < 10mil) Between Text "TP901" (5461.995mil,4569.142mil) on Top Overlay And Track (5428mil,4703.063mil)(5428mil,4769.063mil) on Top Overlay Silk Text to Silk Clearance [1.816mil]
   Violation between Silk To Silk Clearance Constraint: (2.26mil < 10mil) Between Text "U301" (1540.5mil,1457.24mil) on Top Overlay And Track (1000mil,1380mil)(1675mil,1380mil) on Top Overlay Silk Text to Silk Clearance [2.26mil]
   Violation between Silk To Silk Clearance Constraint: (1.554mil < 10mil) Between Text "U601" (4230.016mil,2765.005mil) on Top Overlay And Track (4106mil,2809.05mil)(4237.457mil,2809.05mil) on Top Overlay Silk Text to Silk Clearance [1.554mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U601" (4230.016mil,2765.005mil) on Top Overlay And Track (4271.004mil,2561.575mil)(4271.004mil,2758.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U601" (4230.016mil,2765.005mil) on Top Overlay And Track (4271.004mil,2758.425mil)(4333.996mil,2758.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U601" (4230.016mil,2765.005mil) on Top Overlay And Track (4333.996mil,2561.575mil)(4333.996mil,2758.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.505mil < 10mil) Between Text "U701" (4063.016mil,4283.889mil) on Top Overlay And Track (4048mil,4268.384mil)(4068mil,4268.384mil) on Top Overlay Silk Text to Silk Clearance [7.505mil]
   Violation between Silk To Silk Clearance Constraint: (7.505mil < 10mil) Between Text "U701" (4063.016mil,4283.889mil) on Top Overlay And Track (4068mil,4148.384mil)(4068mil,4268.384mil) on Top Overlay Silk Text to Silk Clearance [7.505mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Uklad 9" (5240mil,4925mil) on Top Overlay And Track (3783.75mil,4995mil)(6845mil,4995mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :179

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (4201mil,2900mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (4350mil,2851mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Room PART11_Rectifier (Bounding Region = (6370.244mil, 3772.5mil, 6837.244mil, 4985mil) (InComponentClass('PART11_Rectifier'))
Rule Violations :0

Processing Rule : Room PART3_Volt_Reg (Bounding Region = (1009mil, 1410mil, 3194mil, 1980mil) (InComponentClass('PART3_Volt_Reg'))
Rule Violations :0

Processing Rule : Room PART1_filters (Bounding Region = (1000mil, 2780mil, 3200mil, 5000mil) (InComponentClass('PART1_filters'))
Rule Violations :0

Processing Rule : Room PART7_op_amp (Bounding Region = (3260mil, 3814.884mil, 6258mil, 4530mil) (InComponentClass('PART7_op_amp'))
Rule Violations :0

Processing Rule : Room PART5_Step_Down_PSU (Bounding Region = (5660mil, 1920mil, 7000mil, 3776mil) (InComponentClass('PART5_Step_Down_PSU'))
Rule Violations :0

Processing Rule : Room PART10_Ast_Multivib_w_DC_DC_COnv (Bounding Region = (3260mil, 1000mil, 6980mil, 1903.543mil) (InComponentClass('PART10_Ast_Multivib_w_DC_DC_COnv'))
Rule Violations :0

Processing Rule : Room PART4_CMOS_Driver (Bounding Region = (3253mil, 4537mil, 4958mil, 4990mil) (InComponentClass('PART4_CMOS_Driver'))
Rule Violations :0

Processing Rule : Room PART9_0_Volt_Protec_Simple (Bounding Region = (4961mil, 4530mil, 6356mil, 4951.063mil) (InComponentClass('PART9_0_Volt_Protec_Simple'))
Rule Violations :0

Processing Rule : Room PART2_zener_stab (Bounding Region = (1009mil, 2001.063mil, 3206mil, 2761.063mil) (InComponentClass('PART2_zener_stab'))
Rule Violations :0

Processing Rule : Room PART8_Volt_Multipl (Bounding Region = (3260mil, 3292mil, 5630mil, 3810mil) (InComponentClass('PART8_Volt_Multipl'))
Rule Violations :0

Processing Rule : Room PART6_Step_Up_PSU (Bounding Region = (3260mil, 1940mil, 5400mil, 3277.913mil) (InComponentClass('PART6_Step_Up_PSU'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 974
Waived Violations : 0
Time Elapsed        : 00:00:02