// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Fri May 24 23:25:18 2024
// Host        : Vicky-089f running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {e:/GitHub
//               Projects/216BProject/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_sim_netlist.v}
// Design      : MEMDesign_ArrayTop_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "MEMDesign_ArrayTop_0_0,ArrayTop,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ArrayTop,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module MEMDesign_ArrayTop_0_0
   (clk,
    rst,
    dataOut,
    dataIn,
    configIn,
    controlIn,
    gControlIn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst;
  output [143:0]dataOut;
  input [1727:0]dataIn;
  input [6:0]configIn;
  input [35:0]controlIn;
  input [125:0]gControlIn;

  wire clk;
  wire [6:0]configIn;
  wire [35:0]controlIn;
  wire [1727:0]dataIn;
  wire [143:0]dataOut;
  wire \dataOut[111]_INST_0_i_5_n_0 ;
  wire \dataOut[111]_INST_0_i_6_n_0 ;
  wire \dataOut[111]_INST_0_i_7_n_0 ;
  wire \dataOut[111]_INST_0_i_8_n_0 ;
  wire \dataOut[127]_INST_0_i_5_n_0 ;
  wire \dataOut[127]_INST_0_i_6_n_0 ;
  wire \dataOut[127]_INST_0_i_7_n_0 ;
  wire \dataOut[127]_INST_0_i_8_n_0 ;
  wire \dataOut[143]_INST_0_i_5_n_0 ;
  wire \dataOut[143]_INST_0_i_6_n_0 ;
  wire \dataOut[143]_INST_0_i_7_n_0 ;
  wire \dataOut[143]_INST_0_i_8_n_0 ;
  wire \dataOut[15]_INST_0_i_5_n_0 ;
  wire \dataOut[15]_INST_0_i_6_n_0 ;
  wire \dataOut[15]_INST_0_i_7_n_0 ;
  wire \dataOut[15]_INST_0_i_8_n_0 ;
  wire \dataOut[31]_INST_0_i_5_n_0 ;
  wire \dataOut[31]_INST_0_i_6_n_0 ;
  wire \dataOut[31]_INST_0_i_7_n_0 ;
  wire \dataOut[31]_INST_0_i_8_n_0 ;
  wire \dataOut[47]_INST_0_i_5_n_0 ;
  wire \dataOut[47]_INST_0_i_6_n_0 ;
  wire \dataOut[47]_INST_0_i_7_n_0 ;
  wire \dataOut[47]_INST_0_i_8_n_0 ;
  wire \dataOut[63]_INST_0_i_5_n_0 ;
  wire \dataOut[63]_INST_0_i_6_n_0 ;
  wire \dataOut[63]_INST_0_i_7_n_0 ;
  wire \dataOut[63]_INST_0_i_8_n_0 ;
  wire \dataOut[79]_INST_0_i_5_n_0 ;
  wire \dataOut[79]_INST_0_i_6_n_0 ;
  wire \dataOut[79]_INST_0_i_7_n_0 ;
  wire \dataOut[79]_INST_0_i_8_n_0 ;
  wire \dataOut[95]_INST_0_i_5_n_0 ;
  wire \dataOut[95]_INST_0_i_6_n_0 ;
  wire \dataOut[95]_INST_0_i_7_n_0 ;
  wire \dataOut[95]_INST_0_i_8_n_0 ;
  wire [125:0]gControlIn;
  wire rst;

  FDCE \dataOut[111]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[111]_INST_0_i_5_n_0 ));
  FDCE \dataOut[111]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[111]_INST_0_i_6_n_0 ));
  FDCE \dataOut[111]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[111]_INST_0_i_7_n_0 ));
  FDCE \dataOut[111]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[111]_INST_0_i_8_n_0 ));
  FDCE \dataOut[127]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[127]_INST_0_i_5_n_0 ));
  FDCE \dataOut[127]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[127]_INST_0_i_6_n_0 ));
  FDCE \dataOut[127]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[127]_INST_0_i_7_n_0 ));
  FDCE \dataOut[127]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[127]_INST_0_i_8_n_0 ));
  FDCE \dataOut[143]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[143]_INST_0_i_5_n_0 ));
  FDCE \dataOut[143]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[143]_INST_0_i_6_n_0 ));
  FDCE \dataOut[143]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[143]_INST_0_i_7_n_0 ));
  FDCE \dataOut[143]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[143]_INST_0_i_8_n_0 ));
  FDCE \dataOut[15]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[15]_INST_0_i_5_n_0 ));
  FDCE \dataOut[15]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[15]_INST_0_i_6_n_0 ));
  FDCE \dataOut[15]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[15]_INST_0_i_7_n_0 ));
  FDCE \dataOut[15]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[15]_INST_0_i_8_n_0 ));
  FDCE \dataOut[31]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[31]_INST_0_i_5_n_0 ));
  FDCE \dataOut[31]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[31]_INST_0_i_6_n_0 ));
  FDCE \dataOut[31]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[31]_INST_0_i_7_n_0 ));
  FDCE \dataOut[31]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[31]_INST_0_i_8_n_0 ));
  FDCE \dataOut[47]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[47]_INST_0_i_5_n_0 ));
  FDCE \dataOut[47]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[47]_INST_0_i_6_n_0 ));
  FDCE \dataOut[47]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[47]_INST_0_i_7_n_0 ));
  FDCE \dataOut[47]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[47]_INST_0_i_8_n_0 ));
  FDCE \dataOut[63]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[63]_INST_0_i_5_n_0 ));
  FDCE \dataOut[63]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[63]_INST_0_i_6_n_0 ));
  FDCE \dataOut[63]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[63]_INST_0_i_7_n_0 ));
  FDCE \dataOut[63]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[63]_INST_0_i_8_n_0 ));
  FDCE \dataOut[79]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[79]_INST_0_i_5_n_0 ));
  FDCE \dataOut[79]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[79]_INST_0_i_6_n_0 ));
  FDCE \dataOut[79]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[79]_INST_0_i_7_n_0 ));
  FDCE \dataOut[79]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[79]_INST_0_i_8_n_0 ));
  FDCE \dataOut[95]_INST_0_i_5 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[95]_INST_0_i_5_n_0 ));
  FDCE \dataOut[95]_INST_0_i_6 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[95]_INST_0_i_6_n_0 ));
  FDCE \dataOut[95]_INST_0_i_7 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[95]_INST_0_i_7_n_0 ));
  FDCE \dataOut[95]_INST_0_i_8 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(1'b1),
        .Q(\dataOut[95]_INST_0_i_8_n_0 ));
  MEMDesign_ArrayTop_0_0_ArrayTop inst
       (.clk(clk),
        .configIn(configIn),
        .controlIn(controlIn),
        .dataIn(dataIn),
        .dataOut(dataOut),
        .gControlIn(gControlIn),
        .\iReg_reg[15] (\dataOut[15]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_0 (\dataOut[31]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_1 (\dataOut[15]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_10 (\dataOut[79]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_11 (\dataOut[31]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_12 (\dataOut[47]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_13 (\dataOut[47]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_14 (\dataOut[63]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_15 (\dataOut[63]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_16 (\dataOut[79]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_17 (\dataOut[79]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_18 (\dataOut[95]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_19 (\dataOut[95]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_2 (\dataOut[31]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_20 (\dataOut[63]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_21 (\dataOut[111]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_22 (\dataOut[127]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_23 (\dataOut[127]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_24 (\dataOut[95]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_25 (\dataOut[95]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_26 (\dataOut[111]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_27 (\dataOut[143]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_28 (\dataOut[143]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_29 (\dataOut[111]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_3 (\dataOut[47]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_30 (\dataOut[111]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_31 (\dataOut[127]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_32 (\dataOut[127]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_33 (\dataOut[143]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_34 (\dataOut[143]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_4 (\dataOut[47]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_5 (\dataOut[15]_INST_0_i_6_n_0 ),
        .\iReg_reg[15]_6 (\dataOut[63]_INST_0_i_7_n_0 ),
        .\iReg_reg[15]_7 (\dataOut[15]_INST_0_i_5_n_0 ),
        .\iReg_reg[15]_8 (\dataOut[79]_INST_0_i_8_n_0 ),
        .\iReg_reg[15]_9 (\dataOut[31]_INST_0_i_6_n_0 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "ArrayTop" *) 
module MEMDesign_ArrayTop_0_0_ArrayTop
   (dataOut,
    gControlIn,
    dataIn,
    clk,
    rst,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[15]_2 ,
    \iReg_reg[15]_3 ,
    \iReg_reg[15]_4 ,
    \iReg_reg[15]_5 ,
    \iReg_reg[15]_6 ,
    \iReg_reg[15]_7 ,
    \iReg_reg[15]_8 ,
    \iReg_reg[15]_9 ,
    \iReg_reg[15]_10 ,
    \iReg_reg[15]_11 ,
    \iReg_reg[15]_12 ,
    \iReg_reg[15]_13 ,
    \iReg_reg[15]_14 ,
    \iReg_reg[15]_15 ,
    \iReg_reg[15]_16 ,
    \iReg_reg[15]_17 ,
    \iReg_reg[15]_18 ,
    \iReg_reg[15]_19 ,
    \iReg_reg[15]_20 ,
    \iReg_reg[15]_21 ,
    \iReg_reg[15]_22 ,
    \iReg_reg[15]_23 ,
    \iReg_reg[15]_24 ,
    \iReg_reg[15]_25 ,
    \iReg_reg[15]_26 ,
    \iReg_reg[15]_27 ,
    \iReg_reg[15]_28 ,
    \iReg_reg[15]_29 ,
    \iReg_reg[15]_30 ,
    \iReg_reg[15]_31 ,
    \iReg_reg[15]_32 ,
    \iReg_reg[15]_33 ,
    \iReg_reg[15]_34 ,
    configIn,
    controlIn);
  output [143:0]dataOut;
  input [125:0]gControlIn;
  input [1727:0]dataIn;
  input clk;
  input rst;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input \iReg_reg[15]_2 ;
  input \iReg_reg[15]_3 ;
  input \iReg_reg[15]_4 ;
  input \iReg_reg[15]_5 ;
  input \iReg_reg[15]_6 ;
  input \iReg_reg[15]_7 ;
  input \iReg_reg[15]_8 ;
  input \iReg_reg[15]_9 ;
  input \iReg_reg[15]_10 ;
  input \iReg_reg[15]_11 ;
  input \iReg_reg[15]_12 ;
  input \iReg_reg[15]_13 ;
  input \iReg_reg[15]_14 ;
  input \iReg_reg[15]_15 ;
  input \iReg_reg[15]_16 ;
  input \iReg_reg[15]_17 ;
  input \iReg_reg[15]_18 ;
  input \iReg_reg[15]_19 ;
  input \iReg_reg[15]_20 ;
  input \iReg_reg[15]_21 ;
  input \iReg_reg[15]_22 ;
  input \iReg_reg[15]_23 ;
  input \iReg_reg[15]_24 ;
  input \iReg_reg[15]_25 ;
  input \iReg_reg[15]_26 ;
  input \iReg_reg[15]_27 ;
  input \iReg_reg[15]_28 ;
  input \iReg_reg[15]_29 ;
  input \iReg_reg[15]_30 ;
  input \iReg_reg[15]_31 ;
  input \iReg_reg[15]_32 ;
  input \iReg_reg[15]_33 ;
  input \iReg_reg[15]_34 ;
  input [6:0]configIn;
  input [35:0]controlIn;

  wire [3:0]DataIn_1;
  wire MS_ConfigS1_0_n_0;
  wire MS_ConfigS1_0_n_1;
  wire MS_ConfigS1_0_n_2;
  wire MS_ConfigS1_0_n_3;
  wire MS_ConfigS1_0_n_4;
  wire MS_ConfigS1_0_n_5;
  wire MS_ConfigS1_0_n_6;
  wire MS_ConfigS2_0_n_0;
  wire MS_ConfigS2_0_n_1;
  wire MS_ConfigS2_0_n_2;
  wire MS_ConfigS2_0_n_3;
  wire MS_ConfigS2_0_n_4;
  wire MS_ConfigS2_0_n_5;
  wire MS_ConfigS2_0_n_6;
  wire MS_EnS1_0_n_10;
  wire MS_EnS1_0_n_11;
  wire MS_EnS1_0_n_12;
  wire MS_EnS1_0_n_13;
  wire MS_EnS1_0_n_14;
  wire MS_EnS1_0_n_15;
  wire MS_EnS1_0_n_4;
  wire MS_EnS1_0_n_5;
  wire MS_EnS1_0_n_6;
  wire MS_EnS1_0_n_7;
  wire MS_EnS1_0_n_8;
  wire MS_EnS1_0_n_9;
  wire MS_EnS1_1_n_0;
  wire MS_EnS1_1_n_1;
  wire MS_EnS1_1_n_10;
  wire MS_EnS1_1_n_11;
  wire MS_EnS1_1_n_12;
  wire MS_EnS1_1_n_13;
  wire MS_EnS1_1_n_14;
  wire MS_EnS1_1_n_15;
  wire MS_EnS1_1_n_2;
  wire MS_EnS1_1_n_3;
  wire MS_EnS1_1_n_4;
  wire MS_EnS1_1_n_5;
  wire MS_EnS1_1_n_6;
  wire MS_EnS1_1_n_7;
  wire MS_EnS1_1_n_8;
  wire MS_EnS1_1_n_9;
  wire MS_EnS1_2_n_0;
  wire MS_EnS1_2_n_1;
  wire MS_EnS1_2_n_2;
  wire MS_EnS1_2_n_3;
  wire MS_EnS2_0_n_0;
  wire MS_EnS2_0_n_1;
  wire MS_EnS2_0_n_10;
  wire MS_EnS2_0_n_11;
  wire MS_EnS2_0_n_12;
  wire MS_EnS2_0_n_13;
  wire MS_EnS2_0_n_14;
  wire MS_EnS2_0_n_15;
  wire MS_EnS2_0_n_16;
  wire MS_EnS2_0_n_17;
  wire MS_EnS2_0_n_18;
  wire MS_EnS2_0_n_19;
  wire MS_EnS2_0_n_2;
  wire MS_EnS2_0_n_20;
  wire MS_EnS2_0_n_21;
  wire MS_EnS2_0_n_22;
  wire MS_EnS2_0_n_23;
  wire MS_EnS2_0_n_24;
  wire MS_EnS2_0_n_25;
  wire MS_EnS2_0_n_26;
  wire MS_EnS2_0_n_27;
  wire MS_EnS2_0_n_28;
  wire MS_EnS2_0_n_29;
  wire MS_EnS2_0_n_3;
  wire MS_EnS2_0_n_30;
  wire MS_EnS2_0_n_31;
  wire MS_EnS2_0_n_32;
  wire MS_EnS2_0_n_33;
  wire MS_EnS2_0_n_34;
  wire MS_EnS2_0_n_35;
  wire MS_EnS2_0_n_4;
  wire MS_EnS2_0_n_5;
  wire MS_EnS2_0_n_6;
  wire MS_EnS2_0_n_7;
  wire MS_EnS2_0_n_8;
  wire MS_EnS2_0_n_9;
  wire [6:0]MS_OConfigS0_w8;
  wire [3:0]MS_OEnS0_w0;
  wire [3:0]MS_OEnS0_w1;
  wire [3:0]MS_OEnS0_w2;
  wire [3:0]MS_OEnS0_w3;
  wire [3:0]MS_OEnS0_w4;
  wire [3:0]MS_OEnS0_w5;
  wire [3:0]MS_OEnS0_w6;
  wire [3:0]MS_OEnS0_w7;
  wire [3:0]MS_OEnS0_w8;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V1_2_VSTop_n_0;
  wire V1_2_VSTop_n_1;
  wire V1_2_VSTop_n_10;
  wire V1_2_VSTop_n_11;
  wire V1_2_VSTop_n_12;
  wire V1_2_VSTop_n_13;
  wire V1_2_VSTop_n_14;
  wire V1_2_VSTop_n_15;
  wire V1_2_VSTop_n_2;
  wire V1_2_VSTop_n_3;
  wire V1_2_VSTop_n_4;
  wire V1_2_VSTop_n_5;
  wire V1_2_VSTop_n_6;
  wire V1_2_VSTop_n_7;
  wire V1_2_VSTop_n_8;
  wire V1_2_VSTop_n_9;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V1_3_VSTop_n_0;
  wire V1_3_VSTop_n_1;
  wire V1_3_VSTop_n_10;
  wire V1_3_VSTop_n_11;
  wire V1_3_VSTop_n_12;
  wire V1_3_VSTop_n_13;
  wire V1_3_VSTop_n_14;
  wire V1_3_VSTop_n_15;
  wire V1_3_VSTop_n_2;
  wire V1_3_VSTop_n_3;
  wire V1_3_VSTop_n_4;
  wire V1_3_VSTop_n_5;
  wire V1_3_VSTop_n_6;
  wire V1_3_VSTop_n_7;
  wire V1_3_VSTop_n_8;
  wire V1_3_VSTop_n_9;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V1_4_VSTop_n_0;
  wire V1_4_VSTop_n_1;
  wire V1_4_VSTop_n_10;
  wire V1_4_VSTop_n_11;
  wire V1_4_VSTop_n_12;
  wire V1_4_VSTop_n_13;
  wire V1_4_VSTop_n_14;
  wire V1_4_VSTop_n_15;
  wire V1_4_VSTop_n_2;
  wire V1_4_VSTop_n_3;
  wire V1_4_VSTop_n_4;
  wire V1_4_VSTop_n_5;
  wire V1_4_VSTop_n_6;
  wire V1_4_VSTop_n_7;
  wire V1_4_VSTop_n_8;
  wire V1_4_VSTop_n_9;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire V2_0_VSTop_n_0;
  wire V2_0_VSTop_n_1;
  wire V2_0_VSTop_n_10;
  wire V2_0_VSTop_n_11;
  wire V2_0_VSTop_n_12;
  wire V2_0_VSTop_n_13;
  wire V2_0_VSTop_n_14;
  wire V2_0_VSTop_n_15;
  wire V2_0_VSTop_n_2;
  wire V2_0_VSTop_n_3;
  wire V2_0_VSTop_n_4;
  wire V2_0_VSTop_n_5;
  wire V2_0_VSTop_n_6;
  wire V2_0_VSTop_n_7;
  wire V2_0_VSTop_n_8;
  wire V2_0_VSTop_n_9;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V2_2_VSTop_n_0;
  wire V2_2_VSTop_n_1;
  wire V2_2_VSTop_n_10;
  wire V2_2_VSTop_n_11;
  wire V2_2_VSTop_n_12;
  wire V2_2_VSTop_n_13;
  wire V2_2_VSTop_n_14;
  wire V2_2_VSTop_n_15;
  wire V2_2_VSTop_n_2;
  wire V2_2_VSTop_n_3;
  wire V2_2_VSTop_n_4;
  wire V2_2_VSTop_n_5;
  wire V2_2_VSTop_n_6;
  wire V2_2_VSTop_n_7;
  wire V2_2_VSTop_n_8;
  wire V2_2_VSTop_n_9;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V2_3_VSTop_n_0;
  wire V2_3_VSTop_n_1;
  wire V2_3_VSTop_n_10;
  wire V2_3_VSTop_n_11;
  wire V2_3_VSTop_n_12;
  wire V2_3_VSTop_n_13;
  wire V2_3_VSTop_n_14;
  wire V2_3_VSTop_n_15;
  wire V2_3_VSTop_n_2;
  wire V2_3_VSTop_n_3;
  wire V2_3_VSTop_n_4;
  wire V2_3_VSTop_n_5;
  wire V2_3_VSTop_n_6;
  wire V2_3_VSTop_n_7;
  wire V2_3_VSTop_n_8;
  wire V2_3_VSTop_n_9;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V2_4_VSTop_n_0;
  wire V2_4_VSTop_n_1;
  wire V2_4_VSTop_n_10;
  wire V2_4_VSTop_n_11;
  wire V2_4_VSTop_n_12;
  wire V2_4_VSTop_n_13;
  wire V2_4_VSTop_n_14;
  wire V2_4_VSTop_n_15;
  wire V2_4_VSTop_n_16;
  wire V2_4_VSTop_n_17;
  wire V2_4_VSTop_n_18;
  wire V2_4_VSTop_n_19;
  wire V2_4_VSTop_n_2;
  wire V2_4_VSTop_n_20;
  wire V2_4_VSTop_n_21;
  wire V2_4_VSTop_n_22;
  wire V2_4_VSTop_n_23;
  wire V2_4_VSTop_n_24;
  wire V2_4_VSTop_n_25;
  wire V2_4_VSTop_n_26;
  wire V2_4_VSTop_n_27;
  wire V2_4_VSTop_n_28;
  wire V2_4_VSTop_n_29;
  wire V2_4_VSTop_n_3;
  wire V2_4_VSTop_n_30;
  wire V2_4_VSTop_n_31;
  wire V2_4_VSTop_n_4;
  wire V2_4_VSTop_n_5;
  wire V2_4_VSTop_n_6;
  wire V2_4_VSTop_n_7;
  wire V2_4_VSTop_n_8;
  wire V2_4_VSTop_n_9;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire V3_0_VSTop_n_0;
  wire V3_0_VSTop_n_1;
  wire V3_0_VSTop_n_10;
  wire V3_0_VSTop_n_11;
  wire V3_0_VSTop_n_12;
  wire V3_0_VSTop_n_13;
  wire V3_0_VSTop_n_14;
  wire V3_0_VSTop_n_15;
  wire V3_0_VSTop_n_2;
  wire V3_0_VSTop_n_3;
  wire V3_0_VSTop_n_4;
  wire V3_0_VSTop_n_5;
  wire V3_0_VSTop_n_6;
  wire V3_0_VSTop_n_7;
  wire V3_0_VSTop_n_8;
  wire V3_0_VSTop_n_9;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V3_2_VSTop_n_0;
  wire V3_2_VSTop_n_1;
  wire V3_2_VSTop_n_10;
  wire V3_2_VSTop_n_11;
  wire V3_2_VSTop_n_12;
  wire V3_2_VSTop_n_13;
  wire V3_2_VSTop_n_14;
  wire V3_2_VSTop_n_15;
  wire V3_2_VSTop_n_2;
  wire V3_2_VSTop_n_3;
  wire V3_2_VSTop_n_4;
  wire V3_2_VSTop_n_5;
  wire V3_2_VSTop_n_6;
  wire V3_2_VSTop_n_7;
  wire V3_2_VSTop_n_8;
  wire V3_2_VSTop_n_9;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V3_3_VSTop_n_0;
  wire V3_3_VSTop_n_1;
  wire V3_3_VSTop_n_10;
  wire V3_3_VSTop_n_11;
  wire V3_3_VSTop_n_12;
  wire V3_3_VSTop_n_13;
  wire V3_3_VSTop_n_14;
  wire V3_3_VSTop_n_15;
  wire V3_3_VSTop_n_2;
  wire V3_3_VSTop_n_3;
  wire V3_3_VSTop_n_4;
  wire V3_3_VSTop_n_5;
  wire V3_3_VSTop_n_6;
  wire V3_3_VSTop_n_7;
  wire V3_3_VSTop_n_8;
  wire V3_3_VSTop_n_9;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V3_4_VSTop_n_0;
  wire V3_4_VSTop_n_1;
  wire V3_4_VSTop_n_10;
  wire V3_4_VSTop_n_11;
  wire V3_4_VSTop_n_12;
  wire V3_4_VSTop_n_13;
  wire V3_4_VSTop_n_14;
  wire V3_4_VSTop_n_15;
  wire V3_4_VSTop_n_16;
  wire V3_4_VSTop_n_17;
  wire V3_4_VSTop_n_18;
  wire V3_4_VSTop_n_19;
  wire V3_4_VSTop_n_2;
  wire V3_4_VSTop_n_20;
  wire V3_4_VSTop_n_21;
  wire V3_4_VSTop_n_22;
  wire V3_4_VSTop_n_23;
  wire V3_4_VSTop_n_24;
  wire V3_4_VSTop_n_25;
  wire V3_4_VSTop_n_26;
  wire V3_4_VSTop_n_27;
  wire V3_4_VSTop_n_28;
  wire V3_4_VSTop_n_29;
  wire V3_4_VSTop_n_3;
  wire V3_4_VSTop_n_30;
  wire V3_4_VSTop_n_31;
  wire V3_4_VSTop_n_4;
  wire V3_4_VSTop_n_5;
  wire V3_4_VSTop_n_6;
  wire V3_4_VSTop_n_7;
  wire V3_4_VSTop_n_8;
  wire V3_4_VSTop_n_9;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire V4_0_VSTop_n_0;
  wire V4_0_VSTop_n_1;
  wire V4_0_VSTop_n_10;
  wire V4_0_VSTop_n_11;
  wire V4_0_VSTop_n_12;
  wire V4_0_VSTop_n_13;
  wire V4_0_VSTop_n_14;
  wire V4_0_VSTop_n_15;
  wire V4_0_VSTop_n_2;
  wire V4_0_VSTop_n_3;
  wire V4_0_VSTop_n_4;
  wire V4_0_VSTop_n_5;
  wire V4_0_VSTop_n_6;
  wire V4_0_VSTop_n_7;
  wire V4_0_VSTop_n_8;
  wire V4_0_VSTop_n_9;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V4_4_VSTop_n_0;
  wire V4_4_VSTop_n_1;
  wire V4_4_VSTop_n_10;
  wire V4_4_VSTop_n_11;
  wire V4_4_VSTop_n_12;
  wire V4_4_VSTop_n_13;
  wire V4_4_VSTop_n_14;
  wire V4_4_VSTop_n_15;
  wire V4_4_VSTop_n_2;
  wire V4_4_VSTop_n_3;
  wire V4_4_VSTop_n_4;
  wire V4_4_VSTop_n_5;
  wire V4_4_VSTop_n_6;
  wire V4_4_VSTop_n_7;
  wire V4_4_VSTop_n_8;
  wire V4_4_VSTop_n_9;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire V5_0_VSTop_n_0;
  wire V5_0_VSTop_n_1;
  wire V5_0_VSTop_n_10;
  wire V5_0_VSTop_n_11;
  wire V5_0_VSTop_n_12;
  wire V5_0_VSTop_n_13;
  wire V5_0_VSTop_n_14;
  wire V5_0_VSTop_n_15;
  wire V5_0_VSTop_n_2;
  wire V5_0_VSTop_n_3;
  wire V5_0_VSTop_n_4;
  wire V5_0_VSTop_n_5;
  wire V5_0_VSTop_n_6;
  wire V5_0_VSTop_n_7;
  wire V5_0_VSTop_n_8;
  wire V5_0_VSTop_n_9;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V5_1_VSTop_n_0;
  wire V5_1_VSTop_n_1;
  wire V5_1_VSTop_n_10;
  wire V5_1_VSTop_n_11;
  wire V5_1_VSTop_n_12;
  wire V5_1_VSTop_n_13;
  wire V5_1_VSTop_n_14;
  wire V5_1_VSTop_n_15;
  wire V5_1_VSTop_n_2;
  wire V5_1_VSTop_n_3;
  wire V5_1_VSTop_n_4;
  wire V5_1_VSTop_n_5;
  wire V5_1_VSTop_n_6;
  wire V5_1_VSTop_n_7;
  wire V5_1_VSTop_n_8;
  wire V5_1_VSTop_n_9;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V5_2_VSTop_n_0;
  wire V5_2_VSTop_n_1;
  wire V5_2_VSTop_n_10;
  wire V5_2_VSTop_n_11;
  wire V5_2_VSTop_n_12;
  wire V5_2_VSTop_n_13;
  wire V5_2_VSTop_n_14;
  wire V5_2_VSTop_n_15;
  wire V5_2_VSTop_n_2;
  wire V5_2_VSTop_n_3;
  wire V5_2_VSTop_n_4;
  wire V5_2_VSTop_n_5;
  wire V5_2_VSTop_n_6;
  wire V5_2_VSTop_n_7;
  wire V5_2_VSTop_n_8;
  wire V5_2_VSTop_n_9;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V5_3_VSTop_n_0;
  wire V5_3_VSTop_n_1;
  wire V5_3_VSTop_n_10;
  wire V5_3_VSTop_n_11;
  wire V5_3_VSTop_n_12;
  wire V5_3_VSTop_n_13;
  wire V5_3_VSTop_n_14;
  wire V5_3_VSTop_n_15;
  wire V5_3_VSTop_n_2;
  wire V5_3_VSTop_n_3;
  wire V5_3_VSTop_n_4;
  wire V5_3_VSTop_n_5;
  wire V5_3_VSTop_n_6;
  wire V5_3_VSTop_n_7;
  wire V5_3_VSTop_n_8;
  wire V5_3_VSTop_n_9;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire V5_4_VSTop_n_0;
  wire V5_4_VSTop_n_1;
  wire V5_4_VSTop_n_10;
  wire V5_4_VSTop_n_11;
  wire V5_4_VSTop_n_12;
  wire V5_4_VSTop_n_13;
  wire V5_4_VSTop_n_14;
  wire V5_4_VSTop_n_15;
  wire V5_4_VSTop_n_2;
  wire V5_4_VSTop_n_3;
  wire V5_4_VSTop_n_4;
  wire V5_4_VSTop_n_5;
  wire V5_4_VSTop_n_6;
  wire V5_4_VSTop_n_7;
  wire V5_4_VSTop_n_8;
  wire V5_4_VSTop_n_9;
  wire clk;
  wire [6:0]configIn;
  wire [35:0]controlIn;
  wire [1727:0]dataIn;
  wire [143:0]dataOut;
  wire [125:0]gControlIn;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[15]_10 ;
  wire \iReg_reg[15]_11 ;
  wire \iReg_reg[15]_12 ;
  wire \iReg_reg[15]_13 ;
  wire \iReg_reg[15]_14 ;
  wire \iReg_reg[15]_15 ;
  wire \iReg_reg[15]_16 ;
  wire \iReg_reg[15]_17 ;
  wire \iReg_reg[15]_18 ;
  wire \iReg_reg[15]_19 ;
  wire \iReg_reg[15]_2 ;
  wire \iReg_reg[15]_20 ;
  wire \iReg_reg[15]_21 ;
  wire \iReg_reg[15]_22 ;
  wire \iReg_reg[15]_23 ;
  wire \iReg_reg[15]_24 ;
  wire \iReg_reg[15]_25 ;
  wire \iReg_reg[15]_26 ;
  wire \iReg_reg[15]_27 ;
  wire \iReg_reg[15]_28 ;
  wire \iReg_reg[15]_29 ;
  wire \iReg_reg[15]_3 ;
  wire \iReg_reg[15]_30 ;
  wire \iReg_reg[15]_31 ;
  wire \iReg_reg[15]_32 ;
  wire \iReg_reg[15]_33 ;
  wire \iReg_reg[15]_34 ;
  wire \iReg_reg[15]_4 ;
  wire \iReg_reg[15]_5 ;
  wire \iReg_reg[15]_6 ;
  wire \iReg_reg[15]_7 ;
  wire \iReg_reg[15]_8 ;
  wire \iReg_reg[15]_9 ;
  wire rst;
  wire [0:0]sel;
  wire [0:0]sel_0;
  wire [0:0]sel_1;
  wire [0:0]sel_10;
  wire [0:0]sel_11;
  wire [0:0]sel_12;
  wire [0:0]sel_13;
  wire [0:0]sel_14;
  wire [0:0]sel_15;
  wire [0:0]sel_16;
  wire [0:0]sel_17;
  wire [0:0]sel_18;
  wire [0:0]sel_2;
  wire [0:0]sel_3;
  wire [0:0]sel_4;
  wire [0:0]sel_5;
  wire [0:0]sel_6;
  wire [0:0]sel_7;
  wire [0:0]sel_8;
  wire [0:0]sel_9;

  MEMDesign_ArrayTop_0_0_HA_Reg MS_ConfigS0_0
       (.Q(MS_OConfigS0_w8),
        .clk(clk),
        .\iReg_reg[6]_0 ({MS_ConfigS1_0_n_0,MS_ConfigS1_0_n_1,MS_ConfigS1_0_n_2,MS_ConfigS1_0_n_3,MS_ConfigS1_0_n_4,MS_ConfigS1_0_n_5,MS_ConfigS1_0_n_6}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg_0 MS_ConfigS1_0
       (.Q({MS_ConfigS1_0_n_0,MS_ConfigS1_0_n_1,MS_ConfigS1_0_n_2,MS_ConfigS1_0_n_3,MS_ConfigS1_0_n_4,MS_ConfigS1_0_n_5,MS_ConfigS1_0_n_6}),
        .clk(clk),
        .\iReg_reg[6]_0 ({MS_ConfigS2_0_n_0,MS_ConfigS2_0_n_1,MS_ConfigS2_0_n_2,MS_ConfigS2_0_n_3,MS_ConfigS2_0_n_4,MS_ConfigS2_0_n_5,MS_ConfigS2_0_n_6}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg_1 MS_ConfigS2_0
       (.Q({MS_ConfigS2_0_n_0,MS_ConfigS2_0_n_1,MS_ConfigS2_0_n_2,MS_ConfigS2_0_n_3,MS_ConfigS2_0_n_4,MS_ConfigS2_0_n_5,MS_ConfigS2_0_n_6}),
        .clk(clk),
        .configIn(configIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0 MS_EnS0_0
       (.Q(MS_OEnS0_w0),
        .clk(clk),
        .\iReg_reg[3]_0 (DataIn_1),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2 MS_EnS0_1
       (.Q(MS_OEnS0_w1),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_0_n_4,MS_EnS1_0_n_5,MS_EnS1_0_n_6,MS_EnS1_0_n_7}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3 MS_EnS0_2
       (.Q(MS_OEnS0_w2),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_0_n_8,MS_EnS1_0_n_9,MS_EnS1_0_n_10,MS_EnS1_0_n_11}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4 MS_EnS0_3
       (.Q(MS_OEnS0_w3),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_0_n_12,MS_EnS1_0_n_13,MS_EnS1_0_n_14,MS_EnS1_0_n_15}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5 MS_EnS0_4
       (.Q(MS_OEnS0_w4),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_1_n_0,MS_EnS1_1_n_1,MS_EnS1_1_n_2,MS_EnS1_1_n_3}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6 MS_EnS0_5
       (.Q(MS_OEnS0_w5),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_1_n_4,MS_EnS1_1_n_5,MS_EnS1_1_n_6,MS_EnS1_1_n_7}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7 MS_EnS0_6
       (.Q(MS_OEnS0_w6),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_1_n_8,MS_EnS1_1_n_9,MS_EnS1_1_n_10,MS_EnS1_1_n_11}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8 MS_EnS0_7
       (.Q(MS_OEnS0_w7),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_1_n_12,MS_EnS1_1_n_13,MS_EnS1_1_n_14,MS_EnS1_1_n_15}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9 MS_EnS0_8
       (.Q(MS_OEnS0_w8),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS1_2_n_0,MS_EnS1_2_n_1,MS_EnS1_2_n_2,MS_EnS1_2_n_3}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1 MS_EnS1_0
       (.Q({DataIn_1,MS_EnS1_0_n_4,MS_EnS1_0_n_5,MS_EnS1_0_n_6,MS_EnS1_0_n_7,MS_EnS1_0_n_8,MS_EnS1_0_n_9,MS_EnS1_0_n_10,MS_EnS1_0_n_11,MS_EnS1_0_n_12,MS_EnS1_0_n_13,MS_EnS1_0_n_14,MS_EnS1_0_n_15}),
        .clk(clk),
        .\iReg_reg[15]_0 ({MS_EnS2_0_n_0,MS_EnS2_0_n_1,MS_EnS2_0_n_2,MS_EnS2_0_n_3,MS_EnS2_0_n_4,MS_EnS2_0_n_5,MS_EnS2_0_n_6,MS_EnS2_0_n_7,MS_EnS2_0_n_8,MS_EnS2_0_n_9,MS_EnS2_0_n_10,MS_EnS2_0_n_11,MS_EnS2_0_n_12,MS_EnS2_0_n_13,MS_EnS2_0_n_14,MS_EnS2_0_n_15}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10 MS_EnS1_1
       (.Q({MS_EnS1_1_n_0,MS_EnS1_1_n_1,MS_EnS1_1_n_2,MS_EnS1_1_n_3,MS_EnS1_1_n_4,MS_EnS1_1_n_5,MS_EnS1_1_n_6,MS_EnS1_1_n_7,MS_EnS1_1_n_8,MS_EnS1_1_n_9,MS_EnS1_1_n_10,MS_EnS1_1_n_11,MS_EnS1_1_n_12,MS_EnS1_1_n_13,MS_EnS1_1_n_14,MS_EnS1_1_n_15}),
        .clk(clk),
        .\iReg_reg[15]_0 ({MS_EnS2_0_n_16,MS_EnS2_0_n_17,MS_EnS2_0_n_18,MS_EnS2_0_n_19,MS_EnS2_0_n_20,MS_EnS2_0_n_21,MS_EnS2_0_n_22,MS_EnS2_0_n_23,MS_EnS2_0_n_24,MS_EnS2_0_n_25,MS_EnS2_0_n_26,MS_EnS2_0_n_27,MS_EnS2_0_n_28,MS_EnS2_0_n_29,MS_EnS2_0_n_30,MS_EnS2_0_n_31}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11 MS_EnS1_2
       (.Q({MS_EnS1_2_n_0,MS_EnS1_2_n_1,MS_EnS1_2_n_2,MS_EnS1_2_n_3}),
        .clk(clk),
        .\iReg_reg[3]_0 ({MS_EnS2_0_n_32,MS_EnS2_0_n_33,MS_EnS2_0_n_34,MS_EnS2_0_n_35}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2 MS_EnS2_0
       (.Q({MS_EnS2_0_n_0,MS_EnS2_0_n_1,MS_EnS2_0_n_2,MS_EnS2_0_n_3,MS_EnS2_0_n_4,MS_EnS2_0_n_5,MS_EnS2_0_n_6,MS_EnS2_0_n_7,MS_EnS2_0_n_8,MS_EnS2_0_n_9,MS_EnS2_0_n_10,MS_EnS2_0_n_11,MS_EnS2_0_n_12,MS_EnS2_0_n_13,MS_EnS2_0_n_14,MS_EnS2_0_n_15,MS_EnS2_0_n_16,MS_EnS2_0_n_17,MS_EnS2_0_n_18,MS_EnS2_0_n_19,MS_EnS2_0_n_20,MS_EnS2_0_n_21,MS_EnS2_0_n_22,MS_EnS2_0_n_23,MS_EnS2_0_n_24,MS_EnS2_0_n_25,MS_EnS2_0_n_26,MS_EnS2_0_n_27,MS_EnS2_0_n_28,MS_EnS2_0_n_29,MS_EnS2_0_n_30,MS_EnS2_0_n_31,MS_EnS2_0_n_32,MS_EnS2_0_n_33,MS_EnS2_0_n_34,MS_EnS2_0_n_35}),
        .clk(clk),
        .controlIn(controlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop V0_0_VSTop
       (.O1(MS_OEnS0_w0[3]),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[47:0]),
        .gControlIn(gControlIn[2:0]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_12 V0_1_VSTop
       (.O2(MS_OEnS0_w1[1]),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[335:288]),
        .gControlIn(gControlIn[20:18]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_5 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_13 V0_2_VSTop
       (.O4(MS_OEnS0_w3[3]),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[623:576]),
        .gControlIn(gControlIn[38:36]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_14 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_14 V0_3_VSTop
       (.O6(MS_OEnS0_w4[1]),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[911:864]),
        .gControlIn(gControlIn[56:54]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_20 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_15 V0_4_VSTop
       (.O8(MS_OEnS0_w6[3]),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1199:1152]),
        .gControlIn(gControlIn[74:72]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_26 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_16 V0_5_VSTop
       (.O9(MS_OEnS0_w7[1]),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1487:1440]),
        .gControlIn(gControlIn[92:90]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_29 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_17 V1_0_VSTop
       (.O1(MS_OEnS0_w0[2]),
        .Q(sel),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[95:48]),
        .gControlIn(gControlIn[5:3]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V2_0_VSTop_n_0),
        .\iReg_reg[10] (V2_0_VSTop_n_10),
        .\iReg_reg[11] (V2_0_VSTop_n_11),
        .\iReg_reg[12] (V2_0_VSTop_n_12),
        .\iReg_reg[13] (V2_0_VSTop_n_13),
        .\iReg_reg[14] (V2_0_VSTop_n_14),
        .\iReg_reg[15] (V2_0_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_1 ),
        .\iReg_reg[1] (V2_0_VSTop_n_1),
        .\iReg_reg[2] (V2_0_VSTop_n_2),
        .\iReg_reg[3] (V2_0_VSTop_n_3),
        .\iReg_reg[4] (V2_0_VSTop_n_4),
        .\iReg_reg[5] (V2_0_VSTop_n_5),
        .\iReg_reg[6] (V2_0_VSTop_n_6),
        .\iReg_reg[7] (V2_0_VSTop_n_7),
        .\iReg_reg[8] (V2_0_VSTop_n_8),
        .\iReg_reg[9] (V2_0_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_18 V1_1_VSTop
       (.O2(MS_OEnS0_w1[0]),
        .Q(sel_0),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[383:336]),
        .gControlIn(gControlIn[23:21]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V1_2_VSTop_n_0),
        .\iReg_reg[10] (V1_2_VSTop_n_10),
        .\iReg_reg[11] (V1_2_VSTop_n_11),
        .\iReg_reg[12] (V1_2_VSTop_n_12),
        .\iReg_reg[13] (V1_2_VSTop_n_13),
        .\iReg_reg[14] (V1_2_VSTop_n_14),
        .\iReg_reg[15] (V1_2_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_7 ),
        .\iReg_reg[1] (V1_2_VSTop_n_1),
        .\iReg_reg[2] (V1_2_VSTop_n_2),
        .\iReg_reg[3] (V1_2_VSTop_n_3),
        .\iReg_reg[4] (V1_2_VSTop_n_4),
        .\iReg_reg[5] (V1_2_VSTop_n_5),
        .\iReg_reg[6] (V1_2_VSTop_n_6),
        .\iReg_reg[7] (V1_2_VSTop_n_7),
        .\iReg_reg[8] (V1_2_VSTop_n_8),
        .\iReg_reg[9] (V1_2_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_19 V1_2_VSTop
       (.O4(MS_OEnS0_w3[2]),
        .Q(sel_0),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[671:624]),
        .gControlIn(gControlIn[41:39]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V1_3_VSTop_n_0),
        .\iReg_reg[10] (V1_3_VSTop_n_10),
        .\iReg_reg[11] (V1_3_VSTop_n_11),
        .\iReg_reg[12] (V1_3_VSTop_n_12),
        .\iReg_reg[13] (V1_3_VSTop_n_13),
        .\iReg_reg[14] (V1_3_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_6 ),
        .\iReg_reg[15]_0 (V1_3_VSTop_n_15),
        .\iReg_reg[1] (sel_1),
        .\iReg_reg[1]_0 (V1_3_VSTop_n_1),
        .\iReg_reg[2] (V1_3_VSTop_n_2),
        .\iReg_reg[3] (V1_3_VSTop_n_3),
        .\iReg_reg[4] (V1_3_VSTop_n_4),
        .\iReg_reg[5] (V1_3_VSTop_n_5),
        .\iReg_reg[6] (V1_3_VSTop_n_6),
        .\iReg_reg[7] (V1_3_VSTop_n_7),
        .\iReg_reg[8] (V1_3_VSTop_n_8),
        .\iReg_reg[9] (V1_3_VSTop_n_9),
        .rawOutputWire(V1_2_VSTop_n_0),
        .rawOutputWire_0(V1_2_VSTop_n_1),
        .rawOutputWire_1(V1_2_VSTop_n_2),
        .rawOutputWire_10(V1_2_VSTop_n_11),
        .rawOutputWire_11(V1_2_VSTop_n_12),
        .rawOutputWire_12(V1_2_VSTop_n_13),
        .rawOutputWire_13(V1_2_VSTop_n_14),
        .rawOutputWire_14(V1_2_VSTop_n_15),
        .rawOutputWire_2(V1_2_VSTop_n_3),
        .rawOutputWire_3(V1_2_VSTop_n_4),
        .rawOutputWire_4(V1_2_VSTop_n_5),
        .rawOutputWire_5(V1_2_VSTop_n_6),
        .rawOutputWire_6(V1_2_VSTop_n_7),
        .rawOutputWire_7(V1_2_VSTop_n_8),
        .rawOutputWire_8(V1_2_VSTop_n_9),
        .rawOutputWire_9(V1_2_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_20 V1_3_VSTop
       (.O6(MS_OEnS0_w4[0]),
        .Q(sel_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[959:912]),
        .gControlIn(gControlIn[59:57]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V1_4_VSTop_n_0),
        .\iReg_reg[10] (V1_4_VSTop_n_10),
        .\iReg_reg[11] (V1_4_VSTop_n_11),
        .\iReg_reg[12] (V1_4_VSTop_n_12),
        .\iReg_reg[13] (V1_4_VSTop_n_13),
        .\iReg_reg[14] (V1_4_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_15 ),
        .\iReg_reg[15]_0 (V1_4_VSTop_n_15),
        .\iReg_reg[15]_i_2__7 (sel_1),
        .\iReg_reg[1] (V1_4_VSTop_n_1),
        .\iReg_reg[2] (V1_4_VSTop_n_2),
        .\iReg_reg[3] (V1_4_VSTop_n_3),
        .\iReg_reg[4] (V1_4_VSTop_n_4),
        .\iReg_reg[5] (V1_4_VSTop_n_5),
        .\iReg_reg[6] (V1_4_VSTop_n_6),
        .\iReg_reg[7] (V1_4_VSTop_n_7),
        .\iReg_reg[8] (V1_4_VSTop_n_8),
        .\iReg_reg[9] (V1_4_VSTop_n_9),
        .rawOutputWire(V1_3_VSTop_n_0),
        .rawOutputWire_0(V1_3_VSTop_n_1),
        .rawOutputWire_1(V1_3_VSTop_n_2),
        .rawOutputWire_10(V1_3_VSTop_n_11),
        .rawOutputWire_11(V1_3_VSTop_n_12),
        .rawOutputWire_12(V1_3_VSTop_n_13),
        .rawOutputWire_13(V1_3_VSTop_n_14),
        .rawOutputWire_14(V1_3_VSTop_n_15),
        .rawOutputWire_2(V1_3_VSTop_n_3),
        .rawOutputWire_3(V1_3_VSTop_n_4),
        .rawOutputWire_4(V1_3_VSTop_n_5),
        .rawOutputWire_5(V1_3_VSTop_n_6),
        .rawOutputWire_6(V1_3_VSTop_n_7),
        .rawOutputWire_7(V1_3_VSTop_n_8),
        .rawOutputWire_8(V1_3_VSTop_n_9),
        .rawOutputWire_9(V1_3_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_21 V1_4_VSTop
       (.O8(MS_OEnS0_w6[2]),
        .Q(sel_2),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1247:1200]),
        .gControlIn(gControlIn[77:75]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V2_4_VSTop_n_16),
        .\iReg_reg[10] (V2_4_VSTop_n_26),
        .\iReg_reg[11] (V2_4_VSTop_n_27),
        .\iReg_reg[12] (V2_4_VSTop_n_28),
        .\iReg_reg[13] (V2_4_VSTop_n_29),
        .\iReg_reg[14] (V2_4_VSTop_n_30),
        .\iReg_reg[15] (\iReg_reg[15]_21 ),
        .\iReg_reg[15]_0 (V2_4_VSTop_n_31),
        .\iReg_reg[1] (sel_3),
        .\iReg_reg[1]_0 (V2_4_VSTop_n_17),
        .\iReg_reg[2] (V2_4_VSTop_n_18),
        .\iReg_reg[3] (V2_4_VSTop_n_19),
        .\iReg_reg[4] (V2_4_VSTop_n_20),
        .\iReg_reg[5] (V2_4_VSTop_n_21),
        .\iReg_reg[6] (V2_4_VSTop_n_22),
        .\iReg_reg[7] (V2_4_VSTop_n_23),
        .\iReg_reg[8] (V2_4_VSTop_n_24),
        .\iReg_reg[9] (V2_4_VSTop_n_25),
        .rawOutputWire(V1_4_VSTop_n_0),
        .rawOutputWire_0(V1_4_VSTop_n_1),
        .rawOutputWire_1(V1_4_VSTop_n_2),
        .rawOutputWire_10(V1_4_VSTop_n_11),
        .rawOutputWire_11(V1_4_VSTop_n_12),
        .rawOutputWire_12(V1_4_VSTop_n_13),
        .rawOutputWire_13(V1_4_VSTop_n_14),
        .rawOutputWire_14(V1_4_VSTop_n_15),
        .rawOutputWire_2(V1_4_VSTop_n_3),
        .rawOutputWire_3(V1_4_VSTop_n_4),
        .rawOutputWire_4(V1_4_VSTop_n_5),
        .rawOutputWire_5(V1_4_VSTop_n_6),
        .rawOutputWire_6(V1_4_VSTop_n_7),
        .rawOutputWire_7(V1_4_VSTop_n_8),
        .rawOutputWire_8(V1_4_VSTop_n_9),
        .rawOutputWire_9(V1_4_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_22 V1_5_VSTop
       (.O9(MS_OEnS0_w7[0]),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1535:1488]),
        .gControlIn(gControlIn[95:93]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_30 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_23 V2_0_VSTop
       (.O1(MS_OEnS0_w0[1]),
        .Q(sel),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[143:96]),
        .gControlIn(gControlIn[8:6]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V3_0_VSTop_n_0),
        .\iReg_reg[10] (V3_0_VSTop_n_10),
        .\iReg_reg[11] (V3_0_VSTop_n_11),
        .\iReg_reg[12] (V3_0_VSTop_n_12),
        .\iReg_reg[13] (V3_0_VSTop_n_13),
        .\iReg_reg[14] (V3_0_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_0 (V3_0_VSTop_n_15),
        .\iReg_reg[1] (V2_0_VSTop_n_0),
        .\iReg_reg[1]_0 (V2_0_VSTop_n_1),
        .\iReg_reg[1]_1 (V2_0_VSTop_n_2),
        .\iReg_reg[1]_10 (V2_0_VSTop_n_11),
        .\iReg_reg[1]_11 (V2_0_VSTop_n_12),
        .\iReg_reg[1]_12 (V2_0_VSTop_n_13),
        .\iReg_reg[1]_13 (V2_0_VSTop_n_14),
        .\iReg_reg[1]_14 (V2_0_VSTop_n_15),
        .\iReg_reg[1]_15 (sel_4),
        .\iReg_reg[1]_16 (V3_0_VSTop_n_1),
        .\iReg_reg[1]_2 (V2_0_VSTop_n_3),
        .\iReg_reg[1]_3 (V2_0_VSTop_n_4),
        .\iReg_reg[1]_4 (V2_0_VSTop_n_5),
        .\iReg_reg[1]_5 (V2_0_VSTop_n_6),
        .\iReg_reg[1]_6 (V2_0_VSTop_n_7),
        .\iReg_reg[1]_7 (V2_0_VSTop_n_8),
        .\iReg_reg[1]_8 (V2_0_VSTop_n_9),
        .\iReg_reg[1]_9 (V2_0_VSTop_n_10),
        .\iReg_reg[2] (V3_0_VSTop_n_2),
        .\iReg_reg[3] (V3_0_VSTop_n_3),
        .\iReg_reg[4] (V3_0_VSTop_n_4),
        .\iReg_reg[5] (V3_0_VSTop_n_5),
        .\iReg_reg[6] (V3_0_VSTop_n_6),
        .\iReg_reg[7] (V3_0_VSTop_n_7),
        .\iReg_reg[8] (V3_0_VSTop_n_8),
        .\iReg_reg[9] (V3_0_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_24 V2_1_VSTop
       (.O3(MS_OEnS0_w2[3]),
        .Q(sel_5),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[431:384]),
        .gControlIn(gControlIn[26:24]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V2_2_VSTop_n_0),
        .\iReg_reg[10] (V2_2_VSTop_n_10),
        .\iReg_reg[11] (V2_2_VSTop_n_11),
        .\iReg_reg[12] (V2_2_VSTop_n_12),
        .\iReg_reg[13] (V2_2_VSTop_n_13),
        .\iReg_reg[14] (V2_2_VSTop_n_14),
        .\iReg_reg[15] (V2_2_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_9 ),
        .\iReg_reg[1] (V2_2_VSTop_n_1),
        .\iReg_reg[2] (V2_2_VSTop_n_2),
        .\iReg_reg[3] (V2_2_VSTop_n_3),
        .\iReg_reg[4] (V2_2_VSTop_n_4),
        .\iReg_reg[5] (V2_2_VSTop_n_5),
        .\iReg_reg[6] (V2_2_VSTop_n_6),
        .\iReg_reg[7] (V2_2_VSTop_n_7),
        .\iReg_reg[8] (V2_2_VSTop_n_8),
        .\iReg_reg[9] (V2_2_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_25 V2_2_VSTop
       (.O4(MS_OEnS0_w3[1]),
        .Q(sel_5),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[719:672]),
        .gControlIn(gControlIn[44:42]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V2_3_VSTop_n_0),
        .\iReg_reg[10] (V2_3_VSTop_n_10),
        .\iReg_reg[11] (V2_3_VSTop_n_11),
        .\iReg_reg[12] (V2_3_VSTop_n_12),
        .\iReg_reg[13] (V2_3_VSTop_n_13),
        .\iReg_reg[14] (V2_3_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_8 ),
        .\iReg_reg[15]_0 (V2_3_VSTop_n_15),
        .\iReg_reg[1] (sel_6),
        .\iReg_reg[1]_0 (V2_3_VSTop_n_1),
        .\iReg_reg[2] (V2_3_VSTop_n_2),
        .\iReg_reg[3] (V2_3_VSTop_n_3),
        .\iReg_reg[4] (V2_3_VSTop_n_4),
        .\iReg_reg[5] (V2_3_VSTop_n_5),
        .\iReg_reg[6] (V2_3_VSTop_n_6),
        .\iReg_reg[7] (V2_3_VSTop_n_7),
        .\iReg_reg[8] (V2_3_VSTop_n_8),
        .\iReg_reg[9] (V2_3_VSTop_n_9),
        .rawOutputWire(V2_2_VSTop_n_0),
        .rawOutputWire_0(V2_2_VSTop_n_1),
        .rawOutputWire_1(V2_2_VSTop_n_2),
        .rawOutputWire_10(V2_2_VSTop_n_11),
        .rawOutputWire_11(V2_2_VSTop_n_12),
        .rawOutputWire_12(V2_2_VSTop_n_13),
        .rawOutputWire_13(V2_2_VSTop_n_14),
        .rawOutputWire_14(V2_2_VSTop_n_15),
        .rawOutputWire_2(V2_2_VSTop_n_3),
        .rawOutputWire_3(V2_2_VSTop_n_4),
        .rawOutputWire_4(V2_2_VSTop_n_5),
        .rawOutputWire_5(V2_2_VSTop_n_6),
        .rawOutputWire_6(V2_2_VSTop_n_7),
        .rawOutputWire_7(V2_2_VSTop_n_8),
        .rawOutputWire_8(V2_2_VSTop_n_9),
        .rawOutputWire_9(V2_2_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_26 V2_3_VSTop
       (.O7(MS_OEnS0_w5[3]),
        .Q(sel_7),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1007:960]),
        .gControlIn(gControlIn[62:60]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V2_4_VSTop_n_0),
        .\iReg_reg[10] (V2_4_VSTop_n_10),
        .\iReg_reg[11] (V2_4_VSTop_n_11),
        .\iReg_reg[12] (V2_4_VSTop_n_12),
        .\iReg_reg[13] (V2_4_VSTop_n_13),
        .\iReg_reg[14] (V2_4_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_16 ),
        .\iReg_reg[15]_0 (V2_4_VSTop_n_15),
        .\iReg_reg[15]_i_2__8 (sel_6),
        .\iReg_reg[1] (V2_4_VSTop_n_1),
        .\iReg_reg[2] (V2_4_VSTop_n_2),
        .\iReg_reg[3] (V2_4_VSTop_n_3),
        .\iReg_reg[4] (V2_4_VSTop_n_4),
        .\iReg_reg[5] (V2_4_VSTop_n_5),
        .\iReg_reg[6] (V2_4_VSTop_n_6),
        .\iReg_reg[7] (V2_4_VSTop_n_7),
        .\iReg_reg[8] (V2_4_VSTop_n_8),
        .\iReg_reg[9] (V2_4_VSTop_n_9),
        .rawOutputWire(V2_3_VSTop_n_0),
        .rawOutputWire_0(V2_3_VSTop_n_1),
        .rawOutputWire_1(V2_3_VSTop_n_2),
        .rawOutputWire_10(V2_3_VSTop_n_11),
        .rawOutputWire_11(V2_3_VSTop_n_12),
        .rawOutputWire_12(V2_3_VSTop_n_13),
        .rawOutputWire_13(V2_3_VSTop_n_14),
        .rawOutputWire_14(V2_3_VSTop_n_15),
        .rawOutputWire_2(V2_3_VSTop_n_3),
        .rawOutputWire_3(V2_3_VSTop_n_4),
        .rawOutputWire_4(V2_3_VSTop_n_5),
        .rawOutputWire_5(V2_3_VSTop_n_6),
        .rawOutputWire_6(V2_3_VSTop_n_7),
        .rawOutputWire_7(V2_3_VSTop_n_8),
        .rawOutputWire_8(V2_3_VSTop_n_9),
        .rawOutputWire_9(V2_3_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_27 V2_4_VSTop
       (.O8(MS_OEnS0_w6[1]),
        .Q(sel_7),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1295:1248]),
        .gControlIn(gControlIn[80:78]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V3_4_VSTop_n_16),
        .\iReg_reg[10] (V3_4_VSTop_n_26),
        .\iReg_reg[11] (V3_4_VSTop_n_27),
        .\iReg_reg[12] (V3_4_VSTop_n_28),
        .\iReg_reg[13] (V3_4_VSTop_n_29),
        .\iReg_reg[14] (V3_4_VSTop_n_30),
        .\iReg_reg[15] (\iReg_reg[15]_22 ),
        .\iReg_reg[15]_0 (V3_4_VSTop_n_31),
        .\iReg_reg[15]_i_2__15 (sel_3),
        .\iReg_reg[1] (V2_4_VSTop_n_16),
        .\iReg_reg[1]_0 (V2_4_VSTop_n_17),
        .\iReg_reg[1]_1 (V2_4_VSTop_n_18),
        .\iReg_reg[1]_10 (V2_4_VSTop_n_27),
        .\iReg_reg[1]_11 (V2_4_VSTop_n_28),
        .\iReg_reg[1]_12 (V2_4_VSTop_n_29),
        .\iReg_reg[1]_13 (V2_4_VSTop_n_30),
        .\iReg_reg[1]_14 (V2_4_VSTop_n_31),
        .\iReg_reg[1]_15 (sel_8),
        .\iReg_reg[1]_16 (V3_4_VSTop_n_17),
        .\iReg_reg[1]_2 (V2_4_VSTop_n_19),
        .\iReg_reg[1]_3 (V2_4_VSTop_n_20),
        .\iReg_reg[1]_4 (V2_4_VSTop_n_21),
        .\iReg_reg[1]_5 (V2_4_VSTop_n_22),
        .\iReg_reg[1]_6 (V2_4_VSTop_n_23),
        .\iReg_reg[1]_7 (V2_4_VSTop_n_24),
        .\iReg_reg[1]_8 (V2_4_VSTop_n_25),
        .\iReg_reg[1]_9 (V2_4_VSTop_n_26),
        .\iReg_reg[2] (V3_4_VSTop_n_18),
        .\iReg_reg[3] (V3_4_VSTop_n_19),
        .\iReg_reg[4] (V3_4_VSTop_n_20),
        .\iReg_reg[5] (V3_4_VSTop_n_21),
        .\iReg_reg[6] (V3_4_VSTop_n_22),
        .\iReg_reg[7] (V3_4_VSTop_n_23),
        .\iReg_reg[8] (V3_4_VSTop_n_24),
        .\iReg_reg[9] (V3_4_VSTop_n_25),
        .rawOutputWire(V2_4_VSTop_n_0),
        .rawOutputWire_0(V2_4_VSTop_n_1),
        .rawOutputWire_1(V2_4_VSTop_n_2),
        .rawOutputWire_10(V2_4_VSTop_n_11),
        .rawOutputWire_11(V2_4_VSTop_n_12),
        .rawOutputWire_12(V2_4_VSTop_n_13),
        .rawOutputWire_13(V2_4_VSTop_n_14),
        .rawOutputWire_14(V2_4_VSTop_n_15),
        .rawOutputWire_2(V2_4_VSTop_n_3),
        .rawOutputWire_3(V2_4_VSTop_n_4),
        .rawOutputWire_4(V2_4_VSTop_n_5),
        .rawOutputWire_5(V2_4_VSTop_n_6),
        .rawOutputWire_6(V2_4_VSTop_n_7),
        .rawOutputWire_7(V2_4_VSTop_n_8),
        .rawOutputWire_8(V2_4_VSTop_n_9),
        .rawOutputWire_9(V2_4_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_28 V2_5_VSTop
       (.O11(MS_OEnS0_w8[3]),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1583:1536]),
        .gControlIn(gControlIn[98:96]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_31 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_29 V3_0_VSTop
       (.O1(MS_OEnS0_w0[0]),
        .Q(sel_9),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[191:144]),
        .gControlIn(gControlIn[11:9]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V4_0_VSTop_n_0),
        .\iReg_reg[10] (V4_0_VSTop_n_10),
        .\iReg_reg[11] (V4_0_VSTop_n_11),
        .\iReg_reg[12] (V4_0_VSTop_n_12),
        .\iReg_reg[13] (V4_0_VSTop_n_13),
        .\iReg_reg[14] (V4_0_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_2 ),
        .\iReg_reg[15]_0 (V4_0_VSTop_n_15),
        .\iReg_reg[15]_i_2__0 (sel_4),
        .\iReg_reg[1] (V3_0_VSTop_n_0),
        .\iReg_reg[1]_0 (V3_0_VSTop_n_1),
        .\iReg_reg[1]_1 (V3_0_VSTop_n_2),
        .\iReg_reg[1]_10 (V3_0_VSTop_n_11),
        .\iReg_reg[1]_11 (V3_0_VSTop_n_12),
        .\iReg_reg[1]_12 (V3_0_VSTop_n_13),
        .\iReg_reg[1]_13 (V3_0_VSTop_n_14),
        .\iReg_reg[1]_14 (V3_0_VSTop_n_15),
        .\iReg_reg[1]_15 (V4_0_VSTop_n_1),
        .\iReg_reg[1]_2 (V3_0_VSTop_n_3),
        .\iReg_reg[1]_3 (V3_0_VSTop_n_4),
        .\iReg_reg[1]_4 (V3_0_VSTop_n_5),
        .\iReg_reg[1]_5 (V3_0_VSTop_n_6),
        .\iReg_reg[1]_6 (V3_0_VSTop_n_7),
        .\iReg_reg[1]_7 (V3_0_VSTop_n_8),
        .\iReg_reg[1]_8 (V3_0_VSTop_n_9),
        .\iReg_reg[1]_9 (V3_0_VSTop_n_10),
        .\iReg_reg[2] (V4_0_VSTop_n_2),
        .\iReg_reg[3] (V4_0_VSTop_n_3),
        .\iReg_reg[4] (V4_0_VSTop_n_4),
        .\iReg_reg[5] (V4_0_VSTop_n_5),
        .\iReg_reg[6] (V4_0_VSTop_n_6),
        .\iReg_reg[7] (V4_0_VSTop_n_7),
        .\iReg_reg[8] (V4_0_VSTop_n_8),
        .\iReg_reg[9] (V4_0_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_30 V3_1_VSTop
       (.O3(MS_OEnS0_w2[2]),
        .Q(sel_10),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[479:432]),
        .gControlIn(gControlIn[29:27]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V3_2_VSTop_n_0),
        .\iReg_reg[10] (V3_2_VSTop_n_10),
        .\iReg_reg[11] (V3_2_VSTop_n_11),
        .\iReg_reg[12] (V3_2_VSTop_n_12),
        .\iReg_reg[13] (V3_2_VSTop_n_13),
        .\iReg_reg[14] (V3_2_VSTop_n_14),
        .\iReg_reg[15] (V3_2_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_11 ),
        .\iReg_reg[1] (V3_2_VSTop_n_1),
        .\iReg_reg[2] (V3_2_VSTop_n_2),
        .\iReg_reg[3] (V3_2_VSTop_n_3),
        .\iReg_reg[4] (V3_2_VSTop_n_4),
        .\iReg_reg[5] (V3_2_VSTop_n_5),
        .\iReg_reg[6] (V3_2_VSTop_n_6),
        .\iReg_reg[7] (V3_2_VSTop_n_7),
        .\iReg_reg[8] (V3_2_VSTop_n_8),
        .\iReg_reg[9] (V3_2_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_31 V3_2_VSTop
       (.O4(MS_OEnS0_w3[0]),
        .Q(sel_10),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[767:720]),
        .gControlIn(gControlIn[47:45]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V3_3_VSTop_n_0),
        .\iReg_reg[10] (V3_3_VSTop_n_10),
        .\iReg_reg[11] (V3_3_VSTop_n_11),
        .\iReg_reg[12] (V3_3_VSTop_n_12),
        .\iReg_reg[13] (V3_3_VSTop_n_13),
        .\iReg_reg[14] (V3_3_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_10 ),
        .\iReg_reg[15]_0 (V3_3_VSTop_n_15),
        .\iReg_reg[1] (sel_11),
        .\iReg_reg[1]_0 (V3_3_VSTop_n_1),
        .\iReg_reg[2] (V3_3_VSTop_n_2),
        .\iReg_reg[3] (V3_3_VSTop_n_3),
        .\iReg_reg[4] (V3_3_VSTop_n_4),
        .\iReg_reg[5] (V3_3_VSTop_n_5),
        .\iReg_reg[6] (V3_3_VSTop_n_6),
        .\iReg_reg[7] (V3_3_VSTop_n_7),
        .\iReg_reg[8] (V3_3_VSTop_n_8),
        .\iReg_reg[9] (V3_3_VSTop_n_9),
        .rawOutputWire(V3_2_VSTop_n_0),
        .rawOutputWire_0(V3_2_VSTop_n_1),
        .rawOutputWire_1(V3_2_VSTop_n_2),
        .rawOutputWire_10(V3_2_VSTop_n_11),
        .rawOutputWire_11(V3_2_VSTop_n_12),
        .rawOutputWire_12(V3_2_VSTop_n_13),
        .rawOutputWire_13(V3_2_VSTop_n_14),
        .rawOutputWire_14(V3_2_VSTop_n_15),
        .rawOutputWire_2(V3_2_VSTop_n_3),
        .rawOutputWire_3(V3_2_VSTop_n_4),
        .rawOutputWire_4(V3_2_VSTop_n_5),
        .rawOutputWire_5(V3_2_VSTop_n_6),
        .rawOutputWire_6(V3_2_VSTop_n_7),
        .rawOutputWire_7(V3_2_VSTop_n_8),
        .rawOutputWire_8(V3_2_VSTop_n_9),
        .rawOutputWire_9(V3_2_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_32 V3_3_VSTop
       (.O7(MS_OEnS0_w5[2]),
        .Q(sel_12),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1055:1008]),
        .gControlIn(gControlIn[65:63]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V3_4_VSTop_n_0),
        .\iReg_reg[10] (V3_4_VSTop_n_10),
        .\iReg_reg[11] (V3_4_VSTop_n_11),
        .\iReg_reg[12] (V3_4_VSTop_n_12),
        .\iReg_reg[13] (V3_4_VSTop_n_13),
        .\iReg_reg[14] (V3_4_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_17 ),
        .\iReg_reg[15]_0 (V3_4_VSTop_n_15),
        .\iReg_reg[15]_i_2__9 (sel_11),
        .\iReg_reg[1] (V3_4_VSTop_n_1),
        .\iReg_reg[2] (V3_4_VSTop_n_2),
        .\iReg_reg[3] (V3_4_VSTop_n_3),
        .\iReg_reg[4] (V3_4_VSTop_n_4),
        .\iReg_reg[5] (V3_4_VSTop_n_5),
        .\iReg_reg[6] (V3_4_VSTop_n_6),
        .\iReg_reg[7] (V3_4_VSTop_n_7),
        .\iReg_reg[8] (V3_4_VSTop_n_8),
        .\iReg_reg[9] (V3_4_VSTop_n_9),
        .rawOutputWire(V3_3_VSTop_n_0),
        .rawOutputWire_0(V3_3_VSTop_n_1),
        .rawOutputWire_1(V3_3_VSTop_n_2),
        .rawOutputWire_10(V3_3_VSTop_n_11),
        .rawOutputWire_11(V3_3_VSTop_n_12),
        .rawOutputWire_12(V3_3_VSTop_n_13),
        .rawOutputWire_13(V3_3_VSTop_n_14),
        .rawOutputWire_14(V3_3_VSTop_n_15),
        .rawOutputWire_2(V3_3_VSTop_n_3),
        .rawOutputWire_3(V3_3_VSTop_n_4),
        .rawOutputWire_4(V3_3_VSTop_n_5),
        .rawOutputWire_5(V3_3_VSTop_n_6),
        .rawOutputWire_6(V3_3_VSTop_n_7),
        .rawOutputWire_7(V3_3_VSTop_n_8),
        .rawOutputWire_8(V3_3_VSTop_n_9),
        .rawOutputWire_9(V3_3_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_33 V3_4_VSTop
       (.O8(MS_OEnS0_w6[0]),
        .Q(sel_12),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1343:1296]),
        .gControlIn(gControlIn[83:81]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V4_4_VSTop_n_0),
        .\iReg_reg[10] (V4_4_VSTop_n_10),
        .\iReg_reg[11] (V4_4_VSTop_n_11),
        .\iReg_reg[12] (V4_4_VSTop_n_12),
        .\iReg_reg[13] (V4_4_VSTop_n_13),
        .\iReg_reg[14] (V4_4_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_23 ),
        .\iReg_reg[15]_0 (V4_4_VSTop_n_15),
        .\iReg_reg[15]_i_2__16 (sel_8),
        .\iReg_reg[1] (V3_4_VSTop_n_16),
        .\iReg_reg[1]_0 (V3_4_VSTop_n_17),
        .\iReg_reg[1]_1 (V3_4_VSTop_n_18),
        .\iReg_reg[1]_10 (V3_4_VSTop_n_27),
        .\iReg_reg[1]_11 (V3_4_VSTop_n_28),
        .\iReg_reg[1]_12 (V3_4_VSTop_n_29),
        .\iReg_reg[1]_13 (V3_4_VSTop_n_30),
        .\iReg_reg[1]_14 (V3_4_VSTop_n_31),
        .\iReg_reg[1]_15 (sel_13),
        .\iReg_reg[1]_16 (V4_4_VSTop_n_1),
        .\iReg_reg[1]_2 (V3_4_VSTop_n_19),
        .\iReg_reg[1]_3 (V3_4_VSTop_n_20),
        .\iReg_reg[1]_4 (V3_4_VSTop_n_21),
        .\iReg_reg[1]_5 (V3_4_VSTop_n_22),
        .\iReg_reg[1]_6 (V3_4_VSTop_n_23),
        .\iReg_reg[1]_7 (V3_4_VSTop_n_24),
        .\iReg_reg[1]_8 (V3_4_VSTop_n_25),
        .\iReg_reg[1]_9 (V3_4_VSTop_n_26),
        .\iReg_reg[2] (V4_4_VSTop_n_2),
        .\iReg_reg[3] (V4_4_VSTop_n_3),
        .\iReg_reg[4] (V4_4_VSTop_n_4),
        .\iReg_reg[5] (V4_4_VSTop_n_5),
        .\iReg_reg[6] (V4_4_VSTop_n_6),
        .\iReg_reg[7] (V4_4_VSTop_n_7),
        .\iReg_reg[8] (V4_4_VSTop_n_8),
        .\iReg_reg[9] (V4_4_VSTop_n_9),
        .rawOutputWire(V3_4_VSTop_n_0),
        .rawOutputWire_0(V3_4_VSTop_n_1),
        .rawOutputWire_1(V3_4_VSTop_n_2),
        .rawOutputWire_10(V3_4_VSTop_n_11),
        .rawOutputWire_11(V3_4_VSTop_n_12),
        .rawOutputWire_12(V3_4_VSTop_n_13),
        .rawOutputWire_13(V3_4_VSTop_n_14),
        .rawOutputWire_14(V3_4_VSTop_n_15),
        .rawOutputWire_2(V3_4_VSTop_n_3),
        .rawOutputWire_3(V3_4_VSTop_n_4),
        .rawOutputWire_4(V3_4_VSTop_n_5),
        .rawOutputWire_5(V3_4_VSTop_n_6),
        .rawOutputWire_6(V3_4_VSTop_n_7),
        .rawOutputWire_7(V3_4_VSTop_n_8),
        .rawOutputWire_8(V3_4_VSTop_n_9),
        .rawOutputWire_9(V3_4_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_34 V3_5_VSTop
       (.O11(MS_OEnS0_w8[2]),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1631:1584]),
        .gControlIn(gControlIn[101:99]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_32 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_35 V4_0_VSTop
       (.O2(MS_OEnS0_w1[3]),
        .Q(sel_9),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[239:192]),
        .gControlIn(gControlIn[14:12]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V5_0_VSTop_n_0),
        .\iReg_reg[10] (V5_0_VSTop_n_10),
        .\iReg_reg[11] (V5_0_VSTop_n_11),
        .\iReg_reg[12] (V5_0_VSTop_n_12),
        .\iReg_reg[13] (V5_0_VSTop_n_13),
        .\iReg_reg[14] (V5_0_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_3 ),
        .\iReg_reg[15]_0 (V5_0_VSTop_n_15),
        .\iReg_reg[1] (V4_0_VSTop_n_0),
        .\iReg_reg[1]_0 (V4_0_VSTop_n_1),
        .\iReg_reg[1]_1 (V4_0_VSTop_n_2),
        .\iReg_reg[1]_10 (V4_0_VSTop_n_11),
        .\iReg_reg[1]_11 (V4_0_VSTop_n_12),
        .\iReg_reg[1]_12 (V4_0_VSTop_n_13),
        .\iReg_reg[1]_13 (V4_0_VSTop_n_14),
        .\iReg_reg[1]_14 (V4_0_VSTop_n_15),
        .\iReg_reg[1]_15 (sel_14),
        .\iReg_reg[1]_16 (V5_0_VSTop_n_1),
        .\iReg_reg[1]_2 (V4_0_VSTop_n_3),
        .\iReg_reg[1]_3 (V4_0_VSTop_n_4),
        .\iReg_reg[1]_4 (V4_0_VSTop_n_5),
        .\iReg_reg[1]_5 (V4_0_VSTop_n_6),
        .\iReg_reg[1]_6 (V4_0_VSTop_n_7),
        .\iReg_reg[1]_7 (V4_0_VSTop_n_8),
        .\iReg_reg[1]_8 (V4_0_VSTop_n_9),
        .\iReg_reg[1]_9 (V4_0_VSTop_n_10),
        .\iReg_reg[2] (V5_0_VSTop_n_2),
        .\iReg_reg[3] (V5_0_VSTop_n_3),
        .\iReg_reg[4] (V5_0_VSTop_n_4),
        .\iReg_reg[5] (V5_0_VSTop_n_5),
        .\iReg_reg[6] (V5_0_VSTop_n_6),
        .\iReg_reg[7] (V5_0_VSTop_n_7),
        .\iReg_reg[8] (V5_0_VSTop_n_8),
        .\iReg_reg[9] (V5_0_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_36 V4_1_VSTop
       (.O3(MS_OEnS0_w2[1]),
        .Q(sel_15),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[527:480]),
        .gControlIn(gControlIn[32:30]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V5_1_VSTop_n_0),
        .\iReg_reg[10] (V5_1_VSTop_n_10),
        .\iReg_reg[11] (V5_1_VSTop_n_11),
        .\iReg_reg[12] (V5_1_VSTop_n_12),
        .\iReg_reg[13] (V5_1_VSTop_n_13),
        .\iReg_reg[14] (V5_1_VSTop_n_14),
        .\iReg_reg[15] (V5_1_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_13 ),
        .\iReg_reg[1] (V5_1_VSTop_n_1),
        .\iReg_reg[2] (V5_1_VSTop_n_2),
        .\iReg_reg[3] (V5_1_VSTop_n_3),
        .\iReg_reg[4] (V5_1_VSTop_n_4),
        .\iReg_reg[5] (V5_1_VSTop_n_5),
        .\iReg_reg[6] (V5_1_VSTop_n_6),
        .\iReg_reg[7] (V5_1_VSTop_n_7),
        .\iReg_reg[8] (V5_1_VSTop_n_8),
        .\iReg_reg[9] (V5_1_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_37 V4_2_VSTop
       (.O6(MS_OEnS0_w4[3]),
        .Q(sel_16),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[815:768]),
        .gControlIn(gControlIn[50:48]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V5_2_VSTop_n_0),
        .\iReg_reg[10] (V5_2_VSTop_n_10),
        .\iReg_reg[11] (V5_2_VSTop_n_11),
        .\iReg_reg[12] (V5_2_VSTop_n_12),
        .\iReg_reg[13] (V5_2_VSTop_n_13),
        .\iReg_reg[14] (V5_2_VSTop_n_14),
        .\iReg_reg[15] (V5_2_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_19 ),
        .\iReg_reg[1] (V5_2_VSTop_n_1),
        .\iReg_reg[2] (V5_2_VSTop_n_2),
        .\iReg_reg[3] (V5_2_VSTop_n_3),
        .\iReg_reg[4] (V5_2_VSTop_n_4),
        .\iReg_reg[5] (V5_2_VSTop_n_5),
        .\iReg_reg[6] (V5_2_VSTop_n_6),
        .\iReg_reg[7] (V5_2_VSTop_n_7),
        .\iReg_reg[8] (V5_2_VSTop_n_8),
        .\iReg_reg[9] (V5_2_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_38 V4_3_VSTop
       (.O7(MS_OEnS0_w5[1]),
        .Q(sel_17),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1103:1056]),
        .gControlIn(gControlIn[68:66]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V5_3_VSTop_n_0),
        .\iReg_reg[10] (V5_3_VSTop_n_10),
        .\iReg_reg[11] (V5_3_VSTop_n_11),
        .\iReg_reg[12] (V5_3_VSTop_n_12),
        .\iReg_reg[13] (V5_3_VSTop_n_13),
        .\iReg_reg[14] (V5_3_VSTop_n_14),
        .\iReg_reg[15] (V5_3_VSTop_n_15),
        .\iReg_reg[15]_0 (\iReg_reg[15]_25 ),
        .\iReg_reg[1] (V5_3_VSTop_n_1),
        .\iReg_reg[2] (V5_3_VSTop_n_2),
        .\iReg_reg[3] (V5_3_VSTop_n_3),
        .\iReg_reg[4] (V5_3_VSTop_n_4),
        .\iReg_reg[5] (V5_3_VSTop_n_5),
        .\iReg_reg[6] (V5_3_VSTop_n_6),
        .\iReg_reg[7] (V5_3_VSTop_n_7),
        .\iReg_reg[8] (V5_3_VSTop_n_8),
        .\iReg_reg[9] (V5_3_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_39 V4_4_VSTop
       (.O9(MS_OEnS0_w7[3]),
        .Q(sel_18),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1391:1344]),
        .gControlIn(gControlIn[86:84]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[0] (V5_4_VSTop_n_0),
        .\iReg_reg[10] (V5_4_VSTop_n_10),
        .\iReg_reg[11] (V5_4_VSTop_n_11),
        .\iReg_reg[12] (V5_4_VSTop_n_12),
        .\iReg_reg[13] (V5_4_VSTop_n_13),
        .\iReg_reg[14] (V5_4_VSTop_n_14),
        .\iReg_reg[15] (\iReg_reg[15]_27 ),
        .\iReg_reg[15]_0 (V5_4_VSTop_n_15),
        .\iReg_reg[15]_i_2__17 (sel_13),
        .\iReg_reg[1] (V4_4_VSTop_n_0),
        .\iReg_reg[1]_0 (V4_4_VSTop_n_1),
        .\iReg_reg[1]_1 (V4_4_VSTop_n_2),
        .\iReg_reg[1]_10 (V4_4_VSTop_n_11),
        .\iReg_reg[1]_11 (V4_4_VSTop_n_12),
        .\iReg_reg[1]_12 (V4_4_VSTop_n_13),
        .\iReg_reg[1]_13 (V4_4_VSTop_n_14),
        .\iReg_reg[1]_14 (V4_4_VSTop_n_15),
        .\iReg_reg[1]_15 (V5_4_VSTop_n_1),
        .\iReg_reg[1]_2 (V4_4_VSTop_n_3),
        .\iReg_reg[1]_3 (V4_4_VSTop_n_4),
        .\iReg_reg[1]_4 (V4_4_VSTop_n_5),
        .\iReg_reg[1]_5 (V4_4_VSTop_n_6),
        .\iReg_reg[1]_6 (V4_4_VSTop_n_7),
        .\iReg_reg[1]_7 (V4_4_VSTop_n_8),
        .\iReg_reg[1]_8 (V4_4_VSTop_n_9),
        .\iReg_reg[1]_9 (V4_4_VSTop_n_10),
        .\iReg_reg[2] (V5_4_VSTop_n_2),
        .\iReg_reg[3] (V5_4_VSTop_n_3),
        .\iReg_reg[4] (V5_4_VSTop_n_4),
        .\iReg_reg[5] (V5_4_VSTop_n_5),
        .\iReg_reg[6] (V5_4_VSTop_n_6),
        .\iReg_reg[7] (V5_4_VSTop_n_7),
        .\iReg_reg[8] (V5_4_VSTop_n_8),
        .\iReg_reg[9] (V5_4_VSTop_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_40 V4_5_VSTop
       (.O11(MS_OEnS0_w8[1]),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1679:1632]),
        .gControlIn(gControlIn[104:102]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_33 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_41 V5_0_VSTop
       (.O2(MS_OEnS0_w1[2]),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[287:240]),
        .gControlIn(gControlIn[17:15]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_4 ),
        .\iReg_reg[15]_i_2__2 (sel_14),
        .\iReg_reg[1] (V5_0_VSTop_n_0),
        .\iReg_reg[1]_0 (V5_0_VSTop_n_1),
        .\iReg_reg[1]_1 (V5_0_VSTop_n_2),
        .\iReg_reg[1]_10 (V5_0_VSTop_n_11),
        .\iReg_reg[1]_11 (V5_0_VSTop_n_12),
        .\iReg_reg[1]_12 (V5_0_VSTop_n_13),
        .\iReg_reg[1]_13 (V5_0_VSTop_n_14),
        .\iReg_reg[1]_14 (V5_0_VSTop_n_15),
        .\iReg_reg[1]_2 (V5_0_VSTop_n_3),
        .\iReg_reg[1]_3 (V5_0_VSTop_n_4),
        .\iReg_reg[1]_4 (V5_0_VSTop_n_5),
        .\iReg_reg[1]_5 (V5_0_VSTop_n_6),
        .\iReg_reg[1]_6 (V5_0_VSTop_n_7),
        .\iReg_reg[1]_7 (V5_0_VSTop_n_8),
        .\iReg_reg[1]_8 (V5_0_VSTop_n_9),
        .\iReg_reg[1]_9 (V5_0_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_42 V5_1_VSTop
       (.O3(MS_OEnS0_w2[0]),
        .Q(sel_15),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[575:528]),
        .gControlIn(gControlIn[35:33]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_12 ),
        .\iReg_reg[1] (V5_1_VSTop_n_0),
        .\iReg_reg[1]_0 (V5_1_VSTop_n_1),
        .\iReg_reg[1]_1 (V5_1_VSTop_n_2),
        .\iReg_reg[1]_10 (V5_1_VSTop_n_11),
        .\iReg_reg[1]_11 (V5_1_VSTop_n_12),
        .\iReg_reg[1]_12 (V5_1_VSTop_n_13),
        .\iReg_reg[1]_13 (V5_1_VSTop_n_14),
        .\iReg_reg[1]_14 (V5_1_VSTop_n_15),
        .\iReg_reg[1]_2 (V5_1_VSTop_n_3),
        .\iReg_reg[1]_3 (V5_1_VSTop_n_4),
        .\iReg_reg[1]_4 (V5_1_VSTop_n_5),
        .\iReg_reg[1]_5 (V5_1_VSTop_n_6),
        .\iReg_reg[1]_6 (V5_1_VSTop_n_7),
        .\iReg_reg[1]_7 (V5_1_VSTop_n_8),
        .\iReg_reg[1]_8 (V5_1_VSTop_n_9),
        .\iReg_reg[1]_9 (V5_1_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_43 V5_2_VSTop
       (.O6(MS_OEnS0_w4[2]),
        .Q(sel_16),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[863:816]),
        .gControlIn(gControlIn[53:51]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_18 ),
        .\iReg_reg[1] (V5_2_VSTop_n_0),
        .\iReg_reg[1]_0 (V5_2_VSTop_n_1),
        .\iReg_reg[1]_1 (V5_2_VSTop_n_2),
        .\iReg_reg[1]_10 (V5_2_VSTop_n_11),
        .\iReg_reg[1]_11 (V5_2_VSTop_n_12),
        .\iReg_reg[1]_12 (V5_2_VSTop_n_13),
        .\iReg_reg[1]_13 (V5_2_VSTop_n_14),
        .\iReg_reg[1]_14 (V5_2_VSTop_n_15),
        .\iReg_reg[1]_2 (V5_2_VSTop_n_3),
        .\iReg_reg[1]_3 (V5_2_VSTop_n_4),
        .\iReg_reg[1]_4 (V5_2_VSTop_n_5),
        .\iReg_reg[1]_5 (V5_2_VSTop_n_6),
        .\iReg_reg[1]_6 (V5_2_VSTop_n_7),
        .\iReg_reg[1]_7 (V5_2_VSTop_n_8),
        .\iReg_reg[1]_8 (V5_2_VSTop_n_9),
        .\iReg_reg[1]_9 (V5_2_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_44 V5_3_VSTop
       (.O7(MS_OEnS0_w5[0]),
        .Q(sel_17),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1151:1104]),
        .gControlIn(gControlIn[71:69]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_24 ),
        .\iReg_reg[1] (V5_3_VSTop_n_0),
        .\iReg_reg[1]_0 (V5_3_VSTop_n_1),
        .\iReg_reg[1]_1 (V5_3_VSTop_n_2),
        .\iReg_reg[1]_10 (V5_3_VSTop_n_11),
        .\iReg_reg[1]_11 (V5_3_VSTop_n_12),
        .\iReg_reg[1]_12 (V5_3_VSTop_n_13),
        .\iReg_reg[1]_13 (V5_3_VSTop_n_14),
        .\iReg_reg[1]_14 (V5_3_VSTop_n_15),
        .\iReg_reg[1]_2 (V5_3_VSTop_n_3),
        .\iReg_reg[1]_3 (V5_3_VSTop_n_4),
        .\iReg_reg[1]_4 (V5_3_VSTop_n_5),
        .\iReg_reg[1]_5 (V5_3_VSTop_n_6),
        .\iReg_reg[1]_6 (V5_3_VSTop_n_7),
        .\iReg_reg[1]_7 (V5_3_VSTop_n_8),
        .\iReg_reg[1]_8 (V5_3_VSTop_n_9),
        .\iReg_reg[1]_9 (V5_3_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_45 V5_4_VSTop
       (.O9(MS_OEnS0_w7[2]),
        .Q(sel_18),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1439:1392]),
        .gControlIn(gControlIn[89:87]),
        .iReg(MS_OConfigS0_w8),
        .\iReg_reg[15] (\iReg_reg[15]_28 ),
        .\iReg_reg[1] (V5_4_VSTop_n_0),
        .\iReg_reg[1]_0 (V5_4_VSTop_n_1),
        .\iReg_reg[1]_1 (V5_4_VSTop_n_2),
        .\iReg_reg[1]_10 (V5_4_VSTop_n_11),
        .\iReg_reg[1]_11 (V5_4_VSTop_n_12),
        .\iReg_reg[1]_12 (V5_4_VSTop_n_13),
        .\iReg_reg[1]_13 (V5_4_VSTop_n_14),
        .\iReg_reg[1]_14 (V5_4_VSTop_n_15),
        .\iReg_reg[1]_2 (V5_4_VSTop_n_3),
        .\iReg_reg[1]_3 (V5_4_VSTop_n_4),
        .\iReg_reg[1]_4 (V5_4_VSTop_n_5),
        .\iReg_reg[1]_5 (V5_4_VSTop_n_6),
        .\iReg_reg[1]_6 (V5_4_VSTop_n_7),
        .\iReg_reg[1]_7 (V5_4_VSTop_n_8),
        .\iReg_reg[1]_8 (V5_4_VSTop_n_9),
        .\iReg_reg[1]_9 (V5_4_VSTop_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_VSTop_46 V5_5_VSTop
       (.O11(MS_OEnS0_w8[0]),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[1727:1680]),
        .gControlIn(gControlIn[107:105]),
        .iReg(MS_OConfigS0_w8[4:0]),
        .\iReg_reg[15] (\iReg_reg[15]_34 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_4IM grC0
       (.V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .dataOut(dataOut[15:0]),
        .gControlIn(gControlIn[109:108]));
  MEMDesign_ArrayTop_0_0_HA_4IM_47 grC1
       (.V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .dataOut(dataOut[31:16]),
        .gControlIn(gControlIn[111:110]));
  MEMDesign_ArrayTop_0_0_HA_4IM_48 grC2
       (.V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .dataOut(dataOut[47:32]),
        .gControlIn(gControlIn[113:112]));
  MEMDesign_ArrayTop_0_0_HA_4IM_49 grC3
       (.V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[63:48]),
        .gControlIn(gControlIn[115:114]));
  MEMDesign_ArrayTop_0_0_HA_4IM_50 grC4
       (.V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[79:64]),
        .gControlIn(gControlIn[117:116]));
  MEMDesign_ArrayTop_0_0_HA_4IM_51 grC5
       (.V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[95:80]),
        .gControlIn(gControlIn[119:118]));
  MEMDesign_ArrayTop_0_0_HA_4IM_52 grC6
       (.V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[111:96]),
        .gControlIn(gControlIn[121:120]));
  MEMDesign_ArrayTop_0_0_HA_4IM_53 grC7
       (.V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[127:112]),
        .gControlIn(gControlIn[123:122]));
  MEMDesign_ArrayTop_0_0_HA_4IM_54 grC8
       (.V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .dataOut(dataOut[143:128]),
        .gControlIn(gControlIn[125:124]));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_102
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_115
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_126
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_139
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_152
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_165
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_178
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_191
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_202
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_215
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_228
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_241
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_254
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_267
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_278
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_291
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_304
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_317
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_330
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_343
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_354
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_367
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_380
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_393
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_406
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_419
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_430
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_443
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_456
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_469
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_482
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_495
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_63
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_76
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_ADD" *) 
module MEMDesign_ArrayTop_0_0_CADA_ADD_89
   (D,
    Q,
    S,
    \iReg_reg[7] ,
    \iReg_reg[11] ,
    \iReg_reg[15] );
  output [15:0]D;
  input [14:0]Q;
  input [3:0]S;
  input [3:0]\iReg_reg[7] ;
  input [3:0]\iReg_reg[11] ;
  input [3:0]\iReg_reg[15] ;

  wire ALU_d2_w_carry__0_n_0;
  wire ALU_d2_w_carry__0_n_1;
  wire ALU_d2_w_carry__0_n_2;
  wire ALU_d2_w_carry__0_n_3;
  wire ALU_d2_w_carry__1_n_0;
  wire ALU_d2_w_carry__1_n_1;
  wire ALU_d2_w_carry__1_n_2;
  wire ALU_d2_w_carry__1_n_3;
  wire ALU_d2_w_carry__2_n_1;
  wire ALU_d2_w_carry__2_n_2;
  wire ALU_d2_w_carry__2_n_3;
  wire ALU_d2_w_carry_n_0;
  wire ALU_d2_w_carry_n_1;
  wire ALU_d2_w_carry_n_2;
  wire ALU_d2_w_carry_n_3;
  wire [15:0]D;
  wire [14:0]Q;
  wire [3:0]S;
  wire [3:0]\iReg_reg[11] ;
  wire [3:0]\iReg_reg[15] ;
  wire [3:0]\iReg_reg[7] ;
  wire [3:3]NLW_ALU_d2_w_carry__2_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry
       (.CI(1'b0),
        .CO({ALU_d2_w_carry_n_0,ALU_d2_w_carry_n_1,ALU_d2_w_carry_n_2,ALU_d2_w_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__0
       (.CI(ALU_d2_w_carry_n_0),
        .CO({ALU_d2_w_carry__0_n_0,ALU_d2_w_carry__0_n_1,ALU_d2_w_carry__0_n_2,ALU_d2_w_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S(\iReg_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__1
       (.CI(ALU_d2_w_carry__0_n_0),
        .CO({ALU_d2_w_carry__1_n_0,ALU_d2_w_carry__1_n_1,ALU_d2_w_carry__1_n_2,ALU_d2_w_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[11:8]),
        .S(\iReg_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ALU_d2_w_carry__2
       (.CI(ALU_d2_w_carry__1_n_0),
        .CO({NLW_ALU_d2_w_carry__2_CO_UNCONNECTED[3],ALU_d2_w_carry__2_n_1,ALU_d2_w_carry__2_n_2,ALU_d2_w_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O(D[15:12]),
        .S(\iReg_reg[15] ));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    clk,
    rst,
    dataIn,
    gControlIn,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_3 );
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input clk;
  input rst;
  input [15:0]dataIn;
  input [0:0]gControlIn;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]\iReg_reg[15]_3 ;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__0_n_0 ;
  wire \iReg[10]_i_1__0_n_0 ;
  wire \iReg[11]_i_1__0_n_0 ;
  wire \iReg[12]_i_1__0_n_0 ;
  wire \iReg[13]_i_1__0_n_0 ;
  wire \iReg[14]_i_1__0_n_0 ;
  wire \iReg[15]_i_1__0_n_0 ;
  wire \iReg[1]_i_1__0_n_0 ;
  wire \iReg[2]_i_1__0_n_0 ;
  wire \iReg[3]_i_1__0_n_0 ;
  wire \iReg[4]_i_1__0_n_0 ;
  wire \iReg[5]_i_1__0_n_0 ;
  wire \iReg[6]_i_1__0_n_0 ;
  wire \iReg[7]_i_1__0_n_0 ;
  wire \iReg[8]_i_1__0_n_0 ;
  wire \iReg[9]_i_1__0_n_0 ;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [2:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__34
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__34
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__34
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__34
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__34
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__34
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__34
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__34
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__34
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__34
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__34
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__34
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__34
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__34
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__34
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__34
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[0]_i_1__0 
       (.I0(dataIn[0]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[10]_i_1__0 
       (.I0(dataIn[10]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[11]_i_1__0 
       (.I0(dataIn[11]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[12]_i_1__0 
       (.I0(dataIn[12]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[13]_i_1__0 
       (.I0(dataIn[13]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[14]_i_1__0 
       (.I0(dataIn[14]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[15]_i_1__0 
       (.I0(dataIn[15]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[1]_i_1__0 
       (.I0(dataIn[1]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[2]_i_1__0 
       (.I0(dataIn[2]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[3]_i_1__0 
       (.I0(dataIn[3]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[4]_i_1__0 
       (.I0(dataIn[4]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[5]_i_1__0 
       (.I0(dataIn[5]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[6]_i_1__0 
       (.I0(dataIn[6]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[7]_i_1__0 
       (.I0(dataIn[7]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[8]_i_1__0 
       (.I0(dataIn[8]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \iReg[9]_i_1__0 
       (.I0(dataIn[9]),
        .I1(gControlIn),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(\iReg_reg[15]_3 [1]),
        .I4(\iReg_reg[15]_3 [2]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[9]_i_1__0_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__0_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__0_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__0_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__0_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__0_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__0_n_0 ),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__0_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__0_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__0_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_105
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__10
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__10
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__10
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__10
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__10
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__10
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__10
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__10
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__10
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__10
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__10
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__10
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__10
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__10
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__10
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__10
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_106
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__78_n_0 ;
  wire \iReg[10]_i_1__78_n_0 ;
  wire \iReg[11]_i_1__78_n_0 ;
  wire \iReg[12]_i_1__78_n_0 ;
  wire \iReg[13]_i_1__78_n_0 ;
  wire \iReg[14]_i_1__78_n_0 ;
  wire \iReg[15]_i_1__78_n_0 ;
  wire \iReg[1]_i_1__78_n_0 ;
  wire \iReg[2]_i_1__78_n_0 ;
  wire \iReg[3]_i_1__78_n_0 ;
  wire \iReg[4]_i_1__78_n_0 ;
  wire \iReg[5]_i_1__78_n_0 ;
  wire \iReg[6]_i_1__78_n_0 ;
  wire \iReg[7]_i_1__78_n_0 ;
  wire \iReg[8]_i_1__78_n_0 ;
  wire \iReg[9]_i_1__78_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__78 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__78_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__78_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__78_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__78_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__78_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__78_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__78_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__78_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__78_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__78_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__78_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__78_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__78_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__78_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__78_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__78_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__78_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_107
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_118
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__4
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__4
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__4
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__4
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__4
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__4
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__4
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__4
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__4
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__4
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__4
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__4
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__4
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__4
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__4
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__4
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_119
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__72_n_0 ;
  wire \iReg[10]_i_1__72_n_0 ;
  wire \iReg[11]_i_1__72_n_0 ;
  wire \iReg[12]_i_1__72_n_0 ;
  wire \iReg[13]_i_1__72_n_0 ;
  wire \iReg[14]_i_1__72_n_0 ;
  wire \iReg[15]_i_1__72_n_0 ;
  wire \iReg[1]_i_1__72_n_0 ;
  wire \iReg[2]_i_1__72_n_0 ;
  wire \iReg[3]_i_1__72_n_0 ;
  wire \iReg[4]_i_1__72_n_0 ;
  wire \iReg[5]_i_1__72_n_0 ;
  wire \iReg[6]_i_1__72_n_0 ;
  wire \iReg[7]_i_1__72_n_0 ;
  wire \iReg[8]_i_1__72_n_0 ;
  wire \iReg[9]_i_1__72_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__72 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__72_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__72_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__72_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__72_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__72_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__72_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__72_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__72_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__72_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__72_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__72_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__72_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__72_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__72_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__72_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__72_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__72_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_120
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_129
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__33
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__33
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__33
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__33
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__33
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__33
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__33
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__33
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__33
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__33
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__33
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__33
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__33
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__33
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__33
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__33
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_130
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__101_n_0 ;
  wire \iReg[10]_i_1__101_n_0 ;
  wire \iReg[11]_i_1__101_n_0 ;
  wire \iReg[12]_i_1__101_n_0 ;
  wire \iReg[13]_i_1__101_n_0 ;
  wire \iReg[14]_i_1__101_n_0 ;
  wire \iReg[15]_i_1__101_n_0 ;
  wire \iReg[1]_i_1__101_n_0 ;
  wire \iReg[2]_i_1__101_n_0 ;
  wire \iReg[3]_i_1__101_n_0 ;
  wire \iReg[4]_i_1__101_n_0 ;
  wire \iReg[5]_i_1__101_n_0 ;
  wire \iReg[6]_i_1__101_n_0 ;
  wire \iReg[7]_i_1__101_n_0 ;
  wire \iReg[8]_i_1__101_n_0 ;
  wire \iReg[9]_i_1__101_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__101 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__101_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__101_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__101_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__101_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__101_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__101_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__101_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__101_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__101_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__101_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__101_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__101_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__101_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__101_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__101_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__101_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__101_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_131
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_142
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__27
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__27
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__27
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__27
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__27
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__27
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__27
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__27
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__27
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__27
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__27
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__27
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__27
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__27
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__27
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__27
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_143
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__95_n_0 ;
  wire \iReg[10]_i_1__95_n_0 ;
  wire \iReg[11]_i_1__95_n_0 ;
  wire \iReg[12]_i_1__95_n_0 ;
  wire \iReg[13]_i_1__95_n_0 ;
  wire \iReg[14]_i_1__95_n_0 ;
  wire \iReg[15]_i_1__95_n_0 ;
  wire \iReg[1]_i_1__95_n_0 ;
  wire \iReg[2]_i_1__95_n_0 ;
  wire \iReg[3]_i_1__95_n_0 ;
  wire \iReg[4]_i_1__95_n_0 ;
  wire \iReg[5]_i_1__95_n_0 ;
  wire \iReg[6]_i_1__95_n_0 ;
  wire \iReg[7]_i_1__95_n_0 ;
  wire \iReg[8]_i_1__95_n_0 ;
  wire \iReg[9]_i_1__95_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__95 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__95_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__95_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__95_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__95_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__95_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__95_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__95_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__95_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__95_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__95_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__95_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__95_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__95_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__95_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__95_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__95_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__95_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_144
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_155
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__21
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__21
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__21
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__21
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__21
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__21
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__21
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__21
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__21
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__21
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__21
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__21
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__21
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__21
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__21
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__21
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_156
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__89_n_0 ;
  wire \iReg[10]_i_1__89_n_0 ;
  wire \iReg[11]_i_1__89_n_0 ;
  wire \iReg[12]_i_1__89_n_0 ;
  wire \iReg[13]_i_1__89_n_0 ;
  wire \iReg[14]_i_1__89_n_0 ;
  wire \iReg[15]_i_1__89_n_0 ;
  wire \iReg[1]_i_1__89_n_0 ;
  wire \iReg[2]_i_1__89_n_0 ;
  wire \iReg[3]_i_1__89_n_0 ;
  wire \iReg[4]_i_1__89_n_0 ;
  wire \iReg[5]_i_1__89_n_0 ;
  wire \iReg[6]_i_1__89_n_0 ;
  wire \iReg[7]_i_1__89_n_0 ;
  wire \iReg[8]_i_1__89_n_0 ;
  wire \iReg[9]_i_1__89_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__89 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__89_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__89_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__89_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__89_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__89_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__89_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__89_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__89_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__89_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__89_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__89_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__89_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__89_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__89_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__89_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__89_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__89_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_157
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_168
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__15
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__15
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__15
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__15
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__15
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__15
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__15
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__15
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__15
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__15
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__15
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__15
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__15
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__15
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__15
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__15
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_169
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__83_n_0 ;
  wire \iReg[10]_i_1__83_n_0 ;
  wire \iReg[11]_i_1__83_n_0 ;
  wire \iReg[12]_i_1__83_n_0 ;
  wire \iReg[13]_i_1__83_n_0 ;
  wire \iReg[14]_i_1__83_n_0 ;
  wire \iReg[15]_i_1__83_n_0 ;
  wire \iReg[1]_i_1__83_n_0 ;
  wire \iReg[2]_i_1__83_n_0 ;
  wire \iReg[3]_i_1__83_n_0 ;
  wire \iReg[4]_i_1__83_n_0 ;
  wire \iReg[5]_i_1__83_n_0 ;
  wire \iReg[6]_i_1__83_n_0 ;
  wire \iReg[7]_i_1__83_n_0 ;
  wire \iReg[8]_i_1__83_n_0 ;
  wire \iReg[9]_i_1__83_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__83 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__83_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__83_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__83_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__83_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__83_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__83_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__83_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__83_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__83_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__83_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__83_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__83_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__83_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__83_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__83_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__83_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__83_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_170
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_181
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__9
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__9
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__9
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__9
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__9
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__9
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__9
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__9
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__9
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__9
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__9
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__9
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__9
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__9
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__9
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__9
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_182
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__77_n_0 ;
  wire \iReg[10]_i_1__77_n_0 ;
  wire \iReg[11]_i_1__77_n_0 ;
  wire \iReg[12]_i_1__77_n_0 ;
  wire \iReg[13]_i_1__77_n_0 ;
  wire \iReg[14]_i_1__77_n_0 ;
  wire \iReg[15]_i_1__77_n_0 ;
  wire \iReg[1]_i_1__77_n_0 ;
  wire \iReg[2]_i_1__77_n_0 ;
  wire \iReg[3]_i_1__77_n_0 ;
  wire \iReg[4]_i_1__77_n_0 ;
  wire \iReg[5]_i_1__77_n_0 ;
  wire \iReg[6]_i_1__77_n_0 ;
  wire \iReg[7]_i_1__77_n_0 ;
  wire \iReg[8]_i_1__77_n_0 ;
  wire \iReg[9]_i_1__77_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__77 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__77_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__77_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__77_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__77_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__77_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__77_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__77_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__77_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__77_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__77_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__77_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__77_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__77_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__77_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__77_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__77_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__77_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_183
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_194
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__3
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__3
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__3
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__3
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__3
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__3
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__3
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__3
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__3
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__3
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__3
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__3
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__3
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__3
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__3
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__3
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_195
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__71_n_0 ;
  wire \iReg[10]_i_1__71_n_0 ;
  wire \iReg[11]_i_1__71_n_0 ;
  wire \iReg[12]_i_1__71_n_0 ;
  wire \iReg[13]_i_1__71_n_0 ;
  wire \iReg[14]_i_1__71_n_0 ;
  wire \iReg[15]_i_1__71_n_0 ;
  wire \iReg[1]_i_1__71_n_0 ;
  wire \iReg[2]_i_1__71_n_0 ;
  wire \iReg[3]_i_1__71_n_0 ;
  wire \iReg[4]_i_1__71_n_0 ;
  wire \iReg[5]_i_1__71_n_0 ;
  wire \iReg[6]_i_1__71_n_0 ;
  wire \iReg[7]_i_1__71_n_0 ;
  wire \iReg[8]_i_1__71_n_0 ;
  wire \iReg[9]_i_1__71_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__71 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__71_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__71_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__71_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__71_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__71_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__71_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__71_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__71_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__71_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__71_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__71_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__71_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__71_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__71_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__71_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__71_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__71_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_196
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_205
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__32
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__32
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__32
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__32
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__32
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__32
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__32
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__32
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__32
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__32
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__32
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__32
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__32
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__32
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__32
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__32
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_206
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__100_n_0 ;
  wire \iReg[10]_i_1__100_n_0 ;
  wire \iReg[11]_i_1__100_n_0 ;
  wire \iReg[12]_i_1__100_n_0 ;
  wire \iReg[13]_i_1__100_n_0 ;
  wire \iReg[14]_i_1__100_n_0 ;
  wire \iReg[15]_i_1__100_n_0 ;
  wire \iReg[1]_i_1__100_n_0 ;
  wire \iReg[2]_i_1__100_n_0 ;
  wire \iReg[3]_i_1__100_n_0 ;
  wire \iReg[4]_i_1__100_n_0 ;
  wire \iReg[5]_i_1__100_n_0 ;
  wire \iReg[6]_i_1__100_n_0 ;
  wire \iReg[7]_i_1__100_n_0 ;
  wire \iReg[8]_i_1__100_n_0 ;
  wire \iReg[9]_i_1__100_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__100 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__100_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__100_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__100_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__100_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__100_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__100_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__100_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__100_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__100_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__100_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__100_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__100_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__100_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__100_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__100_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__100_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__100_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_207
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_218
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__26
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__26
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__26
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__26
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__26
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__26
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__26
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__26
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__26
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__26
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__26
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__26
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__26
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__26
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__26
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__26
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_219
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__94_n_0 ;
  wire \iReg[10]_i_1__94_n_0 ;
  wire \iReg[11]_i_1__94_n_0 ;
  wire \iReg[12]_i_1__94_n_0 ;
  wire \iReg[13]_i_1__94_n_0 ;
  wire \iReg[14]_i_1__94_n_0 ;
  wire \iReg[15]_i_1__94_n_0 ;
  wire \iReg[1]_i_1__94_n_0 ;
  wire \iReg[2]_i_1__94_n_0 ;
  wire \iReg[3]_i_1__94_n_0 ;
  wire \iReg[4]_i_1__94_n_0 ;
  wire \iReg[5]_i_1__94_n_0 ;
  wire \iReg[6]_i_1__94_n_0 ;
  wire \iReg[7]_i_1__94_n_0 ;
  wire \iReg[8]_i_1__94_n_0 ;
  wire \iReg[9]_i_1__94_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__94 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__94_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__94_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__94_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__94_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__94_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__94_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__94_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__94_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__94_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__94_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__94_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__94_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__94_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__94_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__94_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__94_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__94_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_220
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_231
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__20
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__20
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__20
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__20
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__20
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__20
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__20
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__20
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__20
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__20
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__20
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__20
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__20
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__20
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__20
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__20
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_232
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__88_n_0 ;
  wire \iReg[10]_i_1__88_n_0 ;
  wire \iReg[11]_i_1__88_n_0 ;
  wire \iReg[12]_i_1__88_n_0 ;
  wire \iReg[13]_i_1__88_n_0 ;
  wire \iReg[14]_i_1__88_n_0 ;
  wire \iReg[15]_i_1__88_n_0 ;
  wire \iReg[1]_i_1__88_n_0 ;
  wire \iReg[2]_i_1__88_n_0 ;
  wire \iReg[3]_i_1__88_n_0 ;
  wire \iReg[4]_i_1__88_n_0 ;
  wire \iReg[5]_i_1__88_n_0 ;
  wire \iReg[6]_i_1__88_n_0 ;
  wire \iReg[7]_i_1__88_n_0 ;
  wire \iReg[8]_i_1__88_n_0 ;
  wire \iReg[9]_i_1__88_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__88 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__88_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__88_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__88_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__88_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__88_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__88_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__88_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__88_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__88_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__88_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__88_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__88_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__88_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__88_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__88_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__88_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__88_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_233
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_244
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__14
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__14
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__14
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__14
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__14
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__14
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__14
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__14
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__14
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__14
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__14
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__14
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__14
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__14
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__14
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__14
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_245
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__82_n_0 ;
  wire \iReg[10]_i_1__82_n_0 ;
  wire \iReg[11]_i_1__82_n_0 ;
  wire \iReg[12]_i_1__82_n_0 ;
  wire \iReg[13]_i_1__82_n_0 ;
  wire \iReg[14]_i_1__82_n_0 ;
  wire \iReg[15]_i_1__82_n_0 ;
  wire \iReg[1]_i_1__82_n_0 ;
  wire \iReg[2]_i_1__82_n_0 ;
  wire \iReg[3]_i_1__82_n_0 ;
  wire \iReg[4]_i_1__82_n_0 ;
  wire \iReg[5]_i_1__82_n_0 ;
  wire \iReg[6]_i_1__82_n_0 ;
  wire \iReg[7]_i_1__82_n_0 ;
  wire \iReg[8]_i_1__82_n_0 ;
  wire \iReg[9]_i_1__82_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__82 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__82_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__82_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__82_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__82_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__82_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__82_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__82_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__82_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__82_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__82_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__82_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__82_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__82_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__82_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__82_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__82_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__82_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_246
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_257
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__8
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__8
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__8
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__8
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__8
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__8
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__8
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__8
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__8
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__8
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__8
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__8
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__8
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__8
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__8
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__8
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_258
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__76_n_0 ;
  wire \iReg[10]_i_1__76_n_0 ;
  wire \iReg[11]_i_1__76_n_0 ;
  wire \iReg[12]_i_1__76_n_0 ;
  wire \iReg[13]_i_1__76_n_0 ;
  wire \iReg[14]_i_1__76_n_0 ;
  wire \iReg[15]_i_1__76_n_0 ;
  wire \iReg[1]_i_1__76_n_0 ;
  wire \iReg[2]_i_1__76_n_0 ;
  wire \iReg[3]_i_1__76_n_0 ;
  wire \iReg[4]_i_1__76_n_0 ;
  wire \iReg[5]_i_1__76_n_0 ;
  wire \iReg[6]_i_1__76_n_0 ;
  wire \iReg[7]_i_1__76_n_0 ;
  wire \iReg[8]_i_1__76_n_0 ;
  wire \iReg[9]_i_1__76_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__76 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__76_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__76_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__76_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__76_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__76_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__76_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__76_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__76_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__76_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__76_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__76_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__76_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__76_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__76_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__76_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__76_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__76_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_259
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_270
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__2
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__2
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__2
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__2
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__2
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__2
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__2
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__2
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__2
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__2
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__2
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__2
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__2
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__2
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__2
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_271
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__70_n_0 ;
  wire \iReg[10]_i_1__70_n_0 ;
  wire \iReg[11]_i_1__70_n_0 ;
  wire \iReg[12]_i_1__70_n_0 ;
  wire \iReg[13]_i_1__70_n_0 ;
  wire \iReg[14]_i_1__70_n_0 ;
  wire \iReg[15]_i_1__70_n_0 ;
  wire \iReg[1]_i_1__70_n_0 ;
  wire \iReg[2]_i_1__70_n_0 ;
  wire \iReg[3]_i_1__70_n_0 ;
  wire \iReg[4]_i_1__70_n_0 ;
  wire \iReg[5]_i_1__70_n_0 ;
  wire \iReg[6]_i_1__70_n_0 ;
  wire \iReg[7]_i_1__70_n_0 ;
  wire \iReg[8]_i_1__70_n_0 ;
  wire \iReg[9]_i_1__70_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__70 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__70_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__70_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__70_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__70_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__70_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__70_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__70_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__70_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__70_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__70_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__70_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__70_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__70_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__70_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__70_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__70_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__70_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_272
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_281
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__31
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__31
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__31
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__31
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__31
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__31
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__31
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__31
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__31
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__31
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__31
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__31
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__31
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__31
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__31
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__31
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_282
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__99_n_0 ;
  wire \iReg[10]_i_1__99_n_0 ;
  wire \iReg[11]_i_1__99_n_0 ;
  wire \iReg[12]_i_1__99_n_0 ;
  wire \iReg[13]_i_1__99_n_0 ;
  wire \iReg[14]_i_1__99_n_0 ;
  wire \iReg[15]_i_1__99_n_0 ;
  wire \iReg[1]_i_1__99_n_0 ;
  wire \iReg[2]_i_1__99_n_0 ;
  wire \iReg[3]_i_1__99_n_0 ;
  wire \iReg[4]_i_1__99_n_0 ;
  wire \iReg[5]_i_1__99_n_0 ;
  wire \iReg[6]_i_1__99_n_0 ;
  wire \iReg[7]_i_1__99_n_0 ;
  wire \iReg[8]_i_1__99_n_0 ;
  wire \iReg[9]_i_1__99_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__99 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__99_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__99_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__99_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__99_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__99_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__99_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__99_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__99_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__99_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__99_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__99_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__99_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__99_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__99_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__99_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__99_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__99_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_283
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_294
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__25
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__25
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__25
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__25
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__25
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__25
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__25
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__25
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__25
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__25
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__25
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__25
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__25
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__25
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__25
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__25
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_295
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__93_n_0 ;
  wire \iReg[10]_i_1__93_n_0 ;
  wire \iReg[11]_i_1__93_n_0 ;
  wire \iReg[12]_i_1__93_n_0 ;
  wire \iReg[13]_i_1__93_n_0 ;
  wire \iReg[14]_i_1__93_n_0 ;
  wire \iReg[15]_i_1__93_n_0 ;
  wire \iReg[1]_i_1__93_n_0 ;
  wire \iReg[2]_i_1__93_n_0 ;
  wire \iReg[3]_i_1__93_n_0 ;
  wire \iReg[4]_i_1__93_n_0 ;
  wire \iReg[5]_i_1__93_n_0 ;
  wire \iReg[6]_i_1__93_n_0 ;
  wire \iReg[7]_i_1__93_n_0 ;
  wire \iReg[8]_i_1__93_n_0 ;
  wire \iReg[9]_i_1__93_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__93 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__93_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__93_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__93_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__93_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__93_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__93_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__93_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__93_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__93_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__93_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__93_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__93_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__93_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__93_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__93_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__93_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__93_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_296
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_307
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__19
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__19
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__19
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__19
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__19
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__19
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__19
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__19
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__19
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__19
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__19
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__19
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__19
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__19
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__19
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__19
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_308
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__87_n_0 ;
  wire \iReg[10]_i_1__87_n_0 ;
  wire \iReg[11]_i_1__87_n_0 ;
  wire \iReg[12]_i_1__87_n_0 ;
  wire \iReg[13]_i_1__87_n_0 ;
  wire \iReg[14]_i_1__87_n_0 ;
  wire \iReg[15]_i_1__87_n_0 ;
  wire \iReg[1]_i_1__87_n_0 ;
  wire \iReg[2]_i_1__87_n_0 ;
  wire \iReg[3]_i_1__87_n_0 ;
  wire \iReg[4]_i_1__87_n_0 ;
  wire \iReg[5]_i_1__87_n_0 ;
  wire \iReg[6]_i_1__87_n_0 ;
  wire \iReg[7]_i_1__87_n_0 ;
  wire \iReg[8]_i_1__87_n_0 ;
  wire \iReg[9]_i_1__87_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__87 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__87_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__87_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__87_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__87_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__87_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__87_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__87_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__87_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__87_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__87_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__87_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__87_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__87_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__87_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__87_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__87_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__87_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_309
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_320
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__13
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__13
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__13
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__13
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__13
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__13
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__13
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__13
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__13
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__13
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__13
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__13
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__13
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__13
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__13
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__13
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_321
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__81_n_0 ;
  wire \iReg[10]_i_1__81_n_0 ;
  wire \iReg[11]_i_1__81_n_0 ;
  wire \iReg[12]_i_1__81_n_0 ;
  wire \iReg[13]_i_1__81_n_0 ;
  wire \iReg[14]_i_1__81_n_0 ;
  wire \iReg[15]_i_1__81_n_0 ;
  wire \iReg[1]_i_1__81_n_0 ;
  wire \iReg[2]_i_1__81_n_0 ;
  wire \iReg[3]_i_1__81_n_0 ;
  wire \iReg[4]_i_1__81_n_0 ;
  wire \iReg[5]_i_1__81_n_0 ;
  wire \iReg[6]_i_1__81_n_0 ;
  wire \iReg[7]_i_1__81_n_0 ;
  wire \iReg[8]_i_1__81_n_0 ;
  wire \iReg[9]_i_1__81_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__81 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__81_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__81_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__81_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__81_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__81_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__81_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__81_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__81_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__81_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__81_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__81_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__81_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__81_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__81_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__81_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__81_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__81_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_322
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_333
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__7
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__7
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__7
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__7
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__7
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__7
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__7
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__7
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__7
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__7
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__7
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__7
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__7
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__7
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__7
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__7
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_334
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__75_n_0 ;
  wire \iReg[10]_i_1__75_n_0 ;
  wire \iReg[11]_i_1__75_n_0 ;
  wire \iReg[12]_i_1__75_n_0 ;
  wire \iReg[13]_i_1__75_n_0 ;
  wire \iReg[14]_i_1__75_n_0 ;
  wire \iReg[15]_i_1__75_n_0 ;
  wire \iReg[1]_i_1__75_n_0 ;
  wire \iReg[2]_i_1__75_n_0 ;
  wire \iReg[3]_i_1__75_n_0 ;
  wire \iReg[4]_i_1__75_n_0 ;
  wire \iReg[5]_i_1__75_n_0 ;
  wire \iReg[6]_i_1__75_n_0 ;
  wire \iReg[7]_i_1__75_n_0 ;
  wire \iReg[8]_i_1__75_n_0 ;
  wire \iReg[9]_i_1__75_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__75 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__75_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__75_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__75_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__75_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__75_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__75_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__75_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__75_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__75_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__75_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__75_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__75_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__75_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__75_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__75_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__75_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__75_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_335
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_346
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__1
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__1
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__1
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__1
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__1
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__1
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__1
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__1
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__1
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__1
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__1
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__1
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_347
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__69_n_0 ;
  wire \iReg[10]_i_1__69_n_0 ;
  wire \iReg[11]_i_1__69_n_0 ;
  wire \iReg[12]_i_1__69_n_0 ;
  wire \iReg[13]_i_1__69_n_0 ;
  wire \iReg[14]_i_1__69_n_0 ;
  wire \iReg[15]_i_1__69_n_0 ;
  wire \iReg[1]_i_1__69_n_0 ;
  wire \iReg[2]_i_1__69_n_0 ;
  wire \iReg[3]_i_1__69_n_0 ;
  wire \iReg[4]_i_1__69_n_0 ;
  wire \iReg[5]_i_1__69_n_0 ;
  wire \iReg[6]_i_1__69_n_0 ;
  wire \iReg[7]_i_1__69_n_0 ;
  wire \iReg[8]_i_1__69_n_0 ;
  wire \iReg[9]_i_1__69_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__69 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__69_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__69_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__69_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__69_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__69_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__69_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__69_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__69_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__69_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__69_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__69_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__69_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__69_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__69_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__69_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__69_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__69_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_348
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_357
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__30
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__30
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__30
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__30
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__30
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__30
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__30
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__30
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__30
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__30
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__30
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__30
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__30
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__30
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__30
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__30
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_358
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__98_n_0 ;
  wire \iReg[10]_i_1__98_n_0 ;
  wire \iReg[11]_i_1__98_n_0 ;
  wire \iReg[12]_i_1__98_n_0 ;
  wire \iReg[13]_i_1__98_n_0 ;
  wire \iReg[14]_i_1__98_n_0 ;
  wire \iReg[15]_i_1__98_n_0 ;
  wire \iReg[1]_i_1__98_n_0 ;
  wire \iReg[2]_i_1__98_n_0 ;
  wire \iReg[3]_i_1__98_n_0 ;
  wire \iReg[4]_i_1__98_n_0 ;
  wire \iReg[5]_i_1__98_n_0 ;
  wire \iReg[6]_i_1__98_n_0 ;
  wire \iReg[7]_i_1__98_n_0 ;
  wire \iReg[8]_i_1__98_n_0 ;
  wire \iReg[9]_i_1__98_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__98 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__98_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__98_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__98_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__98_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__98_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__98_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__98_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__98_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__98_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__98_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__98_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__98_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__98_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__98_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__98_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__98_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__98_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_359
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_370
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__24
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__24
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__24
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__24
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__24
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__24
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__24
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__24
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__24
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__24
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__24
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__24
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__24
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__24
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__24
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__24
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_371
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__92_n_0 ;
  wire \iReg[10]_i_1__92_n_0 ;
  wire \iReg[11]_i_1__92_n_0 ;
  wire \iReg[12]_i_1__92_n_0 ;
  wire \iReg[13]_i_1__92_n_0 ;
  wire \iReg[14]_i_1__92_n_0 ;
  wire \iReg[15]_i_1__92_n_0 ;
  wire \iReg[1]_i_1__92_n_0 ;
  wire \iReg[2]_i_1__92_n_0 ;
  wire \iReg[3]_i_1__92_n_0 ;
  wire \iReg[4]_i_1__92_n_0 ;
  wire \iReg[5]_i_1__92_n_0 ;
  wire \iReg[6]_i_1__92_n_0 ;
  wire \iReg[7]_i_1__92_n_0 ;
  wire \iReg[8]_i_1__92_n_0 ;
  wire \iReg[9]_i_1__92_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__92 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__92_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__92_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__92_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__92_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__92_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__92_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__92_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__92_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__92_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__92_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__92_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__92_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__92_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__92_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__92_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__92_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__92_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_372
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_383
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__18
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__18
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__18
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__18
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__18
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__18
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__18
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__18
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__18
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__18
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__18
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__18
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__18
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__18
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__18
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__18
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_384
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__86_n_0 ;
  wire \iReg[10]_i_1__86_n_0 ;
  wire \iReg[11]_i_1__86_n_0 ;
  wire \iReg[12]_i_1__86_n_0 ;
  wire \iReg[13]_i_1__86_n_0 ;
  wire \iReg[14]_i_1__86_n_0 ;
  wire \iReg[15]_i_1__86_n_0 ;
  wire \iReg[1]_i_1__86_n_0 ;
  wire \iReg[2]_i_1__86_n_0 ;
  wire \iReg[3]_i_1__86_n_0 ;
  wire \iReg[4]_i_1__86_n_0 ;
  wire \iReg[5]_i_1__86_n_0 ;
  wire \iReg[6]_i_1__86_n_0 ;
  wire \iReg[7]_i_1__86_n_0 ;
  wire \iReg[8]_i_1__86_n_0 ;
  wire \iReg[9]_i_1__86_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__86 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__86_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__86_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__86_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__86_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__86_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__86_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__86_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__86_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__86_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__86_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__86_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__86_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__86_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__86_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__86_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__86_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__86_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_385
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_396
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__12
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__12
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__12
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__12
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__12
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__12
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__12
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__12
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__12
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__12
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__12
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__12
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__12
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__12
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__12
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__12
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_397
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__80_n_0 ;
  wire \iReg[10]_i_1__80_n_0 ;
  wire \iReg[11]_i_1__80_n_0 ;
  wire \iReg[12]_i_1__80_n_0 ;
  wire \iReg[13]_i_1__80_n_0 ;
  wire \iReg[14]_i_1__80_n_0 ;
  wire \iReg[15]_i_1__80_n_0 ;
  wire \iReg[1]_i_1__80_n_0 ;
  wire \iReg[2]_i_1__80_n_0 ;
  wire \iReg[3]_i_1__80_n_0 ;
  wire \iReg[4]_i_1__80_n_0 ;
  wire \iReg[5]_i_1__80_n_0 ;
  wire \iReg[6]_i_1__80_n_0 ;
  wire \iReg[7]_i_1__80_n_0 ;
  wire \iReg[8]_i_1__80_n_0 ;
  wire \iReg[9]_i_1__80_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__80 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__80_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__80_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__80_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__80_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__80_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__80_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__80_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__80_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__80_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__80_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__80_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__80_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__80_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__80_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__80_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__80_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__80_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_398
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_409
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__6
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__6
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__6
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__6
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__6
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__6
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__6
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__6
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__6
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__6
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__6
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__6
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__6
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__6
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__6
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__6
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_410
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__74_n_0 ;
  wire \iReg[10]_i_1__74_n_0 ;
  wire \iReg[11]_i_1__74_n_0 ;
  wire \iReg[12]_i_1__74_n_0 ;
  wire \iReg[13]_i_1__74_n_0 ;
  wire \iReg[14]_i_1__74_n_0 ;
  wire \iReg[15]_i_1__74_n_0 ;
  wire \iReg[1]_i_1__74_n_0 ;
  wire \iReg[2]_i_1__74_n_0 ;
  wire \iReg[3]_i_1__74_n_0 ;
  wire \iReg[4]_i_1__74_n_0 ;
  wire \iReg[5]_i_1__74_n_0 ;
  wire \iReg[6]_i_1__74_n_0 ;
  wire \iReg[7]_i_1__74_n_0 ;
  wire \iReg[8]_i_1__74_n_0 ;
  wire \iReg[9]_i_1__74_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__74 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__74_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__74_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__74_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__74_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__74_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__74_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__74_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__74_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__74_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__74_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__74_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__74_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__74_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__74_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__74_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__74_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__74_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_411
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_422
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__0
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__0
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__0
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__0
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__0
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__0
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__0
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__0
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_423
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__68_n_0 ;
  wire \iReg[10]_i_1__68_n_0 ;
  wire \iReg[11]_i_1__68_n_0 ;
  wire \iReg[12]_i_1__68_n_0 ;
  wire \iReg[13]_i_1__68_n_0 ;
  wire \iReg[14]_i_1__68_n_0 ;
  wire \iReg[15]_i_1__68_n_0 ;
  wire \iReg[1]_i_1__68_n_0 ;
  wire \iReg[2]_i_1__68_n_0 ;
  wire \iReg[3]_i_1__68_n_0 ;
  wire \iReg[4]_i_1__68_n_0 ;
  wire \iReg[5]_i_1__68_n_0 ;
  wire \iReg[6]_i_1__68_n_0 ;
  wire \iReg[7]_i_1__68_n_0 ;
  wire \iReg[8]_i_1__68_n_0 ;
  wire \iReg[9]_i_1__68_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__68 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__68_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__68_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__68_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__68_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__68_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__68_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__68_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__68_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__68_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__68_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__68_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__68_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__68_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__68_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__68_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__68_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__68_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_424
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_433
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    clk,
    rst,
    dataIn,
    gControlIn,
    \iReg_reg[15]_3 ,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input clk;
  input rst;
  input [15:0]dataIn;
  input [0:0]gControlIn;
  input [2:0]\iReg_reg[15]_3 ;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1_n_0 ;
  wire \iReg[10]_i_1_n_0 ;
  wire \iReg[11]_i_1_n_0 ;
  wire \iReg[12]_i_1_n_0 ;
  wire \iReg[13]_i_1_n_0 ;
  wire \iReg[14]_i_1_n_0 ;
  wire \iReg[15]_i_1_n_0 ;
  wire \iReg[1]_i_1_n_0 ;
  wire \iReg[2]_i_1_n_0 ;
  wire \iReg[3]_i_1_n_0 ;
  wire \iReg[4]_i_1_n_0 ;
  wire \iReg[5]_i_1_n_0 ;
  wire \iReg[6]_i_1_n_0 ;
  wire \iReg[7]_i_1_n_0 ;
  wire \iReg[8]_i_1_n_0 ;
  wire \iReg[9]_i_1_n_0 ;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [2:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__29
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__29
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__29
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__29
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__29
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__29
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__29
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__29
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__29
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__29
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__29
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__29
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__29
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__29
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__29
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__29
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[0]_i_1 
       (.I0(dataIn[0]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[10]_i_1 
       (.I0(dataIn[10]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[11]_i_1 
       (.I0(dataIn[11]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[12]_i_1 
       (.I0(dataIn[12]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[13]_i_1 
       (.I0(dataIn[13]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[14]_i_1 
       (.I0(dataIn[14]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[15]_i_1 
       (.I0(dataIn[15]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[1]_i_1 
       (.I0(dataIn[1]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[2]_i_1 
       (.I0(dataIn[2]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[3]_i_1 
       (.I0(dataIn[3]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[4]_i_1 
       (.I0(dataIn[4]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[5]_i_1 
       (.I0(dataIn[5]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[6]_i_1 
       (.I0(dataIn[6]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[7]_i_1 
       (.I0(dataIn[7]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[8]_i_1 
       (.I0(dataIn[8]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888B88)) 
    \iReg[9]_i_1 
       (.I0(dataIn[9]),
        .I1(gControlIn),
        .I2(\iReg_reg[15]_3 [2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(\iReg_reg[15]_3 [1]),
        .I5(\iReg_reg[15]_3 [0]),
        .O(\iReg[9]_i_1_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1_n_0 ),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_434
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__97_n_0 ;
  wire \iReg[10]_i_1__97_n_0 ;
  wire \iReg[11]_i_1__97_n_0 ;
  wire \iReg[12]_i_1__97_n_0 ;
  wire \iReg[13]_i_1__97_n_0 ;
  wire \iReg[14]_i_1__97_n_0 ;
  wire \iReg[15]_i_1__97_n_0 ;
  wire \iReg[1]_i_1__97_n_0 ;
  wire \iReg[2]_i_1__97_n_0 ;
  wire \iReg[3]_i_1__97_n_0 ;
  wire \iReg[4]_i_1__97_n_0 ;
  wire \iReg[5]_i_1__97_n_0 ;
  wire \iReg[6]_i_1__97_n_0 ;
  wire \iReg[7]_i_1__97_n_0 ;
  wire \iReg[8]_i_1__97_n_0 ;
  wire \iReg[9]_i_1__97_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__97 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__97_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__97_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__97_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__97_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__97_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__97_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__97_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__97_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__97_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__97_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__97_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__97_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__97_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__97_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__97_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__97_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__97_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_435
   (Q,
    clk,
    rst,
    dataIn,
    \iReg_reg[15]_0 ,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn);
  output [15:0]Q;
  input clk;
  input rst;
  input [15:0]dataIn;
  input [1:0]\iReg_reg[15]_0 ;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]gControlIn;

  wire [15:0]Q;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]\iReg_reg[15]_0 ;
  wire [15:0]inDataWire;
  wire rst;

  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[0]_i_1 
       (.I0(dataIn[0]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[0]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[10]_i_1 
       (.I0(dataIn[10]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[10]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[11]_i_1 
       (.I0(dataIn[11]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[11]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[12]_i_1 
       (.I0(dataIn[12]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[12]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[13]_i_1 
       (.I0(dataIn[13]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[13]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[14]_i_1 
       (.I0(dataIn[14]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[14]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[15]_i_1 
       (.I0(dataIn[15]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[15]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[1]_i_1 
       (.I0(dataIn[1]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[1]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[2]_i_1 
       (.I0(dataIn[2]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[2]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[3]_i_1 
       (.I0(dataIn[3]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[3]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[4]_i_1 
       (.I0(dataIn[4]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[4]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[5]_i_1 
       (.I0(dataIn[5]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[5]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[6]_i_1 
       (.I0(dataIn[6]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[6]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[7]_i_1 
       (.I0(dataIn[7]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[7]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[8]_i_1 
       (.I0(dataIn[8]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[8]));
  LUT5 #(
    .INIT(32'hAAAA0030)) 
    \iReg[9]_i_1 
       (.I0(dataIn[9]),
        .I1(\iReg_reg[15]_0 [0]),
        .I2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(\iReg_reg[15]_0 [1]),
        .I4(gControlIn),
        .O(inDataWire[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_446
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__23
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__23
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__23
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__23
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__23
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__23
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__23
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__23
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__23
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__23
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__23
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__23
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__23
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__23
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__23
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__23
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_447
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__91_n_0 ;
  wire \iReg[10]_i_1__91_n_0 ;
  wire \iReg[11]_i_1__91_n_0 ;
  wire \iReg[12]_i_1__91_n_0 ;
  wire \iReg[13]_i_1__91_n_0 ;
  wire \iReg[14]_i_1__91_n_0 ;
  wire \iReg[15]_i_1__91_n_0 ;
  wire \iReg[1]_i_1__91_n_0 ;
  wire \iReg[2]_i_1__91_n_0 ;
  wire \iReg[3]_i_1__91_n_0 ;
  wire \iReg[4]_i_1__91_n_0 ;
  wire \iReg[5]_i_1__91_n_0 ;
  wire \iReg[6]_i_1__91_n_0 ;
  wire \iReg[7]_i_1__91_n_0 ;
  wire \iReg[8]_i_1__91_n_0 ;
  wire \iReg[9]_i_1__91_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__91 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__91_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__91_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__91_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__91_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__91_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__91_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__91_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__91_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__91_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__91_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__91_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__91_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__91_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__91_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__91_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__91_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__91_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_448
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_459
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__17
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__17
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__17
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__17
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__17
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__17
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__17
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__17
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__17
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__17
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__17
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__17
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__17
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__17
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__17
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__17
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_460
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__85_n_0 ;
  wire \iReg[10]_i_1__85_n_0 ;
  wire \iReg[11]_i_1__85_n_0 ;
  wire \iReg[12]_i_1__85_n_0 ;
  wire \iReg[13]_i_1__85_n_0 ;
  wire \iReg[14]_i_1__85_n_0 ;
  wire \iReg[15]_i_1__85_n_0 ;
  wire \iReg[1]_i_1__85_n_0 ;
  wire \iReg[2]_i_1__85_n_0 ;
  wire \iReg[3]_i_1__85_n_0 ;
  wire \iReg[4]_i_1__85_n_0 ;
  wire \iReg[5]_i_1__85_n_0 ;
  wire \iReg[6]_i_1__85_n_0 ;
  wire \iReg[7]_i_1__85_n_0 ;
  wire \iReg[8]_i_1__85_n_0 ;
  wire \iReg[9]_i_1__85_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__85 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__85_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__85_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__85_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__85_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__85_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__85_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__85_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__85_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__85_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__85_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__85_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__85_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__85_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__85_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__85_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__85_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__85_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_461
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_472
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__11
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__11
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__11
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__11
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__11
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__11
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__11
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__11
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__11
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__11
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__11
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__11
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__11
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__11
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__11
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__11
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_473
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__79_n_0 ;
  wire \iReg[10]_i_1__79_n_0 ;
  wire \iReg[11]_i_1__79_n_0 ;
  wire \iReg[12]_i_1__79_n_0 ;
  wire \iReg[13]_i_1__79_n_0 ;
  wire \iReg[14]_i_1__79_n_0 ;
  wire \iReg[15]_i_1__79_n_0 ;
  wire \iReg[1]_i_1__79_n_0 ;
  wire \iReg[2]_i_1__79_n_0 ;
  wire \iReg[3]_i_1__79_n_0 ;
  wire \iReg[4]_i_1__79_n_0 ;
  wire \iReg[5]_i_1__79_n_0 ;
  wire \iReg[6]_i_1__79_n_0 ;
  wire \iReg[7]_i_1__79_n_0 ;
  wire \iReg[8]_i_1__79_n_0 ;
  wire \iReg[9]_i_1__79_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__79 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__79_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__79_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__79_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__79_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__79_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__79_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__79_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__79_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__79_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__79_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__79_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__79_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__79_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__79_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__79_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__79_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__79_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_474
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_485
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__5
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__5
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__5
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__5
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__5
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__5
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__5
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__5
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__5
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__5
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__5
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__5
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__5
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__5
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__5
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__5
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_486
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__73_n_0 ;
  wire \iReg[10]_i_1__73_n_0 ;
  wire \iReg[11]_i_1__73_n_0 ;
  wire \iReg[12]_i_1__73_n_0 ;
  wire \iReg[13]_i_1__73_n_0 ;
  wire \iReg[14]_i_1__73_n_0 ;
  wire \iReg[15]_i_1__73_n_0 ;
  wire \iReg[1]_i_1__73_n_0 ;
  wire \iReg[2]_i_1__73_n_0 ;
  wire \iReg[3]_i_1__73_n_0 ;
  wire \iReg[4]_i_1__73_n_0 ;
  wire \iReg[5]_i_1__73_n_0 ;
  wire \iReg[6]_i_1__73_n_0 ;
  wire \iReg[7]_i_1__73_n_0 ;
  wire \iReg[8]_i_1__73_n_0 ;
  wire \iReg[9]_i_1__73_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__73 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__73_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__73_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__73_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__73_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__73_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__73_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__73_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__73_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__73_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__73_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__73_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__73_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__73_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__73_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__73_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__73_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__73_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_487
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_498
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_499
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__67_n_0 ;
  wire \iReg[10]_i_1__67_n_0 ;
  wire \iReg[11]_i_1__67_n_0 ;
  wire \iReg[12]_i_1__67_n_0 ;
  wire \iReg[13]_i_1__67_n_0 ;
  wire \iReg[14]_i_1__67_n_0 ;
  wire \iReg[15]_i_1__67_n_0 ;
  wire \iReg[1]_i_1__67_n_0 ;
  wire \iReg[2]_i_1__67_n_0 ;
  wire \iReg[3]_i_1__67_n_0 ;
  wire \iReg[4]_i_1__67_n_0 ;
  wire \iReg[5]_i_1__67_n_0 ;
  wire \iReg[6]_i_1__67_n_0 ;
  wire \iReg[7]_i_1__67_n_0 ;
  wire \iReg[8]_i_1__67_n_0 ;
  wire \iReg[9]_i_1__67_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__67 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__67_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__67_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__67_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__67_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__67_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__67_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__67_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__67_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__67_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__67_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__67_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__67_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__67_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__67_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__67_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__67_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__67_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_500
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_56
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__102_n_0 ;
  wire \iReg[10]_i_1__102_n_0 ;
  wire \iReg[11]_i_1__102_n_0 ;
  wire \iReg[12]_i_1__102_n_0 ;
  wire \iReg[13]_i_1__102_n_0 ;
  wire \iReg[14]_i_1__102_n_0 ;
  wire \iReg[15]_i_1__102_n_0 ;
  wire \iReg[1]_i_1__102_n_0 ;
  wire \iReg[2]_i_1__102_n_0 ;
  wire \iReg[3]_i_1__102_n_0 ;
  wire \iReg[4]_i_1__102_n_0 ;
  wire \iReg[5]_i_1__102_n_0 ;
  wire \iReg[6]_i_1__102_n_0 ;
  wire \iReg[7]_i_1__102_n_0 ;
  wire \iReg[8]_i_1__102_n_0 ;
  wire \iReg[9]_i_1__102_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__102 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__102_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__102_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__102_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__102_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__102_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__102_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__102_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__102_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__102_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__102_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__102_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__102_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__102_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__102_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__102_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__102_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__102_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_57
   (Q,
    clk,
    rst,
    dataIn,
    \iReg_reg[15]_0 ,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn);
  output [15:0]Q;
  input clk;
  input rst;
  input [15:0]dataIn;
  input [1:0]\iReg_reg[15]_0 ;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]gControlIn;

  wire [15:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]\iReg_reg[15]_0 ;
  wire [15:0]inDataWire;
  wire rst;

  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[0]_i_1__0 
       (.I0(dataIn[0]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn),
        .O(inDataWire[0]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[10]_i_1__0 
       (.I0(dataIn[10]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn),
        .O(inDataWire[10]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[11]_i_1__0 
       (.I0(dataIn[11]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn),
        .O(inDataWire[11]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[12]_i_1__0 
       (.I0(dataIn[12]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn),
        .O(inDataWire[12]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[13]_i_1__0 
       (.I0(dataIn[13]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn),
        .O(inDataWire[13]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[14]_i_1__0 
       (.I0(dataIn[14]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn),
        .O(inDataWire[14]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[15]_i_1__0 
       (.I0(dataIn[15]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn),
        .O(inDataWire[15]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[1]_i_1__0 
       (.I0(dataIn[1]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn),
        .O(inDataWire[1]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[2]_i_1__0 
       (.I0(dataIn[2]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn),
        .O(inDataWire[2]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[3]_i_1__0 
       (.I0(dataIn[3]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn),
        .O(inDataWire[3]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[4]_i_1__0 
       (.I0(dataIn[4]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn),
        .O(inDataWire[4]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[5]_i_1__0 
       (.I0(dataIn[5]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn),
        .O(inDataWire[5]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[6]_i_1__0 
       (.I0(dataIn[6]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn),
        .O(inDataWire[6]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[7]_i_1__0 
       (.I0(dataIn[7]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn),
        .O(inDataWire[7]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[8]_i_1__0 
       (.I0(dataIn[8]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn),
        .O(inDataWire[8]));
  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    \iReg[9]_i_1__0 
       (.I0(dataIn[9]),
        .I1(\iReg_reg[15]_0 [1]),
        .I2(\iReg_reg[15]_0 [0]),
        .I3(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn),
        .O(inDataWire[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(inDataWire[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_66
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__28
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__28
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__28
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__28
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__28
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__28
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__28
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__28
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__28
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__28
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__28
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__28
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__28
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__28
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__28
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__28
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_67
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__96_n_0 ;
  wire \iReg[10]_i_1__96_n_0 ;
  wire \iReg[11]_i_1__96_n_0 ;
  wire \iReg[12]_i_1__96_n_0 ;
  wire \iReg[13]_i_1__96_n_0 ;
  wire \iReg[14]_i_1__96_n_0 ;
  wire \iReg[15]_i_1__96_n_0 ;
  wire \iReg[1]_i_1__96_n_0 ;
  wire \iReg[2]_i_1__96_n_0 ;
  wire \iReg[3]_i_1__96_n_0 ;
  wire \iReg[4]_i_1__96_n_0 ;
  wire \iReg[5]_i_1__96_n_0 ;
  wire \iReg[6]_i_1__96_n_0 ;
  wire \iReg[7]_i_1__96_n_0 ;
  wire \iReg[8]_i_1__96_n_0 ;
  wire \iReg[9]_i_1__96_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__96 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__96_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__96_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__96_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__96_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__96_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__96_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__96_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__96_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__96_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__96_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__96_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__96_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__96_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__96_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__96_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__96_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__96_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_68
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_79
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__22
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__22
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__22
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__22
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__22
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__22
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__22
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__22
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__22
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__22
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__22
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__22
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__22
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__22
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__22
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__22
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_80
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__90_n_0 ;
  wire \iReg[10]_i_1__90_n_0 ;
  wire \iReg[11]_i_1__90_n_0 ;
  wire \iReg[12]_i_1__90_n_0 ;
  wire \iReg[13]_i_1__90_n_0 ;
  wire \iReg[14]_i_1__90_n_0 ;
  wire \iReg[15]_i_1__90_n_0 ;
  wire \iReg[1]_i_1__90_n_0 ;
  wire \iReg[2]_i_1__90_n_0 ;
  wire \iReg[3]_i_1__90_n_0 ;
  wire \iReg[4]_i_1__90_n_0 ;
  wire \iReg[5]_i_1__90_n_0 ;
  wire \iReg[6]_i_1__90_n_0 ;
  wire \iReg[7]_i_1__90_n_0 ;
  wire \iReg[8]_i_1__90_n_0 ;
  wire \iReg[9]_i_1__90_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__90 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__90_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__90_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__90_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__90_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__90_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__90_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__90_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__90_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__90_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__90_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__90_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__90_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__90_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__90_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__90_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__90_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__90_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_81
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_92
   (S,
    Q,
    \iReg_reg[7]_0 ,
    \iReg_reg[11]_0 ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[15]_2 ,
    P,
    \iReg_reg[15]_3 ,
    clk,
    rst);
  output [3:0]S;
  output [14:0]Q;
  output [3:0]\iReg_reg[7]_0 ;
  output [3:0]\iReg_reg[11]_0 ;
  output [3:0]\iReg_reg[15]_0 ;
  input [15:0]\iReg_reg[15]_1 ;
  input [0:0]\iReg_reg[3]_0 ;
  input \iReg_reg[15]_2 ;
  input [15:0]P;
  input [15:0]\iReg_reg[15]_3 ;
  input clk;
  input rst;

  wire [15:0]P;
  wire [14:0]Q;
  wire [3:0]S;
  wire clk;
  wire [3:0]\iReg_reg[11]_0 ;
  wire [3:0]\iReg_reg[15]_0 ;
  wire [15:0]\iReg_reg[15]_1 ;
  wire \iReg_reg[15]_2 ;
  wire [15:0]\iReg_reg[15]_3 ;
  wire [0:0]\iReg_reg[3]_0 ;
  wire [3:0]\iReg_reg[7]_0 ;
  wire \iReg_reg_n_0_[15] ;
  wire rst;

  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_1__16
       (.I0(Q[7]),
        .I1(\iReg_reg[15]_1 [7]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[7]),
        .O(\iReg_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_2__16
       (.I0(Q[6]),
        .I1(\iReg_reg[15]_1 [6]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[6]),
        .O(\iReg_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_3__16
       (.I0(Q[5]),
        .I1(\iReg_reg[15]_1 [5]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[5]),
        .O(\iReg_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__0_i_4__16
       (.I0(Q[4]),
        .I1(\iReg_reg[15]_1 [4]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[4]),
        .O(\iReg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_1__16
       (.I0(Q[11]),
        .I1(\iReg_reg[15]_1 [11]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[11]),
        .O(\iReg_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_2__16
       (.I0(Q[10]),
        .I1(\iReg_reg[15]_1 [10]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[10]),
        .O(\iReg_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_3__16
       (.I0(Q[9]),
        .I1(\iReg_reg[15]_1 [9]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[9]),
        .O(\iReg_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__1_i_4__16
       (.I0(Q[8]),
        .I1(\iReg_reg[15]_1 [8]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[8]),
        .O(\iReg_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_1__16
       (.I0(\iReg_reg_n_0_[15] ),
        .I1(\iReg_reg[15]_1 [15]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[15]),
        .O(\iReg_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_2__16
       (.I0(Q[14]),
        .I1(\iReg_reg[15]_1 [14]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[14]),
        .O(\iReg_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_3__16
       (.I0(Q[13]),
        .I1(\iReg_reg[15]_1 [13]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[13]),
        .O(\iReg_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry__2_i_4__16
       (.I0(Q[12]),
        .I1(\iReg_reg[15]_1 [12]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[12]),
        .O(\iReg_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_1__16
       (.I0(Q[3]),
        .I1(\iReg_reg[15]_1 [3]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_2__16
       (.I0(Q[2]),
        .I1(\iReg_reg[15]_1 [2]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_3__16
       (.I0(Q[1]),
        .I1(\iReg_reg[15]_1 [1]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h56A6A6A6)) 
    ALU_d2_w_carry_i_4__16
       (.I0(Q[0]),
        .I1(\iReg_reg[15]_1 [0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg[15]_2 ),
        .I4(P[0]),
        .O(S[0]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [15]),
        .Q(\iReg_reg_n_0_[15] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_3 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_93
   (Q,
    gControlIn,
    dataIn,
    clk,
    rst);
  output [15:0]Q;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire \iReg[0]_i_1__84_n_0 ;
  wire \iReg[10]_i_1__84_n_0 ;
  wire \iReg[11]_i_1__84_n_0 ;
  wire \iReg[12]_i_1__84_n_0 ;
  wire \iReg[13]_i_1__84_n_0 ;
  wire \iReg[14]_i_1__84_n_0 ;
  wire \iReg[15]_i_1__84_n_0 ;
  wire \iReg[1]_i_1__84_n_0 ;
  wire \iReg[2]_i_1__84_n_0 ;
  wire \iReg[3]_i_1__84_n_0 ;
  wire \iReg[4]_i_1__84_n_0 ;
  wire \iReg[5]_i_1__84_n_0 ;
  wire \iReg[6]_i_1__84_n_0 ;
  wire \iReg[7]_i_1__84_n_0 ;
  wire \iReg[8]_i_1__84_n_0 ;
  wire \iReg[9]_i_1__84_n_0 ;
  wire rst;

  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[0]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[0]),
        .O(\iReg[0]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[10]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[10]),
        .O(\iReg[10]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[11]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[11]),
        .O(\iReg[11]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[12]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[12]),
        .O(\iReg[12]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[13]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[13]),
        .O(\iReg[13]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[14]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[14]),
        .O(\iReg[14]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[15]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[15]),
        .O(\iReg[15]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[1]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[1]),
        .O(\iReg[1]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[2]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[2]),
        .O(\iReg[2]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[3]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[3]),
        .O(\iReg[3]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[4]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[4]),
        .O(\iReg[4]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[5]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[5]),
        .O(\iReg[5]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[6]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[6]),
        .O(\iReg[6]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[7]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[7]),
        .O(\iReg[7]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[8]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[8]),
        .O(\iReg[8]_i_1__84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \iReg[9]_i_1__84 
       (.I0(gControlIn),
        .I1(dataIn[9]),
        .O(\iReg[9]_i_1__84_n_0 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[0]_i_1__84_n_0 ),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[10]_i_1__84_n_0 ),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[11]_i_1__84_n_0 ),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[12]_i_1__84_n_0 ),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[13]_i_1__84_n_0 ),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[14]_i_1__84_n_0 ),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[15]_i_1__84_n_0 ),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[1]_i_1__84_n_0 ),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[2]_i_1__84_n_0 ),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[3]_i_1__84_n_0 ),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[4]_i_1__84_n_0 ),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[5]_i_1__84_n_0 ),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[6]_i_1__84_n_0 ),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[7]_i_1__84_n_0 ),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[8]_i_1__84_n_0 ),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg[9]_i_1__84_n_0 ),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_IN" *) 
module MEMDesign_ArrayTop_0_0_CADA_IN_94
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_104
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__6 ,
    \iReg_reg[0]_i_2__6 ,
    \iReg_reg[15]_i_2__6_0 ,
    \iReg_reg[15]_i_2__6_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__6 ;
  input \iReg_reg[0]_i_2__6 ;
  input [15:0]\iReg_reg[15]_i_2__6_0 ;
  input [0:0]\iReg_reg[15]_i_2__6_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__6 ;
  wire [0:0]\iReg_reg[15]_i_2__6 ;
  wire [15:0]\iReg_reg[15]_i_2__6_0 ;
  wire [0:0]\iReg_reg[15]_i_2__6_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [0]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [10]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [11]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [12]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [13]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [14]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [15]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [1]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [2]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [3]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [4]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [5]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [6]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [7]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [8]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__6 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__6 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__6 ),
        .I4(\iReg_reg[15]_i_2__6_0 [9]),
        .I5(\iReg_reg[15]_i_2__6_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_117
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__2 ,
    \iReg_reg[0]_i_2__2 ,
    \iReg_reg[15]_i_2__2_0 ,
    \iReg_reg[15]_i_2__2_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__2 ;
  input \iReg_reg[0]_i_2__2 ;
  input [15:0]\iReg_reg[15]_i_2__2_0 ;
  input [0:0]\iReg_reg[15]_i_2__2_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__2 ;
  wire [0:0]\iReg_reg[15]_i_2__2 ;
  wire [15:0]\iReg_reg[15]_i_2__2_0 ;
  wire [0:0]\iReg_reg[15]_i_2__2_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [0]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [10]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [11]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [12]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [13]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [14]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [15]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [1]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [2]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [3]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [4]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [5]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [6]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [7]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [8]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__2 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__2 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__2 ),
        .I4(\iReg_reg[15]_i_2__2_0 [9]),
        .I5(\iReg_reg[15]_i_2__2_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_128
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_141
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__17 ,
    \iReg_reg[0]_i_2__17 ,
    \iReg_reg[15]_i_2__17_0 ,
    \iReg_reg[15]_i_2__17_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__17 ;
  input \iReg_reg[0]_i_2__17 ;
  input [15:0]\iReg_reg[15]_i_2__17_0 ;
  input [0:0]\iReg_reg[15]_i_2__17_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__17 ;
  wire [0:0]\iReg_reg[15]_i_2__17 ;
  wire [15:0]\iReg_reg[15]_i_2__17_0 ;
  wire [0:0]\iReg_reg[15]_i_2__17_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [0]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [10]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [11]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [12]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [13]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [14]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [15]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [1]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [2]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [3]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [4]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [5]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [6]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [7]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [8]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__17 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__17 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__17 ),
        .I4(\iReg_reg[15]_i_2__17_0 [9]),
        .I5(\iReg_reg[15]_i_2__17_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_154
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_167
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_180
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_193
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__1 ,
    \iReg_reg[0]_i_2__1 ,
    \iReg_reg[15]_i_2__1_0 ,
    \iReg_reg[15]_i_2__1_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__1 ;
  input \iReg_reg[0]_i_2__1 ;
  input [15:0]\iReg_reg[15]_i_2__1_0 ;
  input [0:0]\iReg_reg[15]_i_2__1_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__1 ;
  wire [0:0]\iReg_reg[15]_i_2__1 ;
  wire [15:0]\iReg_reg[15]_i_2__1_0 ;
  wire [0:0]\iReg_reg[15]_i_2__1_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [0]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [10]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [11]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [12]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [13]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [14]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [15]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [1]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [2]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [3]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [4]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [5]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [6]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [7]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [8]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__1 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__1 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__1 ),
        .I4(\iReg_reg[15]_i_2__1_0 [9]),
        .I5(\iReg_reg[15]_i_2__1_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_204
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_217
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__13 ,
    \iReg_reg[15]_i_2__16 ,
    \iReg_reg[15]_i_2__16_0 ,
    \iReg_reg[15]_i_2__13 ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__16_1 );
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__13 ;
  input [15:0]\iReg_reg[15]_i_2__16 ;
  input [0:0]\iReg_reg[15]_i_2__16_0 ;
  input [0:0]\iReg_reg[15]_i_2__13 ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__16_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__13 ;
  wire [0:0]\iReg_reg[15]_i_2__13 ;
  wire [15:0]\iReg_reg[15]_i_2__16 ;
  wire [0:0]\iReg_reg[15]_i_2__16_0 ;
  wire [0:0]\iReg_reg[15]_i_2__16_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__13 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [0]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [0]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__13 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [10]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [10]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__13 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [11]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [11]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__13 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [12]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [12]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__13 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [13]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [13]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__13 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [14]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [14]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__13 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [15]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [15]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__13 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [1]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [1]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__13 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [2]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [2]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__13 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [3]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [3]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__13 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [4]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [4]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__13 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [5]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [5]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__13 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [6]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [6]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__13 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [7]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [7]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__13 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [8]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [8]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__13 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__13 ),
        .I2(\iReg_reg[15]_i_2__16 [9]),
        .I3(\iReg_reg[15]_i_2__16_0 ),
        .I4(\iReg_reg[15]_i_2__13 ),
        .I5(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__16 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__16_1 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__13 ),
        .I4(\iReg_reg[15]_i_2__16 [9]),
        .I5(\iReg_reg[15]_i_2__16_0 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_230
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__9 ,
    \iReg_reg[15]_i_2__9 ,
    \iReg_reg[15]_i_2__9_0 ,
    \iReg_reg[15]_i_2__9_1 ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__9 ;
  input [15:0]\iReg_reg[15]_i_2__9 ;
  input [0:0]\iReg_reg[15]_i_2__9_0 ;
  input [0:0]\iReg_reg[15]_i_2__9_1 ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__9 ;
  wire [15:0]\iReg_reg[15]_i_2__9 ;
  wire [0:0]\iReg_reg[15]_i_2__9_0 ;
  wire [0:0]\iReg_reg[15]_i_2__9_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__9 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [0]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__9 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [10]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__9 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [11]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__9 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [12]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__9 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [13]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__9 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [14]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__9 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [15]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__9 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [1]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__9 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [2]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__9 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [3]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__9 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [4]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__9 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [5]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__9 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [6]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__9 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [7]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__9 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [8]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__9 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__9 ),
        .I2(\iReg_reg[15]_i_2__9 [9]),
        .I3(\iReg_reg[15]_i_2__9_0 ),
        .I4(\iReg_reg[15]_i_2__9_1 ),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_243
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__5 ,
    \iReg_reg[15]_i_2__5 ,
    \iReg_reg[15]_i_2__5_0 ,
    \iReg_reg[15]_i_2__5_1 ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__5 ;
  input [15:0]\iReg_reg[15]_i_2__5 ;
  input [0:0]\iReg_reg[15]_i_2__5_0 ;
  input [0:0]\iReg_reg[15]_i_2__5_1 ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__5 ;
  wire [15:0]\iReg_reg[15]_i_2__5 ;
  wire [0:0]\iReg_reg[15]_i_2__5_0 ;
  wire [0:0]\iReg_reg[15]_i_2__5_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__5 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [0]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__5 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [10]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__5 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [11]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__5 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [12]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__5 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [13]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__5 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [14]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__5 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [15]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__5 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [1]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__5 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [2]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__5 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [3]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__5 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [4]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__5 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [5]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__5 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [6]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__5 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [7]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__5 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [8]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__5 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__5 ),
        .I2(\iReg_reg[15]_i_2__5 [9]),
        .I3(\iReg_reg[15]_i_2__5_0 ),
        .I4(\iReg_reg[15]_i_2__5_1 ),
        .I5(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_256
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_269
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__0 ,
    \iReg_reg[0]_i_2__0 ,
    \iReg_reg[15]_i_2__0_0 ,
    \iReg_reg[15]_i_2__0_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__0 ;
  input \iReg_reg[0]_i_2__0 ;
  input [15:0]\iReg_reg[15]_i_2__0_0 ;
  input [0:0]\iReg_reg[15]_i_2__0_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__0 ;
  wire [0:0]\iReg_reg[15]_i_2__0 ;
  wire [15:0]\iReg_reg[15]_i_2__0_0 ;
  wire [0:0]\iReg_reg[15]_i_2__0_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [0]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [10]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [11]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [12]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [13]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [14]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [15]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [1]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [2]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [3]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [4]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [5]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [6]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [7]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [8]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__0 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__0 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__0 ),
        .I4(\iReg_reg[15]_i_2__0_0 [9]),
        .I5(\iReg_reg[15]_i_2__0_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_280
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_293
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__12 ,
    \iReg_reg[15]_i_2__15 ,
    \iReg_reg[15]_i_2__15_0 ,
    \iReg_reg[15]_i_2__12 ,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__15_1 );
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__12 ;
  input [15:0]\iReg_reg[15]_i_2__15 ;
  input [0:0]\iReg_reg[15]_i_2__15_0 ;
  input [0:0]\iReg_reg[15]_i_2__12 ;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__15_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__12 ;
  wire [0:0]\iReg_reg[15]_i_2__12 ;
  wire [15:0]\iReg_reg[15]_i_2__15 ;
  wire [0:0]\iReg_reg[15]_i_2__15_0 ;
  wire [0:0]\iReg_reg[15]_i_2__15_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__12 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [0]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [0]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__12 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [10]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [10]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__12 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [11]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [11]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__12 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [12]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [12]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__12 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [13]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [13]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__12 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [14]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [14]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__12 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [15]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [15]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__12 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [1]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [1]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__12 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [2]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [2]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__12 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [3]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [3]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__12 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [4]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [4]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__12 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [5]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [5]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__12 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [6]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [6]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__12 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [7]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [7]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__12 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [8]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [8]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__12 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__12 ),
        .I2(\iReg_reg[15]_i_2__15 [9]),
        .I3(\iReg_reg[15]_i_2__15_0 ),
        .I4(\iReg_reg[15]_i_2__12 ),
        .I5(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__15 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__15_1 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__12 ),
        .I4(\iReg_reg[15]_i_2__15 [9]),
        .I5(\iReg_reg[15]_i_2__15_0 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_306
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__8 ,
    \iReg_reg[15]_i_2__8 ,
    \iReg_reg[15]_i_2__8_0 ,
    \iReg_reg[15]_i_2__8_1 ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__8 ;
  input [15:0]\iReg_reg[15]_i_2__8 ;
  input [0:0]\iReg_reg[15]_i_2__8_0 ;
  input [0:0]\iReg_reg[15]_i_2__8_1 ;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__8 ;
  wire [15:0]\iReg_reg[15]_i_2__8 ;
  wire [0:0]\iReg_reg[15]_i_2__8_0 ;
  wire [0:0]\iReg_reg[15]_i_2__8_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__8 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [0]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__8 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [10]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__8 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [11]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__8 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [12]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__8 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [13]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__8 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [14]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__8 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [15]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__8 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [1]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__8 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [2]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__8 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [3]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__8 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [4]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__8 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [5]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__8 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [6]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__8 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [7]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__8 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [8]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__8 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__8 ),
        .I2(\iReg_reg[15]_i_2__8 [9]),
        .I3(\iReg_reg[15]_i_2__8_0 ),
        .I4(\iReg_reg[15]_i_2__8_1 ),
        .I5(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_319
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__4 ,
    \iReg_reg[15]_i_2__4 ,
    \iReg_reg[15]_i_2__4_0 ,
    \iReg_reg[15]_i_2__4_1 ,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__4 ;
  input [15:0]\iReg_reg[15]_i_2__4 ;
  input [0:0]\iReg_reg[15]_i_2__4_0 ;
  input [0:0]\iReg_reg[15]_i_2__4_1 ;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__4 ;
  wire [15:0]\iReg_reg[15]_i_2__4 ;
  wire [0:0]\iReg_reg[15]_i_2__4_0 ;
  wire [0:0]\iReg_reg[15]_i_2__4_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__4 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [0]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__4 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [10]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__4 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [11]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__4 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [12]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__4 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [13]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__4 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [14]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__4 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [15]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__4 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [1]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__4 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [2]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__4 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [3]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__4 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [4]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__4 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [5]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__4 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [6]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__4 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [7]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__4 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [8]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__4 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__4 ),
        .I2(\iReg_reg[15]_i_2__4 [9]),
        .I3(\iReg_reg[15]_i_2__4_0 ),
        .I4(\iReg_reg[15]_i_2__4_1 ),
        .I5(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_332
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_345
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2 ,
    \iReg_reg[0]_i_2 ,
    \iReg_reg[15]_i_2_0 ,
    \iReg_reg[15]_i_2_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2 ;
  input \iReg_reg[0]_i_2 ;
  input [15:0]\iReg_reg[15]_i_2_0 ;
  input [0:0]\iReg_reg[15]_i_2_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2 ;
  wire [0:0]\iReg_reg[15]_i_2 ;
  wire [15:0]\iReg_reg[15]_i_2_0 ;
  wire [0:0]\iReg_reg[15]_i_2_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [0]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [10]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [11]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [12]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [13]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [14]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [15]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [1]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [2]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [3]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [4]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [5]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [6]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [7]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [8]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2 ),
        .I4(\iReg_reg[15]_i_2_0 [9]),
        .I5(\iReg_reg[15]_i_2_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_356
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_369
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__11 ,
    \iReg_reg[15]_i_2__11 ,
    \iReg_reg[15]_i_2__11_0 ,
    \iReg_reg[15]_i_2__11_1 ,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__11 ;
  input [15:0]\iReg_reg[15]_i_2__11 ;
  input [0:0]\iReg_reg[15]_i_2__11_0 ;
  input [0:0]\iReg_reg[15]_i_2__11_1 ;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__11 ;
  wire [15:0]\iReg_reg[15]_i_2__11 ;
  wire [0:0]\iReg_reg[15]_i_2__11_0 ;
  wire [0:0]\iReg_reg[15]_i_2__11_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__11 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [0]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__11 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [10]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__11 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [11]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__11 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [12]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__11 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [13]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__11 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [14]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__11 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [15]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__11 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [1]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__11 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [2]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__11 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [3]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__11 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [4]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__11 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [5]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__11 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [6]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__11 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [7]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__11 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [8]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__11 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__11 ),
        .I2(\iReg_reg[15]_i_2__11 [9]),
        .I3(\iReg_reg[15]_i_2__11_0 ),
        .I4(\iReg_reg[15]_i_2__11_1 ),
        .I5(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_382
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__7 ,
    \iReg_reg[15]_i_2__7 ,
    \iReg_reg[15]_i_2__7_0 ,
    \iReg_reg[15]_i_2__7_1 ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__7 ;
  input [15:0]\iReg_reg[15]_i_2__7 ;
  input [0:0]\iReg_reg[15]_i_2__7_0 ;
  input [0:0]\iReg_reg[15]_i_2__7_1 ;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__7 ;
  wire [15:0]\iReg_reg[15]_i_2__7 ;
  wire [0:0]\iReg_reg[15]_i_2__7_0 ;
  wire [0:0]\iReg_reg[15]_i_2__7_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__7 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [0]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__7 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [10]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__7 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [11]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__7 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [12]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__7 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [13]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__7 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [14]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__7 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [15]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__7 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [1]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__7 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [2]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__7 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [3]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__7 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [4]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__7 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [5]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__7 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [6]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__7 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [7]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__7 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [8]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__7 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__7 ),
        .I2(\iReg_reg[15]_i_2__7 [9]),
        .I3(\iReg_reg[15]_i_2__7_0 ),
        .I4(\iReg_reg[15]_i_2__7_1 ),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_395
   (P,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    rawOutputWire_15,
    clk,
    Q,
    rawOutputWire_16,
    \iReg_reg[0]_i_2__3 ,
    \iReg_reg[15]_i_2__3 ,
    \iReg_reg[15]_i_2__3_0 ,
    \iReg_reg[15]_i_2__3_1 ,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]P;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output rawOutputWire_15;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_16;
  input \iReg_reg[0]_i_2__3 ;
  input [15:0]\iReg_reg[15]_i_2__3 ;
  input [0:0]\iReg_reg[15]_i_2__3_0 ;
  input [0:0]\iReg_reg[15]_i_2__3_1 ;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__3 ;
  wire [15:0]\iReg_reg[15]_i_2__3 ;
  wire [0:0]\iReg_reg[15]_i_2__3_0 ;
  wire [0:0]\iReg_reg[15]_i_2__3_1 ;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_15;
  wire [15:0]rawOutputWire_16;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[0]_i_3__3 
       (.I0(P[0]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [0]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(rawOutputWire_0));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[10]_i_3__3 
       (.I0(P[10]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [10]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(rawOutputWire_10));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[11]_i_3__3 
       (.I0(P[11]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [11]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(rawOutputWire_11));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[12]_i_3__3 
       (.I0(P[12]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [12]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(rawOutputWire_12));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[13]_i_3__3 
       (.I0(P[13]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [13]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(rawOutputWire_13));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[14]_i_3__3 
       (.I0(P[14]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [14]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(rawOutputWire_14));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[15]_i_3__3 
       (.I0(P[15]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [15]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(rawOutputWire_15));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[1]_i_3__3 
       (.I0(P[1]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [1]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(rawOutputWire_1));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[2]_i_3__3 
       (.I0(P[2]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [2]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(rawOutputWire_2));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[3]_i_3__3 
       (.I0(P[3]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [3]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(rawOutputWire_3));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[4]_i_3__3 
       (.I0(P[4]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [4]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(rawOutputWire_4));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[5]_i_3__3 
       (.I0(P[5]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [5]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(rawOutputWire_5));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[6]_i_3__3 
       (.I0(P[6]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [6]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(rawOutputWire_6));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[7]_i_3__3 
       (.I0(P[7]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [7]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(rawOutputWire_7));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[8]_i_3__3 
       (.I0(P[8]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [8]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(rawOutputWire_8));
  LUT6 #(
    .INIT(64'h88F0FFFF88F00000)) 
    \iReg[9]_i_3__3 
       (.I0(P[9]),
        .I1(\iReg_reg[0]_i_2__3 ),
        .I2(\iReg_reg[15]_i_2__3 [9]),
        .I3(\iReg_reg[15]_i_2__3_0 ),
        .I4(\iReg_reg[15]_i_2__3_1 ),
        .I5(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(rawOutputWire_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16[15],rawOutputWire_16}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_408
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_421
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_432
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_445
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_458
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_471
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_484
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_497
   (P,
    clk,
    Q,
    rawOutputWire_0);
  output [15:0]P;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;

  wire [15:0]P;
  wire [15:0]Q;
  wire clk;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_65
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__18 ,
    \iReg_reg[0]_i_2__18 ,
    \iReg_reg[15]_i_2__18_0 ,
    \iReg_reg[15]_i_2__18_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__18 ;
  input \iReg_reg[0]_i_2__18 ;
  input [15:0]\iReg_reg[15]_i_2__18_0 ;
  input [0:0]\iReg_reg[15]_i_2__18_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__18 ;
  wire [0:0]\iReg_reg[15]_i_2__18 ;
  wire [15:0]\iReg_reg[15]_i_2__18_0 ;
  wire [0:0]\iReg_reg[15]_i_2__18_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [0]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [10]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [11]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [12]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [13]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [14]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [15]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [1]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [2]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [3]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [4]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [5]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [6]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [7]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [8]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__18 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__18 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__18 ),
        .I4(\iReg_reg[15]_i_2__18_0 [9]),
        .I5(\iReg_reg[15]_i_2__18_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_78
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__14 ,
    \iReg_reg[0]_i_2__14 ,
    \iReg_reg[15]_i_2__14_0 ,
    \iReg_reg[15]_i_2__14_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__14 ;
  input \iReg_reg[0]_i_2__14 ;
  input [15:0]\iReg_reg[15]_i_2__14_0 ;
  input [0:0]\iReg_reg[15]_i_2__14_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__14 ;
  wire [0:0]\iReg_reg[15]_i_2__14 ;
  wire [15:0]\iReg_reg[15]_i_2__14_0 ;
  wire [0:0]\iReg_reg[15]_i_2__14_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [0]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [10]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [11]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [12]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [13]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [14]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [15]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [1]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [2]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [3]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [4]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [5]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [6]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [7]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [8]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__14 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__14 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__14 ),
        .I4(\iReg_reg[15]_i_2__14_0 [9]),
        .I5(\iReg_reg[15]_i_2__14_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "CADA_Mult" *) 
module MEMDesign_ArrayTop_0_0_CADA_Mult_91
   (P,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    clk,
    Q,
    rawOutputWire_0,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__10 ,
    \iReg_reg[0]_i_2__10 ,
    \iReg_reg[15]_i_2__10_0 ,
    \iReg_reg[15]_i_2__10_1 );
  output [15:0]P;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  input clk;
  input [15:0]Q;
  input [15:0]rawOutputWire_0;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__10 ;
  input \iReg_reg[0]_i_2__10 ;
  input [15:0]\iReg_reg[15]_i_2__10_0 ;
  input [0:0]\iReg_reg[15]_i_2__10_1 ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire \iReg_reg[0]_i_2__10 ;
  wire [0:0]\iReg_reg[15]_i_2__10 ;
  wire [15:0]\iReg_reg[15]_i_2__10_0 ;
  wire [0:0]\iReg_reg[15]_i_2__10_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]rawOutputWire_0;
  wire rawOutputWire_n_74;
  wire rawOutputWire_n_75;
  wire rawOutputWire_n_76;
  wire rawOutputWire_n_77;
  wire rawOutputWire_n_78;
  wire rawOutputWire_n_79;
  wire rawOutputWire_n_80;
  wire rawOutputWire_n_81;
  wire rawOutputWire_n_82;
  wire rawOutputWire_n_83;
  wire rawOutputWire_n_84;
  wire rawOutputWire_n_85;
  wire rawOutputWire_n_86;
  wire rawOutputWire_n_87;
  wire rawOutputWire_n_88;
  wire rawOutputWire_n_89;
  wire NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED;
  wire NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED;
  wire NLW_rawOutputWire_OVERFLOW_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED;
  wire NLW_rawOutputWire_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_rawOutputWire_ACOUT_UNCONNECTED;
  wire [17:0]NLW_rawOutputWire_BCOUT_UNCONNECTED;
  wire [3:0]NLW_rawOutputWire_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_rawOutputWire_P_UNCONNECTED;
  wire [47:0]NLW_rawOutputWire_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[0]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[0]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [0]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1] ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[10]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[10]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [10]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_9 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[11]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[11]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [11]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_10 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[12]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[12]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [12]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_11 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[13]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[13]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [13]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_12 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[14]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[14]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [14]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[15]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[15]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [15]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_14 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[1]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[1]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [1]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[2]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[2]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [2]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[3]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[3]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [3]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[4]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[4]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [4]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[5]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[5]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [5]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[6]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[6]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [6]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[7]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[7]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [7]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[8]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[8]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [8]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hB888B888BBBB8888)) 
    \iReg[9]_i_3__10 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15]_i_2__10 ),
        .I2(P[9]),
        .I3(\iReg_reg[0]_i_2__10 ),
        .I4(\iReg_reg[15]_i_2__10_0 [9]),
        .I5(\iReg_reg[15]_i_2__10_1 ),
        .O(\iReg_reg[1]_8 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rawOutputWire
       (.A({rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0[15],rawOutputWire_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_rawOutputWire_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_rawOutputWire_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_rawOutputWire_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_rawOutputWire_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_rawOutputWire_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_rawOutputWire_OVERFLOW_UNCONNECTED),
        .P({NLW_rawOutputWire_P_UNCONNECTED[47:32],rawOutputWire_n_74,rawOutputWire_n_75,rawOutputWire_n_76,rawOutputWire_n_77,rawOutputWire_n_78,rawOutputWire_n_79,rawOutputWire_n_80,rawOutputWire_n_81,rawOutputWire_n_82,rawOutputWire_n_83,rawOutputWire_n_84,rawOutputWire_n_85,rawOutputWire_n_86,rawOutputWire_n_87,rawOutputWire_n_88,rawOutputWire_n_89,P}),
        .PATTERNBDETECT(NLW_rawOutputWire_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_rawOutputWire_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_rawOutputWire_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_rawOutputWire_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0
   (V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O11,
    iReg,
    rst,
    \iReg_reg[15] ,
    Q,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O11;
  input [1:0]iReg;
  input rst;
  input \iReg_reg[15] ;
  input [2:0]Q;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [0:0]O11;
  wire [2:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg Config_Reg
       (.O11(O11),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[128] (Config_Reg_n_1),
        .\dataOut[143] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[15:0]),
        .gControlIn(gControlIn[0]),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (Q),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_56 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_57 n0_HA_IN_3
       (.Q(A),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[47:32]),
        .gControlIn(gControlIn[2]),
        .\iReg_reg[15]_0 (Q[2:1]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__2 ,
    \iReg_reg[15] ,
    O2,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__2 ;
  input \iReg_reg[15] ;
  input [0:0]O2;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__2 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_113 Config_Reg
       (.O2(O2),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_114 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[32] (Config_Reg_n_1),
        .\dataOut[47] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_115 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_117 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__2 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__2 (\iReg_reg[15]_i_2__2 ),
        .\iReg_reg[15]_i_2__2_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__2_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_118 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_119 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_120 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121
   (V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O11,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O11;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_124 Config_Reg
       (.O11(O11),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_125 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[128] (Config_Reg_n_1),
        .\dataOut[143] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_126 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_128 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_129 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_130 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_131 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__17 ,
    \iReg_reg[15] ,
    O9,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__17 ;
  input \iReg_reg[15] ;
  input [0:0]O9;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O9;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__17 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_137 Config_Reg
       (.O9(O9),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_138 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[128] (Config_Reg_n_1),
        .\dataOut[143] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_139 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_141 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__17 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__17 (\iReg_reg[15]_i_2__17 ),
        .\iReg_reg[15]_i_2__17_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__17_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_142 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_143 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_144 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145
   (V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O7,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O7;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O7;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_150 Config_Reg
       (.O7(O7),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_151 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[80] (Config_Reg_n_1),
        .\dataOut[95] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_152 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_154 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_155 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_156 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_157 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158
   (V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O6,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O6;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O6;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_163 Config_Reg
       (.O6(O6),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_164 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[80] (Config_Reg_n_1),
        .\dataOut[95] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_165 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_167 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_168 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_169 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_170 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171
   (V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O3,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O3;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O3;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_176 Config_Reg
       (.O3(O3),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_177 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[32] (Config_Reg_n_1),
        .\dataOut[47] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_178 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_180 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_181 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_182 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_183 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O2,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O2;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_189 Config_Reg
       (.O2(O2),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_190 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[32] (Config_Reg_n_1),
        .\dataOut[47] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_191 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_193 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__1 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__1 (Q),
        .\iReg_reg[15]_i_2__1_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__1_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_194 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_195 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_196 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197
   (V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O11,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O11;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_200 Config_Reg
       (.O11(O11),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_201 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[112] (Config_Reg_n_1),
        .\dataOut[127] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_202 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_204 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_205 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_206 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_207 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__16 ,
    O8,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__16 ;
  input [0:0]O8;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__16 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_213 Config_Reg
       (.O8(O8),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_214 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[112] (Config_Reg_n_1),
        .\dataOut[127] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_215 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_217 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__13 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__13 (Q),
        .\iReg_reg[15]_i_2__16 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__16_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__16_1 (\iReg_reg[15]_i_2__16 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_218 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_219 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_220 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__9 ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O7,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__9 ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O7;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O7;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_226 Config_Reg
       (.O7(O7),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_227 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[64] (Config_Reg_n_1),
        .\dataOut[79] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_228 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_230 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__9 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__9 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__9_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__9_1 (\iReg_reg[15]_i_2__9 ),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_231 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_232 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_233 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_239 Config_Reg
       (.O4(O4),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_240 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[64] (Config_Reg_n_1),
        .\dataOut[79] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_241 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_243 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__5 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__5 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__5_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__5_1 (Q),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_244 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_245 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_246 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247
   (V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O3,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O3;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O3;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_252 Config_Reg
       (.O3(O3),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_253 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[16] (Config_Reg_n_1),
        .\dataOut[31] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_254 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_256 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_257 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_258 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_259 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__0 ,
    \iReg_reg[15] ,
    O1,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__0 ;
  input \iReg_reg[15] ;
  input [0:0]O1;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O1;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_265 Config_Reg
       (.O1(O1),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_266 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[16] (Config_Reg_n_1),
        .\dataOut[31] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_267 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_269 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__0 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__0 (\iReg_reg[15]_i_2__0 ),
        .\iReg_reg[15]_i_2__0_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__0_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_270 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_271 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_272 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273
   (V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O11,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O11;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_276 Config_Reg
       (.O11(O11),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_277 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[112] (Config_Reg_n_1),
        .\dataOut[127] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_278 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_280 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_281 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_282 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_283 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__15 ,
    O8,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__15 ;
  input [0:0]O8;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__15 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_289 Config_Reg
       (.O8(O8),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_290 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[112] (Config_Reg_n_1),
        .\dataOut[127] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_291 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_293 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__12 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__12 (Q),
        .\iReg_reg[15]_i_2__15 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__15_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__15_1 (\iReg_reg[15]_i_2__15 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_294 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_295 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_296 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__8 ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O7,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__8 ;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O7;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O7;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__8 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_302 Config_Reg
       (.O7(O7),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_303 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[64] (Config_Reg_n_1),
        .\dataOut[79] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_304 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_306 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__8 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__8 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__8_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__8_1 (\iReg_reg[15]_i_2__8 ),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_307 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_308 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_309 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_315 Config_Reg
       (.O4(O4),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_316 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[64] (Config_Reg_n_1),
        .\dataOut[79] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_317 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_319 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__4 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__4 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__4_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__4_1 (Q),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_320 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_321 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_322 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323
   (V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O3,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O3;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O3;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_328 Config_Reg
       (.O3(O3),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_329 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[16] (Config_Reg_n_1),
        .\dataOut[31] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_330 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_332 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_333 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_334 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_335 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O1,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O1;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_341 Config_Reg
       (.O1(O1),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_342 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[16] (Config_Reg_n_1),
        .\dataOut[31] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_343 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_345 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2 (Q),
        .\iReg_reg[15]_i_2_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_346 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_347 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_348 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349
   (V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O9,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O9;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O9;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_352 Config_Reg
       (.O9(O9),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_353 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[111] (\iReg_reg[15]_0 ),
        .\dataOut[96] (Config_Reg_n_1));
  MEMDesign_ArrayTop_0_0_CADA_ADD_354 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_356 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_357 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_358 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_359 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O8,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O8;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_365 Config_Reg
       (.O8(O8),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_366 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[111] (\iReg_reg[15] ),
        .\dataOut[96] (Config_Reg_n_1));
  MEMDesign_ArrayTop_0_0_CADA_ADD_367 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_369 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__11 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__11 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__11_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__11_1 (Q),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_370 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_371 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_372 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__7 ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O6,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__7 ;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O6;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O6;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__7 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_378 Config_Reg
       (.O6(O6),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_379 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[48] (Config_Reg_n_1),
        .\dataOut[63] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_380 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_382 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__7 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__7 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__7_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__7_1 (\iReg_reg[15]_i_2__7 ),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_383 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_384 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_385 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_391 Config_Reg
       (.O4(O4),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_392 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[48] (Config_Reg_n_1),
        .\dataOut[63] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_393 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_395 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__3 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__3 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__3_0 (Config_Reg_n_1),
        .\iReg_reg[15]_i_2__3_1 (Q),
        .rawOutputWire_0(rawOutputWire),
        .rawOutputWire_1(rawOutputWire_0),
        .rawOutputWire_10(rawOutputWire_9),
        .rawOutputWire_11(rawOutputWire_10),
        .rawOutputWire_12(rawOutputWire_11),
        .rawOutputWire_13(rawOutputWire_12),
        .rawOutputWire_14(rawOutputWire_13),
        .rawOutputWire_15(rawOutputWire_14),
        .rawOutputWire_16(A),
        .rawOutputWire_2(rawOutputWire_1),
        .rawOutputWire_3(rawOutputWire_2),
        .rawOutputWire_4(rawOutputWire_3),
        .rawOutputWire_5(rawOutputWire_4),
        .rawOutputWire_6(rawOutputWire_5),
        .rawOutputWire_7(rawOutputWire_6),
        .rawOutputWire_8(rawOutputWire_7),
        .rawOutputWire_9(rawOutputWire_8));
  MEMDesign_ArrayTop_0_0_CADA_IN_396 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_397 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_398 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399
   (V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O2,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O2;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_404 Config_Reg
       (.O2(O2),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_405 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[0] (Config_Reg_n_1),
        .\dataOut[15] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_406 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_408 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_409 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_410 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_411 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412
   (V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    O1,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O1;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O1;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_417 Config_Reg
       (.O1(O1),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_418 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[0] (Config_Reg_n_1),
        .\dataOut[15] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_419 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_421 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_422 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_423 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_424 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425
   (V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O9,
    iReg,
    rst,
    \iReg_reg[15] ,
    Q,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O9;
  input [1:0]iReg;
  input rst;
  input \iReg_reg[15] ;
  input [2:0]Q;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [0:0]O9;
  wire [2:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_428 Config_Reg
       (.O9(O9),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_429 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[111] (\iReg_reg[15] ),
        .\dataOut[96] (Config_Reg_n_1));
  MEMDesign_ArrayTop_0_0_CADA_ADD_430 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_432 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_433 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[15:0]),
        .gControlIn(gControlIn[0]),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (Q),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_434 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_435 n0_HA_IN_3
       (.Q(A),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[47:32]),
        .gControlIn(gControlIn[2]),
        .\iReg_reg[15]_0 (Q[2:1]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436
   (V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O8,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O8;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O8;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_441 Config_Reg
       (.O8(O8),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_442 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[111] (\iReg_reg[15]_0 ),
        .\dataOut[96] (Config_Reg_n_1));
  MEMDesign_ArrayTop_0_0_CADA_ADD_443 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_445 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_446 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_447 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_448 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449
   (V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O6,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O6;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O6;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_454 Config_Reg
       (.O6(O6),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_455 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[48] (Config_Reg_n_1),
        .\dataOut[63] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_456 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_458 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_459 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_460 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_461 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462
   (V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O4,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O4;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O4;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_467 Config_Reg
       (.O4(O4),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_468 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[48] (Config_Reg_n_1),
        .\dataOut[63] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_469 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_471 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_472 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_473 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_474 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475
   (V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    O2,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O2;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_480 Config_Reg
       (.O2(O2),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_481 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[0] (Config_Reg_n_1),
        .\dataOut[15] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_482 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_484 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_485 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_486 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_487 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488
   (V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    clk,
    gControlIn,
    dataIn,
    O1,
    iReg,
    rst,
    D,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [0:0]O1;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15] ;
  input \iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O1;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire [15:0]\iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_493 Config_Reg
       (.O1(O1),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_494 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .\dataOut[0] (Config_Reg_n_1),
        .\dataOut[15] (\iReg_reg[15]_0 ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_495 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_497 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_498 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_3 (\iReg_reg[15] ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_499 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_500 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O9,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O9;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_61 Config_Reg
       (.O9(O9),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_62 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[128] (Config_Reg_n_1),
        .\dataOut[143] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_63 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_65 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__18 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__18 (Q),
        .\iReg_reg[15]_i_2__18_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__18_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_66 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_67 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_68 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O7,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O7;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_74 Config_Reg
       (.O7(O7),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_75 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[80] (Config_Reg_n_1),
        .\dataOut[95] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_76 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_78 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__14 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__14 (Q),
        .\iReg_reg[15]_i_2__14_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__14_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_79 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_80 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_81 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O6,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O6;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_87 Config_Reg
       (.O6(O6),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_88 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[80] (Config_Reg_n_1),
        .\dataOut[95] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_89 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_91 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__10 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__10 (Q),
        .\iReg_reg[15]_i_2__10_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__10_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_92 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_93 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_94 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L0" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    clk,
    gControlIn,
    dataIn,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O3,
    iReg,
    rst,
    D,
    \iReg_reg[15]_0 );
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input clk;
  input [0:0]gControlIn;
  input [15:0]dataIn;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O3;
  input [1:0]iReg;
  input rst;
  input [15:0]D;
  input [15:0]\iReg_reg[15]_0 ;

  wire [15:0]A;
  wire Config_Reg_n_0;
  wire Config_Reg_n_1;
  wire [15:0]D;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [15:0]dataIn;
  wire [0:0]gControlIn;
  wire [1:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]\iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_0;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_1;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_10;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_11;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_12;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_13;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_14;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_15;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_2;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_3;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_4;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_5;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_6;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_7;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_8;
  wire n0_CADA_ADD_5_DataOut_1_latency_1_n_9;
  wire n0_CADA_ADD_5_n_0;
  wire n0_CADA_ADD_5_n_1;
  wire n0_CADA_ADD_5_n_10;
  wire n0_CADA_ADD_5_n_11;
  wire n0_CADA_ADD_5_n_12;
  wire n0_CADA_ADD_5_n_13;
  wire n0_CADA_ADD_5_n_14;
  wire n0_CADA_ADD_5_n_15;
  wire n0_CADA_ADD_5_n_2;
  wire n0_CADA_ADD_5_n_3;
  wire n0_CADA_ADD_5_n_4;
  wire n0_CADA_ADD_5_n_5;
  wire n0_CADA_ADD_5_n_6;
  wire n0_CADA_ADD_5_n_7;
  wire n0_CADA_ADD_5_n_8;
  wire n0_CADA_ADD_5_n_9;
  wire n0_HA_IN_1_n_0;
  wire n0_HA_IN_1_n_1;
  wire n0_HA_IN_1_n_10;
  wire n0_HA_IN_1_n_11;
  wire n0_HA_IN_1_n_12;
  wire n0_HA_IN_1_n_13;
  wire n0_HA_IN_1_n_14;
  wire n0_HA_IN_1_n_15;
  wire n0_HA_IN_1_n_16;
  wire n0_HA_IN_1_n_17;
  wire n0_HA_IN_1_n_18;
  wire n0_HA_IN_1_n_19;
  wire n0_HA_IN_1_n_2;
  wire n0_HA_IN_1_n_20;
  wire n0_HA_IN_1_n_21;
  wire n0_HA_IN_1_n_22;
  wire n0_HA_IN_1_n_23;
  wire n0_HA_IN_1_n_24;
  wire n0_HA_IN_1_n_25;
  wire n0_HA_IN_1_n_26;
  wire n0_HA_IN_1_n_27;
  wire n0_HA_IN_1_n_28;
  wire n0_HA_IN_1_n_29;
  wire n0_HA_IN_1_n_3;
  wire n0_HA_IN_1_n_30;
  wire n0_HA_IN_1_n_4;
  wire n0_HA_IN_1_n_5;
  wire n0_HA_IN_1_n_6;
  wire n0_HA_IN_1_n_7;
  wire n0_HA_IN_1_n_8;
  wire n0_HA_IN_1_n_9;
  wire n0_HA_IN_2_n_0;
  wire n0_HA_IN_2_n_1;
  wire n0_HA_IN_2_n_10;
  wire n0_HA_IN_2_n_11;
  wire n0_HA_IN_2_n_12;
  wire n0_HA_IN_2_n_13;
  wire n0_HA_IN_2_n_14;
  wire n0_HA_IN_2_n_15;
  wire n0_HA_IN_2_n_2;
  wire n0_HA_IN_2_n_3;
  wire n0_HA_IN_2_n_4;
  wire n0_HA_IN_2_n_5;
  wire n0_HA_IN_2_n_6;
  wire n0_HA_IN_2_n_7;
  wire n0_HA_IN_2_n_8;
  wire n0_HA_IN_2_n_9;
  wire [15:0]rawOutputWire__0;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg_100 Config_Reg
       (.O3(O3),
        .Q({Config_Reg_n_0,Config_Reg_n_1}),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_HA_2IM_101 LogicMux_1
       (.P(rawOutputWire__0),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .\dataOut[32] (Config_Reg_n_1),
        .\dataOut[47] (\iReg_reg[15] ));
  MEMDesign_ArrayTop_0_0_CADA_ADD_102 n0_CADA_ADD_5
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .\iReg_reg[11] ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15] ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[7] ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}));
  MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103 n0_CADA_ADD_5_DataOut_1_latency_1
       (.D({n0_CADA_ADD_5_n_0,n0_CADA_ADD_5_n_1,n0_CADA_ADD_5_n_2,n0_CADA_ADD_5_n_3,n0_CADA_ADD_5_n_4,n0_CADA_ADD_5_n_5,n0_CADA_ADD_5_n_6,n0_CADA_ADD_5_n_7,n0_CADA_ADD_5_n_8,n0_CADA_ADD_5_n_9,n0_CADA_ADD_5_n_10,n0_CADA_ADD_5_n_11,n0_CADA_ADD_5_n_12,n0_CADA_ADD_5_n_13,n0_CADA_ADD_5_n_14,n0_CADA_ADD_5_n_15}),
        .Q({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .clk(clk),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_Mult_104 n0_CADA_Mult_6
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .\iReg_reg[0]_i_2__6 (\iReg_reg[15] ),
        .\iReg_reg[15]_i_2__6 (Q),
        .\iReg_reg[15]_i_2__6_0 ({n0_CADA_ADD_5_DataOut_1_latency_1_n_0,n0_CADA_ADD_5_DataOut_1_latency_1_n_1,n0_CADA_ADD_5_DataOut_1_latency_1_n_2,n0_CADA_ADD_5_DataOut_1_latency_1_n_3,n0_CADA_ADD_5_DataOut_1_latency_1_n_4,n0_CADA_ADD_5_DataOut_1_latency_1_n_5,n0_CADA_ADD_5_DataOut_1_latency_1_n_6,n0_CADA_ADD_5_DataOut_1_latency_1_n_7,n0_CADA_ADD_5_DataOut_1_latency_1_n_8,n0_CADA_ADD_5_DataOut_1_latency_1_n_9,n0_CADA_ADD_5_DataOut_1_latency_1_n_10,n0_CADA_ADD_5_DataOut_1_latency_1_n_11,n0_CADA_ADD_5_DataOut_1_latency_1_n_12,n0_CADA_ADD_5_DataOut_1_latency_1_n_13,n0_CADA_ADD_5_DataOut_1_latency_1_n_14,n0_CADA_ADD_5_DataOut_1_latency_1_n_15}),
        .\iReg_reg[15]_i_2__6_1 (Config_Reg_n_1),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire_0(A));
  MEMDesign_ArrayTop_0_0_CADA_IN_105 n0_HA_IN_1
       (.P(rawOutputWire__0),
        .Q({n0_HA_IN_1_n_4,n0_HA_IN_1_n_5,n0_HA_IN_1_n_6,n0_HA_IN_1_n_7,n0_HA_IN_1_n_8,n0_HA_IN_1_n_9,n0_HA_IN_1_n_10,n0_HA_IN_1_n_11,n0_HA_IN_1_n_12,n0_HA_IN_1_n_13,n0_HA_IN_1_n_14,n0_HA_IN_1_n_15,n0_HA_IN_1_n_16,n0_HA_IN_1_n_17,n0_HA_IN_1_n_18}),
        .S({n0_HA_IN_1_n_0,n0_HA_IN_1_n_1,n0_HA_IN_1_n_2,n0_HA_IN_1_n_3}),
        .clk(clk),
        .\iReg_reg[11]_0 ({n0_HA_IN_1_n_23,n0_HA_IN_1_n_24,n0_HA_IN_1_n_25,n0_HA_IN_1_n_26}),
        .\iReg_reg[15]_0 ({n0_HA_IN_1_n_27,n0_HA_IN_1_n_28,n0_HA_IN_1_n_29,n0_HA_IN_1_n_30}),
        .\iReg_reg[15]_1 (A),
        .\iReg_reg[15]_2 (\iReg_reg[15] ),
        .\iReg_reg[15]_3 (\iReg_reg[15]_0 ),
        .\iReg_reg[3]_0 (Config_Reg_n_0),
        .\iReg_reg[7]_0 ({n0_HA_IN_1_n_19,n0_HA_IN_1_n_20,n0_HA_IN_1_n_21,n0_HA_IN_1_n_22}),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_106 n0_HA_IN_2
       (.Q({n0_HA_IN_2_n_0,n0_HA_IN_2_n_1,n0_HA_IN_2_n_2,n0_HA_IN_2_n_3,n0_HA_IN_2_n_4,n0_HA_IN_2_n_5,n0_HA_IN_2_n_6,n0_HA_IN_2_n_7,n0_HA_IN_2_n_8,n0_HA_IN_2_n_9,n0_HA_IN_2_n_10,n0_HA_IN_2_n_11,n0_HA_IN_2_n_12,n0_HA_IN_2_n_13,n0_HA_IN_2_n_14,n0_HA_IN_2_n_15}),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_CADA_IN_107 n0_HA_IN_3
       (.D(D),
        .Q(A),
        .clk(clk),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [2:0]Q;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [2:0]Q;
  wire clk;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0 Config_Reg
       (.O11(O11),
        .Q(Q),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109
   (\dataIn[255] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[255] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[255] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112 Config_Reg
       (.D(D),
        .O2(O2),
        .Q(Q),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[255] (\dataIn[255] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122
   (D,
    \gControlIn[102] ,
    O11,
    iReg,
    clk,
    rst,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[102] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[102] ;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123 Config_Reg
       (.D(D),
        .O11(O11),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .\gControlIn[102] (\gControlIn[102] ),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133
   (\dataIn[1359] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O9,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1359] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O9;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1359] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136 Config_Reg
       (.D(D),
        .O9(O9),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1359] (\dataIn[1359] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146
   (\dataIn[1071] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1071] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1071] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149 Config_Reg
       (.D(D),
        .O7(O7),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1071] (\dataIn[1071] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159
   (\dataIn[783] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[783] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[783] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162 Config_Reg
       (.D(D),
        .O6(O6),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[783] (\dataIn[783] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172
   (\dataIn[495] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[495] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[495] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175 Config_Reg
       (.D(D),
        .O3(O3),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[495] (\dataIn[495] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185
   (\dataIn[207] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[207] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[207] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188 Config_Reg
       (.D(D),
        .O2(O2),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[207] (\dataIn[207] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198
   (D,
    \gControlIn[99] ,
    O11,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[99] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[99] ;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199 Config_Reg
       (.D(D),
        .O11(O11),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .\gControlIn[99] (\gControlIn[99] ),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209
   (\dataIn[1311] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1311] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1311] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212 Config_Reg
       (.D(D),
        .O8(O8),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1311] (\dataIn[1311] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222
   (\dataIn[1023] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1023] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1023] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225 Config_Reg
       (.D(D),
        .O7(O7),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1023] (\dataIn[1023] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235
   (\dataIn[735] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[735] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[735] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238 Config_Reg
       (.D(D),
        .O4(O4),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[735] (\dataIn[735] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248
   (\dataIn[447] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[447] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[447] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251 Config_Reg
       (.D(D),
        .O3(O3),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[447] (\dataIn[447] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261
   (\dataIn[159] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[159] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[159] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264 Config_Reg
       (.D(D),
        .O1(O1),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[159] (\dataIn[159] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274
   (D,
    \gControlIn[96] ,
    O11,
    iReg,
    clk,
    rst,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[96] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[96] ;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275 Config_Reg
       (.D(D),
        .O11(O11),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .\gControlIn[96] (\gControlIn[96] ),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285
   (\dataIn[1263] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1263] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1263] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288 Config_Reg
       (.D(D),
        .O8(O8),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1263] (\dataIn[1263] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298
   (\dataIn[975] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[975] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[975] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301 Config_Reg
       (.D(D),
        .O7(O7),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[975] (\dataIn[975] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311
   (\dataIn[687] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[687] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[687] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314 Config_Reg
       (.D(D),
        .O4(O4),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[687] (\dataIn[687] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324
   (\dataIn[399] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[399] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[399] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327 Config_Reg
       (.D(D),
        .O3(O3),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[399] (\dataIn[399] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337
   (\dataIn[111] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[111] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[111] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340 Config_Reg
       (.D(D),
        .O1(O1),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[111] (\dataIn[111] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350
   (D,
    \gControlIn[93] ,
    O9,
    iReg,
    clk,
    rst,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[93] ;
  input [0:0]O9;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O9;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[93] ;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351 Config_Reg
       (.D(D),
        .O9(O9),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .\gControlIn[93] (\gControlIn[93] ),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361
   (\dataIn[1215] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1215] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1215] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364 Config_Reg
       (.D(D),
        .O8(O8),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1215] (\dataIn[1215] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374
   (\dataIn[927] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[927] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[927] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377 Config_Reg
       (.D(D),
        .O6(O6),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[927] (\dataIn[927] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387
   (\dataIn[639] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[639] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[639] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390 Config_Reg
       (.D(D),
        .O4(O4),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[639] (\dataIn[639] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400
   (\dataIn[351] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[351] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[351] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403 Config_Reg
       (.D(D),
        .O2(O2),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[351] (\dataIn[351] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413
   (\dataIn[63] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[2] ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[3] ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[63] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[1] ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[2] ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[3] ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[63] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416 Config_Reg
       (.D(D),
        .O1(O1),
        .Q(Q),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[63] (\dataIn[63] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[10]_0 (\iReg_reg[10]_0 ),
        .\iReg_reg[10]_1 (\iReg_reg[10]_1 ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[11]_0 (\iReg_reg[11]_0 ),
        .\iReg_reg[11]_1 (\iReg_reg[11]_1 ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[12]_0 (\iReg_reg[12]_0 ),
        .\iReg_reg[12]_1 (\iReg_reg[12]_1 ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[13]_0 (\iReg_reg[13]_0 ),
        .\iReg_reg[13]_1 (\iReg_reg[13]_1 ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[14]_0 (\iReg_reg[14]_0 ),
        .\iReg_reg[14]_1 (\iReg_reg[14]_1 ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (\iReg_reg[15]_1 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_1 ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (\iReg_reg[2]_0 ),
        .\iReg_reg[2]_2 (\iReg_reg[2]_1 ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (\iReg_reg[3]_0 ),
        .\iReg_reg[3]_2 (\iReg_reg[3]_1 ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[4]_0 (\iReg_reg[4]_0 ),
        .\iReg_reg[4]_1 (\iReg_reg[4]_1 ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[5]_0 (\iReg_reg[5]_0 ),
        .\iReg_reg[5]_1 (\iReg_reg[5]_1 ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[6]_0 (\iReg_reg[6]_0 ),
        .\iReg_reg[6]_1 (\iReg_reg[6]_1 ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[7]_0 (\iReg_reg[7]_0 ),
        .\iReg_reg[7]_1 (\iReg_reg[7]_1 ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[8]_0 (\iReg_reg[8]_0 ),
        .\iReg_reg[8]_1 (\iReg_reg[8]_1 ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .\iReg_reg[9]_0 (\iReg_reg[9]_0 ),
        .\iReg_reg[9]_1 (\iReg_reg[9]_1 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [2:0]Q;
  input [0:0]O9;
  input [2:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [2:0]Q;
  wire clk;
  wire [2:0]iReg;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427 Config_Reg
       (.O9(O9),
        .Q(Q),
        .clk(clk),
        .iReg(iReg),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437
   (\dataIn[1167] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1167] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1167] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440 Config_Reg
       (.D(D),
        .O8(O8),
        .Q(Q),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1167] (\dataIn[1167] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450
   (\dataIn[879] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[879] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[879] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453 Config_Reg
       (.D(D),
        .O6(O6),
        .Q(Q),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[879] (\dataIn[879] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463
   (\dataIn[591] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[591] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[591] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466 Config_Reg
       (.D(D),
        .O4(O4),
        .Q(Q),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[591] (\dataIn[591] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476
   (\dataIn[303] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[303] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[303] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479 Config_Reg
       (.D(D),
        .O2(O2),
        .Q(Q),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[303] (\dataIn[303] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489
   (\dataIn[15] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[15] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[15] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492 Config_Reg
       (.D(D),
        .O1(O1),
        .Q(Q),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[15] (\dataIn[15] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59
   (\dataIn[1407] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O9,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1407] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O9;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1407] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60 Config_Reg
       (.D(D),
        .O9(O9),
        .Q(Q),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1407] (\dataIn[1407] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70
   (\dataIn[1119] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1119] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1119] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73 Config_Reg
       (.D(D),
        .O7(O7),
        .Q(Q),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[1119] (\dataIn[1119] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83
   (\dataIn[831] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[831] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[831] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86 Config_Reg
       (.D(D),
        .O6(O6),
        .Q(Q),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[831] (\dataIn[831] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L1" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96
   (\dataIn[543] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0] ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[543] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0] ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[543] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99 Config_Reg
       (.D(D),
        .O3(O3),
        .Q(Q),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .\dataIn[543] (\dataIn[543] ),
        .gControlIn(gControlIn),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[10] (\iReg_reg[10] ),
        .\iReg_reg[11] (\iReg_reg[11] ),
        .\iReg_reg[12] (\iReg_reg[12] ),
        .\iReg_reg[13] (\iReg_reg[13] ),
        .\iReg_reg[14] (\iReg_reg[14] ),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[4] (\iReg_reg[4] ),
        .\iReg_reg[5] (\iReg_reg[5] ),
        .\iReg_reg[6] (\iReg_reg[6] ),
        .\iReg_reg[7] (\iReg_reg[7] ),
        .\iReg_reg[8] (\iReg_reg[8] ),
        .\iReg_reg[9] (\iReg_reg[9] ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O9,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O9;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1 Config_Reg
       (.O9(O9),
        .Q(Q),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O2,
    iReg,
    clk,
    rst,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111 Config_Reg
       (.O2(O2),
        .Q(Q),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O9,
    iReg,
    clk,
    rst,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O9;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [1:0]Q;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135 Config_Reg
       (.O9(O9),
        .Q(Q),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O7,
    iReg,
    clk,
    rst,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148 Config_Reg
       (.O7(O7),
        .Q(Q),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O6,
    iReg,
    clk,
    rst,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [1:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161 Config_Reg
       (.O6(O6),
        .Q(Q),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O3,
    iReg,
    clk,
    rst,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174 Config_Reg
       (.O3(O3),
        .Q(Q),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O2,
    iReg,
    clk,
    rst,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [1:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187 Config_Reg
       (.O2(O2),
        .Q(Q),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O8,
    iReg,
    clk,
    rst,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211 Config_Reg
       (.O8(O8),
        .Q(Q),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O7,
    iReg,
    clk,
    rst,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224 Config_Reg
       (.O7(O7),
        .Q(Q),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O4,
    iReg,
    clk,
    rst,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237 Config_Reg
       (.O4(O4),
        .Q(Q),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O3,
    iReg,
    clk,
    rst,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250 Config_Reg
       (.O3(O3),
        .Q(Q),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O1,
    iReg,
    clk,
    rst,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263 Config_Reg
       (.O1(O1),
        .Q(Q),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O8,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287 Config_Reg
       (.O8(O8),
        .Q(Q),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O7,
    iReg,
    clk,
    rst,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300 Config_Reg
       (.O7(O7),
        .Q(Q),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O4,
    iReg,
    clk,
    rst,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313 Config_Reg
       (.O4(O4),
        .Q(Q),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O3,
    iReg,
    clk,
    rst,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326 Config_Reg
       (.O3(O3),
        .Q(Q),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O1,
    iReg,
    clk,
    rst,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339 Config_Reg
       (.O1(O1),
        .Q(Q),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O8,
    iReg,
    clk,
    rst,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363 Config_Reg
       (.O8(O8),
        .Q(Q),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O6,
    iReg,
    clk,
    rst,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [1:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376 Config_Reg
       (.O6(O6),
        .Q(Q),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O4,
    iReg,
    clk,
    rst,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389 Config_Reg
       (.O4(O4),
        .Q(Q),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O2,
    iReg,
    clk,
    rst,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [1:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402 Config_Reg
       (.O2(O2),
        .Q(Q),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    O1,
    iReg,
    clk,
    rst,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415 Config_Reg
       (.O1(O1),
        .Q(Q),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_17 (\iReg_reg[0]_16 ),
        .\iReg_reg[0]_18 (\iReg_reg[0]_17 ),
        .\iReg_reg[0]_19 (\iReg_reg[0]_18 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_20 (\iReg_reg[0]_19 ),
        .\iReg_reg[0]_21 (\iReg_reg[0]_20 ),
        .\iReg_reg[0]_22 (\iReg_reg[0]_21 ),
        .\iReg_reg[0]_23 (\iReg_reg[0]_22 ),
        .\iReg_reg[0]_24 (\iReg_reg[0]_23 ),
        .\iReg_reg[0]_25 (\iReg_reg[0]_24 ),
        .\iReg_reg[0]_26 (\iReg_reg[0]_25 ),
        .\iReg_reg[0]_27 (\iReg_reg[0]_26 ),
        .\iReg_reg[0]_28 (\iReg_reg[0]_27 ),
        .\iReg_reg[0]_29 (\iReg_reg[0]_28 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_30 (\iReg_reg[0]_29 ),
        .\iReg_reg[0]_31 (\iReg_reg[0]_30 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O8,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439 Config_Reg
       (.O8(O8),
        .Q(Q),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O6,
    iReg,
    clk,
    rst,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452 Config_Reg
       (.O6(O6),
        .Q(Q),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O4,
    iReg,
    clk,
    rst,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465 Config_Reg
       (.O4(O4),
        .Q(Q),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O2,
    iReg,
    clk,
    rst,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478 Config_Reg
       (.O2(O2),
        .Q(Q),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O1,
    iReg,
    clk,
    rst,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491 Config_Reg
       (.O1(O1),
        .Q(Q),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O7,
    iReg,
    clk,
    rst,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72 Config_Reg
       (.O7(O7),
        .Q(Q),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O6,
    iReg,
    clk,
    rst,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85 Config_Reg
       (.O6(O6),
        .Q(Q),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "DSE_Solution_L2" *) 
module MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97
   (\iReg_reg[0] ,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    O3,
    iReg,
    clk,
    rst,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0] ;
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98 Config_Reg
       (.O3(O3),
        .Q(Q),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (\iReg_reg[0]_0 ),
        .\iReg_reg[0]_10 (\iReg_reg[0]_9 ),
        .\iReg_reg[0]_11 (\iReg_reg[0]_10 ),
        .\iReg_reg[0]_12 (\iReg_reg[0]_11 ),
        .\iReg_reg[0]_13 (\iReg_reg[0]_12 ),
        .\iReg_reg[0]_14 (\iReg_reg[0]_13 ),
        .\iReg_reg[0]_15 (\iReg_reg[0]_14 ),
        .\iReg_reg[0]_16 (\iReg_reg[0]_15 ),
        .\iReg_reg[0]_2 (\iReg_reg[0]_1 ),
        .\iReg_reg[0]_3 (\iReg_reg[0]_2 ),
        .\iReg_reg[0]_4 (\iReg_reg[0]_3 ),
        .\iReg_reg[0]_5 (\iReg_reg[0]_4 ),
        .\iReg_reg[0]_6 (\iReg_reg[0]_5 ),
        .\iReg_reg[0]_7 (\iReg_reg[0]_6 ),
        .\iReg_reg[0]_8 (\iReg_reg[0]_7 ),
        .\iReg_reg[0]_9 (\iReg_reg[0]_8 ),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM
   (V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[143] ,
    Q,
    \dataOut[128] );
  output [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[143] ;
  input [15:0]Q;
  input [0:0]\dataOut[128] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[128] ;
  wire \dataOut[143] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[128]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[143] ),
        .I2(Q[0]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[129]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[143] ),
        .I2(Q[1]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[130]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[143] ),
        .I2(Q[2]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[131]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[143] ),
        .I2(Q[3]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[132]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[143] ),
        .I2(Q[4]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[133]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[143] ),
        .I2(Q[5]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[134]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[143] ),
        .I2(Q[6]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[135]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[143] ),
        .I2(Q[7]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[136]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[143] ),
        .I2(Q[8]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[137]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[143] ),
        .I2(Q[9]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[138]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[143] ),
        .I2(Q[10]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[139]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[143] ),
        .I2(Q[11]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[140]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[143] ),
        .I2(Q[12]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[141]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[143] ),
        .I2(Q[13]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[142]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[143] ),
        .I2(Q[14]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[143]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[143] ),
        .I2(Q[15]),
        .I3(\dataOut[128] ),
        .O(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_101
   (V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[47] ,
    Q,
    \dataOut[32] );
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[47] ;
  input [15:0]Q;
  input [0:0]\dataOut[32] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[32] ;
  wire \dataOut[47] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[32]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[47] ),
        .I2(Q[0]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[33]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[47] ),
        .I2(Q[1]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[34]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[47] ),
        .I2(Q[2]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[35]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[47] ),
        .I2(Q[3]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[36]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[47] ),
        .I2(Q[4]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[37]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[47] ),
        .I2(Q[5]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[38]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[47] ),
        .I2(Q[6]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[39]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[47] ),
        .I2(Q[7]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[40]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[47] ),
        .I2(Q[8]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[41]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[47] ),
        .I2(Q[9]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[42]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[47] ),
        .I2(Q[10]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[43]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[47] ),
        .I2(Q[11]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[44]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[47] ),
        .I2(Q[12]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[45]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[47] ),
        .I2(Q[13]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[46]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[47] ),
        .I2(Q[14]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[47]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[47] ),
        .I2(Q[15]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_114
   (V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[47] ,
    Q,
    \dataOut[32] );
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[47] ;
  input [15:0]Q;
  input [0:0]\dataOut[32] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[32] ;
  wire \dataOut[47] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[32]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[47] ),
        .I2(Q[0]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[33]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[47] ),
        .I2(Q[1]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[34]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[47] ),
        .I2(Q[2]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[35]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[47] ),
        .I2(Q[3]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[36]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[47] ),
        .I2(Q[4]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[37]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[47] ),
        .I2(Q[5]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[38]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[47] ),
        .I2(Q[6]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[39]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[47] ),
        .I2(Q[7]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[40]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[47] ),
        .I2(Q[8]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[41]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[47] ),
        .I2(Q[9]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[42]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[47] ),
        .I2(Q[10]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[43]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[47] ),
        .I2(Q[11]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[44]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[47] ),
        .I2(Q[12]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[45]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[47] ),
        .I2(Q[13]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[46]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[47] ),
        .I2(Q[14]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[47]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[47] ),
        .I2(Q[15]),
        .I3(\dataOut[32] ),
        .O(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_125
   (V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[143] ,
    Q,
    \dataOut[128] );
  output [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[143] ;
  input [15:0]Q;
  input [0:0]\dataOut[128] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[128] ;
  wire \dataOut[143] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[128]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[143] ),
        .I2(Q[0]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[129]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[143] ),
        .I2(Q[1]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[130]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[143] ),
        .I2(Q[2]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[131]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[143] ),
        .I2(Q[3]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[132]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[143] ),
        .I2(Q[4]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[133]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[143] ),
        .I2(Q[5]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[134]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[143] ),
        .I2(Q[6]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[135]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[143] ),
        .I2(Q[7]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[136]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[143] ),
        .I2(Q[8]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[137]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[143] ),
        .I2(Q[9]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[138]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[143] ),
        .I2(Q[10]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[139]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[143] ),
        .I2(Q[11]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[140]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[143] ),
        .I2(Q[12]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[141]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[143] ),
        .I2(Q[13]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[142]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[143] ),
        .I2(Q[14]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[143]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[143] ),
        .I2(Q[15]),
        .I3(\dataOut[128] ),
        .O(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_138
   (V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[143] ,
    Q,
    \dataOut[128] );
  output [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[143] ;
  input [15:0]Q;
  input [0:0]\dataOut[128] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[128] ;
  wire \dataOut[143] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[128]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[143] ),
        .I2(Q[0]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[129]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[143] ),
        .I2(Q[1]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[130]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[143] ),
        .I2(Q[2]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[131]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[143] ),
        .I2(Q[3]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[132]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[143] ),
        .I2(Q[4]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[133]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[143] ),
        .I2(Q[5]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[134]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[143] ),
        .I2(Q[6]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[135]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[143] ),
        .I2(Q[7]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[136]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[143] ),
        .I2(Q[8]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[137]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[143] ),
        .I2(Q[9]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[138]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[143] ),
        .I2(Q[10]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[139]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[143] ),
        .I2(Q[11]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[140]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[143] ),
        .I2(Q[12]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[141]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[143] ),
        .I2(Q[13]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[142]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[143] ),
        .I2(Q[14]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[143]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[143] ),
        .I2(Q[15]),
        .I3(\dataOut[128] ),
        .O(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_151
   (V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[95] ,
    Q,
    \dataOut[80] );
  output [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[95] ;
  input [15:0]Q;
  input [0:0]\dataOut[80] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[80] ;
  wire \dataOut[95] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[80]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[95] ),
        .I2(Q[0]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[81]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[95] ),
        .I2(Q[1]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[82]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[95] ),
        .I2(Q[2]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[83]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[95] ),
        .I2(Q[3]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[84]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[95] ),
        .I2(Q[4]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[85]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[95] ),
        .I2(Q[5]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[86]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[95] ),
        .I2(Q[6]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[87]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[95] ),
        .I2(Q[7]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[88]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[95] ),
        .I2(Q[8]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[89]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[95] ),
        .I2(Q[9]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[90]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[95] ),
        .I2(Q[10]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[91]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[95] ),
        .I2(Q[11]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[92]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[95] ),
        .I2(Q[12]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[93]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[95] ),
        .I2(Q[13]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[94]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[95] ),
        .I2(Q[14]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[95]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[95] ),
        .I2(Q[15]),
        .I3(\dataOut[80] ),
        .O(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_164
   (V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[95] ,
    Q,
    \dataOut[80] );
  output [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[95] ;
  input [15:0]Q;
  input [0:0]\dataOut[80] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[80] ;
  wire \dataOut[95] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[80]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[95] ),
        .I2(Q[0]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[81]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[95] ),
        .I2(Q[1]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[82]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[95] ),
        .I2(Q[2]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[83]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[95] ),
        .I2(Q[3]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[84]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[95] ),
        .I2(Q[4]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[85]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[95] ),
        .I2(Q[5]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[86]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[95] ),
        .I2(Q[6]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[87]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[95] ),
        .I2(Q[7]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[88]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[95] ),
        .I2(Q[8]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[89]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[95] ),
        .I2(Q[9]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[90]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[95] ),
        .I2(Q[10]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[91]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[95] ),
        .I2(Q[11]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[92]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[95] ),
        .I2(Q[12]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[93]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[95] ),
        .I2(Q[13]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[94]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[95] ),
        .I2(Q[14]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[95]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[95] ),
        .I2(Q[15]),
        .I3(\dataOut[80] ),
        .O(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_177
   (V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[47] ,
    Q,
    \dataOut[32] );
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[47] ;
  input [15:0]Q;
  input [0:0]\dataOut[32] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[32] ;
  wire \dataOut[47] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[32]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[47] ),
        .I2(Q[0]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[33]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[47] ),
        .I2(Q[1]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[34]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[47] ),
        .I2(Q[2]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[35]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[47] ),
        .I2(Q[3]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[36]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[47] ),
        .I2(Q[4]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[37]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[47] ),
        .I2(Q[5]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[38]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[47] ),
        .I2(Q[6]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[39]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[47] ),
        .I2(Q[7]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[40]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[47] ),
        .I2(Q[8]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[41]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[47] ),
        .I2(Q[9]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[42]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[47] ),
        .I2(Q[10]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[43]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[47] ),
        .I2(Q[11]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[44]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[47] ),
        .I2(Q[12]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[45]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[47] ),
        .I2(Q[13]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[46]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[47] ),
        .I2(Q[14]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[47]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[47] ),
        .I2(Q[15]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_190
   (V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[47] ,
    Q,
    \dataOut[32] );
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[47] ;
  input [15:0]Q;
  input [0:0]\dataOut[32] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[32] ;
  wire \dataOut[47] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[32]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[47] ),
        .I2(Q[0]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[33]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[47] ),
        .I2(Q[1]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[34]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[47] ),
        .I2(Q[2]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[35]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[47] ),
        .I2(Q[3]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[36]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[47] ),
        .I2(Q[4]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[37]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[47] ),
        .I2(Q[5]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[38]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[47] ),
        .I2(Q[6]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[39]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[47] ),
        .I2(Q[7]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[40]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[47] ),
        .I2(Q[8]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[41]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[47] ),
        .I2(Q[9]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[42]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[47] ),
        .I2(Q[10]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[43]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[47] ),
        .I2(Q[11]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[44]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[47] ),
        .I2(Q[12]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[45]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[47] ),
        .I2(Q[13]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[46]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[47] ),
        .I2(Q[14]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[47]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[47] ),
        .I2(Q[15]),
        .I3(\dataOut[32] ),
        .O(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_201
   (V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[127] ,
    Q,
    \dataOut[112] );
  output [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[127] ;
  input [15:0]Q;
  input [0:0]\dataOut[112] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[112] ;
  wire \dataOut[127] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[112]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[127] ),
        .I2(Q[0]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[113]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[127] ),
        .I2(Q[1]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[114]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[127] ),
        .I2(Q[2]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[115]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[127] ),
        .I2(Q[3]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[116]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[127] ),
        .I2(Q[4]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[117]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[127] ),
        .I2(Q[5]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[118]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[127] ),
        .I2(Q[6]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[119]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[127] ),
        .I2(Q[7]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[120]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[127] ),
        .I2(Q[8]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[121]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[127] ),
        .I2(Q[9]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[122]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[127] ),
        .I2(Q[10]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[123]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[127] ),
        .I2(Q[11]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[124]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[127] ),
        .I2(Q[12]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[125]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[127] ),
        .I2(Q[13]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[126]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[127] ),
        .I2(Q[14]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[127]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[127] ),
        .I2(Q[15]),
        .I3(\dataOut[112] ),
        .O(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_214
   (V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[127] ,
    Q,
    \dataOut[112] );
  output [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[127] ;
  input [15:0]Q;
  input [0:0]\dataOut[112] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[112] ;
  wire \dataOut[127] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[112]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[127] ),
        .I2(Q[0]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[113]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[127] ),
        .I2(Q[1]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[114]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[127] ),
        .I2(Q[2]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[115]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[127] ),
        .I2(Q[3]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[116]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[127] ),
        .I2(Q[4]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[117]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[127] ),
        .I2(Q[5]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[118]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[127] ),
        .I2(Q[6]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[119]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[127] ),
        .I2(Q[7]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[120]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[127] ),
        .I2(Q[8]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[121]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[127] ),
        .I2(Q[9]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[122]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[127] ),
        .I2(Q[10]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[123]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[127] ),
        .I2(Q[11]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[124]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[127] ),
        .I2(Q[12]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[125]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[127] ),
        .I2(Q[13]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[126]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[127] ),
        .I2(Q[14]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[127]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[127] ),
        .I2(Q[15]),
        .I3(\dataOut[112] ),
        .O(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_227
   (V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[79] ,
    Q,
    \dataOut[64] );
  output [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[79] ;
  input [15:0]Q;
  input [0:0]\dataOut[64] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[64] ;
  wire \dataOut[79] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[64]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[79] ),
        .I2(Q[0]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[65]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[79] ),
        .I2(Q[1]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[66]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[79] ),
        .I2(Q[2]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[67]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[79] ),
        .I2(Q[3]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[68]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[79] ),
        .I2(Q[4]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[69]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[79] ),
        .I2(Q[5]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[70]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[79] ),
        .I2(Q[6]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[71]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[79] ),
        .I2(Q[7]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[72]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[79] ),
        .I2(Q[8]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[73]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[79] ),
        .I2(Q[9]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[74]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[79] ),
        .I2(Q[10]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[75]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[79] ),
        .I2(Q[11]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[76]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[79] ),
        .I2(Q[12]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[77]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[79] ),
        .I2(Q[13]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[78]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[79] ),
        .I2(Q[14]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[79]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[79] ),
        .I2(Q[15]),
        .I3(\dataOut[64] ),
        .O(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_240
   (V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[79] ,
    Q,
    \dataOut[64] );
  output [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[79] ;
  input [15:0]Q;
  input [0:0]\dataOut[64] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[64] ;
  wire \dataOut[79] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[64]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[79] ),
        .I2(Q[0]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[65]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[79] ),
        .I2(Q[1]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[66]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[79] ),
        .I2(Q[2]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[67]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[79] ),
        .I2(Q[3]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[68]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[79] ),
        .I2(Q[4]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[69]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[79] ),
        .I2(Q[5]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[70]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[79] ),
        .I2(Q[6]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[71]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[79] ),
        .I2(Q[7]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[72]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[79] ),
        .I2(Q[8]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[73]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[79] ),
        .I2(Q[9]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[74]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[79] ),
        .I2(Q[10]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[75]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[79] ),
        .I2(Q[11]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[76]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[79] ),
        .I2(Q[12]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[77]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[79] ),
        .I2(Q[13]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[78]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[79] ),
        .I2(Q[14]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[79]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[79] ),
        .I2(Q[15]),
        .I3(\dataOut[64] ),
        .O(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_253
   (V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[31] ,
    Q,
    \dataOut[16] );
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[31] ;
  input [15:0]Q;
  input [0:0]\dataOut[16] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[16] ;
  wire \dataOut[31] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[16]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[31] ),
        .I2(Q[0]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[17]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[31] ),
        .I2(Q[1]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[18]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[31] ),
        .I2(Q[2]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[19]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[31] ),
        .I2(Q[3]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[20]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[31] ),
        .I2(Q[4]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[21]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[31] ),
        .I2(Q[5]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[22]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[31] ),
        .I2(Q[6]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[23]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[31] ),
        .I2(Q[7]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[24]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[31] ),
        .I2(Q[8]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[25]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[31] ),
        .I2(Q[9]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[26]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[31] ),
        .I2(Q[10]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[27]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[31] ),
        .I2(Q[11]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[28]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[31] ),
        .I2(Q[12]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[29]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[31] ),
        .I2(Q[13]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[30]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[31] ),
        .I2(Q[14]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[31]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[31] ),
        .I2(Q[15]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_266
   (V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[31] ,
    Q,
    \dataOut[16] );
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[31] ;
  input [15:0]Q;
  input [0:0]\dataOut[16] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[16] ;
  wire \dataOut[31] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[16]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[31] ),
        .I2(Q[0]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[17]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[31] ),
        .I2(Q[1]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[18]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[31] ),
        .I2(Q[2]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[19]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[31] ),
        .I2(Q[3]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[20]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[31] ),
        .I2(Q[4]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[21]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[31] ),
        .I2(Q[5]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[22]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[31] ),
        .I2(Q[6]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[23]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[31] ),
        .I2(Q[7]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[24]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[31] ),
        .I2(Q[8]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[25]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[31] ),
        .I2(Q[9]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[26]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[31] ),
        .I2(Q[10]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[27]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[31] ),
        .I2(Q[11]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[28]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[31] ),
        .I2(Q[12]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[29]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[31] ),
        .I2(Q[13]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[30]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[31] ),
        .I2(Q[14]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[31]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[31] ),
        .I2(Q[15]),
        .I3(\dataOut[16] ),
        .O(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_277
   (V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[127] ,
    Q,
    \dataOut[112] );
  output [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[127] ;
  input [15:0]Q;
  input [0:0]\dataOut[112] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[112] ;
  wire \dataOut[127] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[112]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[127] ),
        .I2(Q[0]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[113]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[127] ),
        .I2(Q[1]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[114]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[127] ),
        .I2(Q[2]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[115]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[127] ),
        .I2(Q[3]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[116]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[127] ),
        .I2(Q[4]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[117]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[127] ),
        .I2(Q[5]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[118]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[127] ),
        .I2(Q[6]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[119]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[127] ),
        .I2(Q[7]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[120]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[127] ),
        .I2(Q[8]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[121]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[127] ),
        .I2(Q[9]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[122]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[127] ),
        .I2(Q[10]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[123]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[127] ),
        .I2(Q[11]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[124]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[127] ),
        .I2(Q[12]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[125]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[127] ),
        .I2(Q[13]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[126]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[127] ),
        .I2(Q[14]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[127]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[127] ),
        .I2(Q[15]),
        .I3(\dataOut[112] ),
        .O(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_290
   (V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[127] ,
    Q,
    \dataOut[112] );
  output [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[127] ;
  input [15:0]Q;
  input [0:0]\dataOut[112] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[112] ;
  wire \dataOut[127] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[112]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[127] ),
        .I2(Q[0]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[113]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[127] ),
        .I2(Q[1]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[114]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[127] ),
        .I2(Q[2]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[115]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[127] ),
        .I2(Q[3]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[116]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[127] ),
        .I2(Q[4]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[117]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[127] ),
        .I2(Q[5]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[118]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[127] ),
        .I2(Q[6]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[119]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[127] ),
        .I2(Q[7]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[120]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[127] ),
        .I2(Q[8]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[121]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[127] ),
        .I2(Q[9]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[122]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[127] ),
        .I2(Q[10]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[123]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[127] ),
        .I2(Q[11]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[124]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[127] ),
        .I2(Q[12]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[125]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[127] ),
        .I2(Q[13]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[126]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[127] ),
        .I2(Q[14]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[127]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[127] ),
        .I2(Q[15]),
        .I3(\dataOut[112] ),
        .O(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_303
   (V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[79] ,
    Q,
    \dataOut[64] );
  output [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[79] ;
  input [15:0]Q;
  input [0:0]\dataOut[64] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[64] ;
  wire \dataOut[79] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[64]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[79] ),
        .I2(Q[0]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[65]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[79] ),
        .I2(Q[1]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[66]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[79] ),
        .I2(Q[2]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[67]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[79] ),
        .I2(Q[3]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[68]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[79] ),
        .I2(Q[4]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[69]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[79] ),
        .I2(Q[5]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[70]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[79] ),
        .I2(Q[6]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[71]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[79] ),
        .I2(Q[7]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[72]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[79] ),
        .I2(Q[8]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[73]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[79] ),
        .I2(Q[9]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[74]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[79] ),
        .I2(Q[10]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[75]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[79] ),
        .I2(Q[11]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[76]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[79] ),
        .I2(Q[12]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[77]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[79] ),
        .I2(Q[13]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[78]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[79] ),
        .I2(Q[14]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[79]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[79] ),
        .I2(Q[15]),
        .I3(\dataOut[64] ),
        .O(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_316
   (V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[79] ,
    Q,
    \dataOut[64] );
  output [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[79] ;
  input [15:0]Q;
  input [0:0]\dataOut[64] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[64] ;
  wire \dataOut[79] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[64]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[79] ),
        .I2(Q[0]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[65]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[79] ),
        .I2(Q[1]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[66]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[79] ),
        .I2(Q[2]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[67]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[79] ),
        .I2(Q[3]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[68]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[79] ),
        .I2(Q[4]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[69]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[79] ),
        .I2(Q[5]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[70]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[79] ),
        .I2(Q[6]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[71]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[79] ),
        .I2(Q[7]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[72]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[79] ),
        .I2(Q[8]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[73]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[79] ),
        .I2(Q[9]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[74]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[79] ),
        .I2(Q[10]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[75]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[79] ),
        .I2(Q[11]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[76]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[79] ),
        .I2(Q[12]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[77]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[79] ),
        .I2(Q[13]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[78]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[79] ),
        .I2(Q[14]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[79]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[79] ),
        .I2(Q[15]),
        .I3(\dataOut[64] ),
        .O(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_329
   (V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[31] ,
    Q,
    \dataOut[16] );
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[31] ;
  input [15:0]Q;
  input [0:0]\dataOut[16] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[16] ;
  wire \dataOut[31] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[16]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[31] ),
        .I2(Q[0]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[17]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[31] ),
        .I2(Q[1]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[18]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[31] ),
        .I2(Q[2]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[19]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[31] ),
        .I2(Q[3]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[20]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[31] ),
        .I2(Q[4]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[21]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[31] ),
        .I2(Q[5]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[22]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[31] ),
        .I2(Q[6]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[23]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[31] ),
        .I2(Q[7]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[24]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[31] ),
        .I2(Q[8]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[25]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[31] ),
        .I2(Q[9]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[26]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[31] ),
        .I2(Q[10]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[27]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[31] ),
        .I2(Q[11]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[28]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[31] ),
        .I2(Q[12]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[29]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[31] ),
        .I2(Q[13]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[30]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[31] ),
        .I2(Q[14]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[31]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[31] ),
        .I2(Q[15]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_342
   (V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[31] ,
    Q,
    \dataOut[16] );
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[31] ;
  input [15:0]Q;
  input [0:0]\dataOut[16] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[16] ;
  wire \dataOut[31] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[16]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[31] ),
        .I2(Q[0]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[17]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[31] ),
        .I2(Q[1]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[18]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[31] ),
        .I2(Q[2]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[19]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[31] ),
        .I2(Q[3]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[20]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[31] ),
        .I2(Q[4]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[21]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[31] ),
        .I2(Q[5]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[22]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[31] ),
        .I2(Q[6]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[23]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[31] ),
        .I2(Q[7]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[24]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[31] ),
        .I2(Q[8]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[25]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[31] ),
        .I2(Q[9]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[26]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[31] ),
        .I2(Q[10]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[27]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[31] ),
        .I2(Q[11]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[28]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[31] ),
        .I2(Q[12]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[29]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[31] ),
        .I2(Q[13]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[30]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[31] ),
        .I2(Q[14]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[31]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[31] ),
        .I2(Q[15]),
        .I3(\dataOut[16] ),
        .O(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_353
   (V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[111] ,
    Q,
    \dataOut[96] );
  output [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[111] ;
  input [15:0]Q;
  input [0:0]\dataOut[96] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire \dataOut[111] ;
  wire [0:0]\dataOut[96] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[100]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[111] ),
        .I2(Q[4]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[101]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[111] ),
        .I2(Q[5]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[102]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[111] ),
        .I2(Q[6]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[103]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[111] ),
        .I2(Q[7]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[104]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[111] ),
        .I2(Q[8]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[105]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[111] ),
        .I2(Q[9]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[106]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[111] ),
        .I2(Q[10]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[107]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[111] ),
        .I2(Q[11]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[108]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[111] ),
        .I2(Q[12]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[109]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[111] ),
        .I2(Q[13]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[110]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[111] ),
        .I2(Q[14]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[111]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[111] ),
        .I2(Q[15]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[96]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[111] ),
        .I2(Q[0]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[97]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[111] ),
        .I2(Q[1]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[98]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[111] ),
        .I2(Q[2]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[99]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[111] ),
        .I2(Q[3]),
        .I3(\dataOut[96] ),
        .O(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_366
   (V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[111] ,
    Q,
    \dataOut[96] );
  output [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[111] ;
  input [15:0]Q;
  input [0:0]\dataOut[96] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire \dataOut[111] ;
  wire [0:0]\dataOut[96] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[100]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[111] ),
        .I2(Q[4]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[101]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[111] ),
        .I2(Q[5]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[102]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[111] ),
        .I2(Q[6]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[103]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[111] ),
        .I2(Q[7]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[104]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[111] ),
        .I2(Q[8]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[105]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[111] ),
        .I2(Q[9]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[106]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[111] ),
        .I2(Q[10]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[107]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[111] ),
        .I2(Q[11]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[108]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[111] ),
        .I2(Q[12]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[109]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[111] ),
        .I2(Q[13]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[110]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[111] ),
        .I2(Q[14]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[111]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[111] ),
        .I2(Q[15]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[96]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[111] ),
        .I2(Q[0]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[97]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[111] ),
        .I2(Q[1]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[98]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[111] ),
        .I2(Q[2]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[99]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[111] ),
        .I2(Q[3]),
        .I3(\dataOut[96] ),
        .O(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_379
   (V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[63] ,
    Q,
    \dataOut[48] );
  output [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[63] ;
  input [15:0]Q;
  input [0:0]\dataOut[48] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[48] ;
  wire \dataOut[63] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[48]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[63] ),
        .I2(Q[0]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[49]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[63] ),
        .I2(Q[1]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[50]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[63] ),
        .I2(Q[2]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[51]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[63] ),
        .I2(Q[3]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[52]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[63] ),
        .I2(Q[4]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[53]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[63] ),
        .I2(Q[5]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[54]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[63] ),
        .I2(Q[6]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[55]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[63] ),
        .I2(Q[7]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[56]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[63] ),
        .I2(Q[8]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[57]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[63] ),
        .I2(Q[9]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[58]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[63] ),
        .I2(Q[10]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[59]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[63] ),
        .I2(Q[11]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[60]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[63] ),
        .I2(Q[12]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[61]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[63] ),
        .I2(Q[13]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[62]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[63] ),
        .I2(Q[14]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[63]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[63] ),
        .I2(Q[15]),
        .I3(\dataOut[48] ),
        .O(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_392
   (V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[63] ,
    Q,
    \dataOut[48] );
  output [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[63] ;
  input [15:0]Q;
  input [0:0]\dataOut[48] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[48] ;
  wire \dataOut[63] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[48]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[63] ),
        .I2(Q[0]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[49]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[63] ),
        .I2(Q[1]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[50]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[63] ),
        .I2(Q[2]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[51]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[63] ),
        .I2(Q[3]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[52]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[63] ),
        .I2(Q[4]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[53]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[63] ),
        .I2(Q[5]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[54]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[63] ),
        .I2(Q[6]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[55]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[63] ),
        .I2(Q[7]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[56]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[63] ),
        .I2(Q[8]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[57]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[63] ),
        .I2(Q[9]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[58]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[63] ),
        .I2(Q[10]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[59]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[63] ),
        .I2(Q[11]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[60]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[63] ),
        .I2(Q[12]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[61]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[63] ),
        .I2(Q[13]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[62]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[63] ),
        .I2(Q[14]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[63]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[63] ),
        .I2(Q[15]),
        .I3(\dataOut[48] ),
        .O(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_405
   (V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[15] ,
    Q,
    \dataOut[0] );
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[15] ;
  input [15:0]Q;
  input [0:0]\dataOut[0] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[0] ;
  wire \dataOut[15] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[0]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[15] ),
        .I2(Q[0]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[10]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[15] ),
        .I2(Q[10]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[11]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[15] ),
        .I2(Q[11]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[12]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[15] ),
        .I2(Q[12]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[13]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[15] ),
        .I2(Q[13]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[14]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[15] ),
        .I2(Q[14]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[15]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[15] ),
        .I2(Q[15]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[1]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[15] ),
        .I2(Q[1]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[2]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[15] ),
        .I2(Q[2]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[3]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[15] ),
        .I2(Q[3]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[4]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[15] ),
        .I2(Q[4]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[5]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[15] ),
        .I2(Q[5]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[6]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[15] ),
        .I2(Q[6]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[7]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[15] ),
        .I2(Q[7]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[8]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[15] ),
        .I2(Q[8]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[9]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[15] ),
        .I2(Q[9]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_418
   (V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[15] ,
    Q,
    \dataOut[0] );
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[15] ;
  input [15:0]Q;
  input [0:0]\dataOut[0] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[0] ;
  wire \dataOut[15] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[0]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[15] ),
        .I2(Q[0]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[10]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[15] ),
        .I2(Q[10]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[11]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[15] ),
        .I2(Q[11]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[12]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[15] ),
        .I2(Q[12]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[13]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[15] ),
        .I2(Q[13]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[14]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[15] ),
        .I2(Q[14]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[15]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[15] ),
        .I2(Q[15]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[1]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[15] ),
        .I2(Q[1]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[2]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[15] ),
        .I2(Q[2]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[3]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[15] ),
        .I2(Q[3]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[4]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[15] ),
        .I2(Q[4]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[5]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[15] ),
        .I2(Q[5]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[6]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[15] ),
        .I2(Q[6]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[7]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[15] ),
        .I2(Q[7]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[8]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[15] ),
        .I2(Q[8]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[9]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[15] ),
        .I2(Q[9]),
        .I3(\dataOut[0] ),
        .O(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_429
   (V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[111] ,
    Q,
    \dataOut[96] );
  output [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[111] ;
  input [15:0]Q;
  input [0:0]\dataOut[96] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire \dataOut[111] ;
  wire [0:0]\dataOut[96] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[100]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[111] ),
        .I2(Q[4]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[101]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[111] ),
        .I2(Q[5]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[102]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[111] ),
        .I2(Q[6]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[103]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[111] ),
        .I2(Q[7]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[104]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[111] ),
        .I2(Q[8]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[105]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[111] ),
        .I2(Q[9]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[106]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[111] ),
        .I2(Q[10]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[107]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[111] ),
        .I2(Q[11]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[108]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[111] ),
        .I2(Q[12]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[109]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[111] ),
        .I2(Q[13]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[110]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[111] ),
        .I2(Q[14]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[111]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[111] ),
        .I2(Q[15]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[96]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[111] ),
        .I2(Q[0]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[97]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[111] ),
        .I2(Q[1]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[98]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[111] ),
        .I2(Q[2]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[99]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[111] ),
        .I2(Q[3]),
        .I3(\dataOut[96] ),
        .O(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_442
   (V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[111] ,
    Q,
    \dataOut[96] );
  output [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[111] ;
  input [15:0]Q;
  input [0:0]\dataOut[96] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire \dataOut[111] ;
  wire [0:0]\dataOut[96] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[100]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[111] ),
        .I2(Q[4]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[101]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[111] ),
        .I2(Q[5]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[102]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[111] ),
        .I2(Q[6]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[103]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[111] ),
        .I2(Q[7]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[104]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[111] ),
        .I2(Q[8]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[105]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[111] ),
        .I2(Q[9]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[106]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[111] ),
        .I2(Q[10]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[107]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[111] ),
        .I2(Q[11]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[108]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[111] ),
        .I2(Q[12]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[109]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[111] ),
        .I2(Q[13]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[110]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[111] ),
        .I2(Q[14]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[111]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[111] ),
        .I2(Q[15]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[96]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[111] ),
        .I2(Q[0]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[97]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[111] ),
        .I2(Q[1]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[98]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[111] ),
        .I2(Q[2]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[99]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[111] ),
        .I2(Q[3]),
        .I3(\dataOut[96] ),
        .O(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_455
   (V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[63] ,
    Q,
    \dataOut[48] );
  output [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[63] ;
  input [15:0]Q;
  input [0:0]\dataOut[48] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[48] ;
  wire \dataOut[63] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[48]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[63] ),
        .I2(Q[0]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[49]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[63] ),
        .I2(Q[1]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[50]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[63] ),
        .I2(Q[2]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[51]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[63] ),
        .I2(Q[3]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[52]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[63] ),
        .I2(Q[4]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[53]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[63] ),
        .I2(Q[5]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[54]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[63] ),
        .I2(Q[6]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[55]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[63] ),
        .I2(Q[7]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[56]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[63] ),
        .I2(Q[8]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[57]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[63] ),
        .I2(Q[9]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[58]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[63] ),
        .I2(Q[10]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[59]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[63] ),
        .I2(Q[11]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[60]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[63] ),
        .I2(Q[12]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[61]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[63] ),
        .I2(Q[13]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[62]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[63] ),
        .I2(Q[14]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[63]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[63] ),
        .I2(Q[15]),
        .I3(\dataOut[48] ),
        .O(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_468
   (V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[63] ,
    Q,
    \dataOut[48] );
  output [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[63] ;
  input [15:0]Q;
  input [0:0]\dataOut[48] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[48] ;
  wire \dataOut[63] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[48]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[63] ),
        .I2(Q[0]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[49]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[63] ),
        .I2(Q[1]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[50]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[63] ),
        .I2(Q[2]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[51]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[63] ),
        .I2(Q[3]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[52]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[63] ),
        .I2(Q[4]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[53]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[63] ),
        .I2(Q[5]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[54]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[63] ),
        .I2(Q[6]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[55]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[63] ),
        .I2(Q[7]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[56]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[63] ),
        .I2(Q[8]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[57]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[63] ),
        .I2(Q[9]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[58]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[63] ),
        .I2(Q[10]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[59]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[63] ),
        .I2(Q[11]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[60]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[63] ),
        .I2(Q[12]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[61]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[63] ),
        .I2(Q[13]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[62]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[63] ),
        .I2(Q[14]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[63]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[63] ),
        .I2(Q[15]),
        .I3(\dataOut[48] ),
        .O(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_481
   (V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[15] ,
    Q,
    \dataOut[0] );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[15] ;
  input [15:0]Q;
  input [0:0]\dataOut[0] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[0] ;
  wire \dataOut[15] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[0]_INST_0_i_2 
       (.I0(P[0]),
        .I1(\dataOut[15] ),
        .I2(Q[0]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[10]_INST_0_i_2 
       (.I0(P[10]),
        .I1(\dataOut[15] ),
        .I2(Q[10]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[11]_INST_0_i_2 
       (.I0(P[11]),
        .I1(\dataOut[15] ),
        .I2(Q[11]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[12]_INST_0_i_2 
       (.I0(P[12]),
        .I1(\dataOut[15] ),
        .I2(Q[12]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[13]_INST_0_i_2 
       (.I0(P[13]),
        .I1(\dataOut[15] ),
        .I2(Q[13]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[14]_INST_0_i_2 
       (.I0(P[14]),
        .I1(\dataOut[15] ),
        .I2(Q[14]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[15]_INST_0_i_2 
       (.I0(P[15]),
        .I1(\dataOut[15] ),
        .I2(Q[15]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[1]_INST_0_i_2 
       (.I0(P[1]),
        .I1(\dataOut[15] ),
        .I2(Q[1]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[2]_INST_0_i_2 
       (.I0(P[2]),
        .I1(\dataOut[15] ),
        .I2(Q[2]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[3]_INST_0_i_2 
       (.I0(P[3]),
        .I1(\dataOut[15] ),
        .I2(Q[3]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[4]_INST_0_i_2 
       (.I0(P[4]),
        .I1(\dataOut[15] ),
        .I2(Q[4]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[5]_INST_0_i_2 
       (.I0(P[5]),
        .I1(\dataOut[15] ),
        .I2(Q[5]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[6]_INST_0_i_2 
       (.I0(P[6]),
        .I1(\dataOut[15] ),
        .I2(Q[6]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[7]_INST_0_i_2 
       (.I0(P[7]),
        .I1(\dataOut[15] ),
        .I2(Q[7]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[8]_INST_0_i_2 
       (.I0(P[8]),
        .I1(\dataOut[15] ),
        .I2(Q[8]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[9]_INST_0_i_2 
       (.I0(P[9]),
        .I1(\dataOut[15] ),
        .I2(Q[9]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_494
   (V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    P,
    \dataOut[15] ,
    Q,
    \dataOut[0] );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]P;
  input \dataOut[15] ;
  input [15:0]Q;
  input [0:0]\dataOut[0] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [0:0]\dataOut[0] ;
  wire \dataOut[15] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[0]_INST_0_i_4 
       (.I0(P[0]),
        .I1(\dataOut[15] ),
        .I2(Q[0]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[10]_INST_0_i_4 
       (.I0(P[10]),
        .I1(\dataOut[15] ),
        .I2(Q[10]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[11]_INST_0_i_4 
       (.I0(P[11]),
        .I1(\dataOut[15] ),
        .I2(Q[11]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[12]_INST_0_i_4 
       (.I0(P[12]),
        .I1(\dataOut[15] ),
        .I2(Q[12]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[13]_INST_0_i_4 
       (.I0(P[13]),
        .I1(\dataOut[15] ),
        .I2(Q[13]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[14]_INST_0_i_4 
       (.I0(P[14]),
        .I1(\dataOut[15] ),
        .I2(Q[14]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[15]_INST_0_i_4 
       (.I0(P[15]),
        .I1(\dataOut[15] ),
        .I2(Q[15]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[1]_INST_0_i_4 
       (.I0(P[1]),
        .I1(\dataOut[15] ),
        .I2(Q[1]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[2]_INST_0_i_4 
       (.I0(P[2]),
        .I1(\dataOut[15] ),
        .I2(Q[2]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[3]_INST_0_i_4 
       (.I0(P[3]),
        .I1(\dataOut[15] ),
        .I2(Q[3]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[4]_INST_0_i_4 
       (.I0(P[4]),
        .I1(\dataOut[15] ),
        .I2(Q[4]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[5]_INST_0_i_4 
       (.I0(P[5]),
        .I1(\dataOut[15] ),
        .I2(Q[5]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[6]_INST_0_i_4 
       (.I0(P[6]),
        .I1(\dataOut[15] ),
        .I2(Q[6]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[7]_INST_0_i_4 
       (.I0(P[7]),
        .I1(\dataOut[15] ),
        .I2(Q[7]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[8]_INST_0_i_4 
       (.I0(P[8]),
        .I1(\dataOut[15] ),
        .I2(Q[8]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[9]_INST_0_i_4 
       (.I0(P[9]),
        .I1(\dataOut[15] ),
        .I2(Q[9]),
        .I3(\dataOut[0] ),
        .O(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_62
   (V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[143] ,
    Q,
    \dataOut[128] );
  output [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[143] ;
  input [15:0]Q;
  input [0:0]\dataOut[128] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[128] ;
  wire \dataOut[143] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[128]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[143] ),
        .I2(Q[0]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[129]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[143] ),
        .I2(Q[1]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[130]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[143] ),
        .I2(Q[2]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[131]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[143] ),
        .I2(Q[3]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[132]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[143] ),
        .I2(Q[4]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[133]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[143] ),
        .I2(Q[5]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[134]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[143] ),
        .I2(Q[6]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[135]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[143] ),
        .I2(Q[7]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[136]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[143] ),
        .I2(Q[8]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[137]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[143] ),
        .I2(Q[9]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[138]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[143] ),
        .I2(Q[10]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[139]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[143] ),
        .I2(Q[11]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[140]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[143] ),
        .I2(Q[12]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[141]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[143] ),
        .I2(Q[13]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[142]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[143] ),
        .I2(Q[14]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[143]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[143] ),
        .I2(Q[15]),
        .I3(\dataOut[128] ),
        .O(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_75
   (V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[95] ,
    Q,
    \dataOut[80] );
  output [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[95] ;
  input [15:0]Q;
  input [0:0]\dataOut[80] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[80] ;
  wire \dataOut[95] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[80]_INST_0_i_1 
       (.I0(P[0]),
        .I1(\dataOut[95] ),
        .I2(Q[0]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[81]_INST_0_i_1 
       (.I0(P[1]),
        .I1(\dataOut[95] ),
        .I2(Q[1]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[82]_INST_0_i_1 
       (.I0(P[2]),
        .I1(\dataOut[95] ),
        .I2(Q[2]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[83]_INST_0_i_1 
       (.I0(P[3]),
        .I1(\dataOut[95] ),
        .I2(Q[3]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[84]_INST_0_i_1 
       (.I0(P[4]),
        .I1(\dataOut[95] ),
        .I2(Q[4]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[85]_INST_0_i_1 
       (.I0(P[5]),
        .I1(\dataOut[95] ),
        .I2(Q[5]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[86]_INST_0_i_1 
       (.I0(P[6]),
        .I1(\dataOut[95] ),
        .I2(Q[6]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[87]_INST_0_i_1 
       (.I0(P[7]),
        .I1(\dataOut[95] ),
        .I2(Q[7]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[88]_INST_0_i_1 
       (.I0(P[8]),
        .I1(\dataOut[95] ),
        .I2(Q[8]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[89]_INST_0_i_1 
       (.I0(P[9]),
        .I1(\dataOut[95] ),
        .I2(Q[9]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[90]_INST_0_i_1 
       (.I0(P[10]),
        .I1(\dataOut[95] ),
        .I2(Q[10]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[91]_INST_0_i_1 
       (.I0(P[11]),
        .I1(\dataOut[95] ),
        .I2(Q[11]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[92]_INST_0_i_1 
       (.I0(P[12]),
        .I1(\dataOut[95] ),
        .I2(Q[12]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[93]_INST_0_i_1 
       (.I0(P[13]),
        .I1(\dataOut[95] ),
        .I2(Q[13]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[94]_INST_0_i_1 
       (.I0(P[14]),
        .I1(\dataOut[95] ),
        .I2(Q[14]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[95]_INST_0_i_1 
       (.I0(P[15]),
        .I1(\dataOut[95] ),
        .I2(Q[15]),
        .I3(\dataOut[80] ),
        .O(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_2IM" *) 
module MEMDesign_ArrayTop_0_0_HA_2IM_88
   (V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    P,
    \dataOut[95] ,
    Q,
    \dataOut[80] );
  output [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]P;
  input \dataOut[95] ;
  input [15:0]Q;
  input [0:0]\dataOut[80] ;

  wire [15:0]P;
  wire [15:0]Q;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [0:0]\dataOut[80] ;
  wire \dataOut[95] ;

  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[80]_INST_0_i_3 
       (.I0(P[0]),
        .I1(\dataOut[95] ),
        .I2(Q[0]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[81]_INST_0_i_3 
       (.I0(P[1]),
        .I1(\dataOut[95] ),
        .I2(Q[1]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[82]_INST_0_i_3 
       (.I0(P[2]),
        .I1(\dataOut[95] ),
        .I2(Q[2]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[83]_INST_0_i_3 
       (.I0(P[3]),
        .I1(\dataOut[95] ),
        .I2(Q[3]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[84]_INST_0_i_3 
       (.I0(P[4]),
        .I1(\dataOut[95] ),
        .I2(Q[4]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[85]_INST_0_i_3 
       (.I0(P[5]),
        .I1(\dataOut[95] ),
        .I2(Q[5]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[86]_INST_0_i_3 
       (.I0(P[6]),
        .I1(\dataOut[95] ),
        .I2(Q[6]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[87]_INST_0_i_3 
       (.I0(P[7]),
        .I1(\dataOut[95] ),
        .I2(Q[7]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[88]_INST_0_i_3 
       (.I0(P[8]),
        .I1(\dataOut[95] ),
        .I2(Q[8]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[89]_INST_0_i_3 
       (.I0(P[9]),
        .I1(\dataOut[95] ),
        .I2(Q[9]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[90]_INST_0_i_3 
       (.I0(P[10]),
        .I1(\dataOut[95] ),
        .I2(Q[10]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[91]_INST_0_i_3 
       (.I0(P[11]),
        .I1(\dataOut[95] ),
        .I2(Q[11]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[92]_INST_0_i_3 
       (.I0(P[12]),
        .I1(\dataOut[95] ),
        .I2(Q[12]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[93]_INST_0_i_3 
       (.I0(P[13]),
        .I1(\dataOut[95] ),
        .I2(Q[13]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[94]_INST_0_i_3 
       (.I0(P[14]),
        .I1(\dataOut[95] ),
        .I2(Q[14]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \dataOut[95]_INST_0_i_3 
       (.I0(P[15]),
        .I1(\dataOut[95] ),
        .I2(Q[15]),
        .I3(\dataOut[80] ),
        .O(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM
   (dataOut,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2);
  output [15:0]dataOut;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;

  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[0]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[10]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[11]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[12]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[13]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[14]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[15]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(dataOut[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[1]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[2]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[3]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[4]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[5]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[6]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[7]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[8]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[9]_INST_0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .I4(gControlIn[0]),
        .I5(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(dataOut[9]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_47
   (dataOut,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2);
  output [15:0]dataOut;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;

  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[16]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[17]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[18]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[19]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[20]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[21]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[22]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[23]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[24]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[25]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[26]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[27]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[28]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[29]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[30]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[31]_INST_0 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .I4(gControlIn[0]),
        .I5(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_48
   (dataOut,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2);
  output [15:0]dataOut;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;

  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[32]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[33]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[34]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[35]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[36]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[37]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[38]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[39]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[40]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[41]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[42]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[43]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[44]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[45]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[46]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[47]_INST_0 
       (.I0(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .I4(gControlIn[0]),
        .I5(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_49
   (dataOut,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[48]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[49]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[50]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[51]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[52]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[53]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[54]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[55]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[56]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[57]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[58]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[59]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[60]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[61]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[62]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[63]_INST_0 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_50
   (dataOut,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[64]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[65]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[66]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[67]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[68]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[69]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[70]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[71]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[72]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[73]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[74]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[75]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[76]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[77]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[78]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[79]_INST_0 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_51
   (dataOut,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[80]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[81]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[82]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[83]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[84]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[85]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[86]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[87]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[88]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[89]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[90]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[91]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[92]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[93]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[94]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[95]_INST_0 
       (.I0(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_52
   (dataOut,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[100]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[101]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[102]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[103]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[104]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[105]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[106]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[107]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[108]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[109]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[110]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[111]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[96]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[97]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[98]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[99]_INST_0 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_53
   (dataOut,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[112]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[113]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[114]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[115]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[116]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[117]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[118]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[119]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[120]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[121]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[122]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[123]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[124]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[125]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[126]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[127]_INST_0 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_4IM" *) 
module MEMDesign_ArrayTop_0_0_HA_4IM_54
   (dataOut,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output [15:0]dataOut;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]dataOut;
  wire [1:0]gControlIn;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[128]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(dataOut[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[129]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(dataOut[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[130]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(dataOut[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[131]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(dataOut[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[132]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(dataOut[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[133]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(dataOut[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[134]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(dataOut[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[135]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(dataOut[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[136]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(dataOut[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[137]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(dataOut[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[138]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(dataOut[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[139]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(dataOut[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[140]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(dataOut[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[141]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(dataOut[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[142]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(dataOut[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dataOut[143]_INST_0 
       (.I0(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(gControlIn[1]),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(dataOut[15]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O11;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_100
   (Q,
    O3,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O3;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_113
   (Q,
    O2,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O2;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_124
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O11;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_137
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O9;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_150
   (Q,
    O7,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O7;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_163
   (Q,
    O6,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O6;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_176
   (Q,
    O3,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O3;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_189
   (Q,
    O2,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O2;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_200
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O11;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_213
   (Q,
    O8,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O8;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_226
   (Q,
    O7,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O7;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_239
   (Q,
    O4,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O4;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_252
   (Q,
    O3,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O3;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_265
   (Q,
    O1,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O1;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_276
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O11;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_289
   (Q,
    O8,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O8;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_302
   (Q,
    O7,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O7;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_315
   (Q,
    O4,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O4;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_328
   (Q,
    O3,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O3;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_341
   (Q,
    O1,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O1;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_352
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O9;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_365
   (Q,
    O8,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O8;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_378
   (Q,
    O6,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O6;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_391
   (Q,
    O4,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O4;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_404
   (Q,
    O2,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O2;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_417
   (Q,
    O1,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O1;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_428
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O9;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_441
   (Q,
    O8,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O8;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_454
   (Q,
    O6,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O6;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_467
   (Q,
    O4,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O4;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_480
   (Q,
    O2,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O2;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_493
   (Q,
    O1,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O1;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_61
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O9;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_74
   (Q,
    O7,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O7;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg_87
   (Q,
    O6,
    iReg,
    clk,
    rst);
  output [1:0]Q;
  input [0:0]O6;
  input [1:0]iReg;
  input clk;
  input rst;

  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [1:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0
   (Q,
    O11,
    iReg,
    clk,
    rst);
  output [2:0]Q;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;

  wire [0:0]O11;
  wire [2:0]Q;
  wire clk;
  wire [2:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[2]),
        .Q(Q[2]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_112
   (\dataIn[255] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[255] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[255] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__10 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__9 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[255] [0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[0]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__10 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__9 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[255] [10]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[10]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__10 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__9 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[255] [11]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[11]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__10 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__9 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[255] [12]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[12]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__10 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__9 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[255] [13]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[13]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__10 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__9 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[255] [14]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[14]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__10 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__9 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[255] [15]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[15]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__10 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__9 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[255] [1]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[1]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__10 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__9 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[255] [2]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[2]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__10 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__9 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[255] [3]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[3]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__10 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__9 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[255] [4]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[4]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__10 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__9 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[255] [5]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[5]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__10 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__9 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[255] [6]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[6]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__10 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__9 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[255] [7]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[7]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__10 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__9 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[255] [8]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[8]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__10 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__9 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[255] [9]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[9]_i_2__5 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_123
   (D,
    \gControlIn[102] ,
    O11,
    iReg,
    clk,
    rst,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[102] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[102] ;
  wire [2:0]iReg;
  wire \iReg[15]_i_2__42_n_0 ;
  wire \iReg[15]_i_3__22_n_0 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[0]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[1]),
        .I5(dataIn[16]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[0]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(dataIn[0]),
        .O(\gControlIn[102] [0]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[10]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[1]),
        .I5(dataIn[26]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[10]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(dataIn[10]),
        .O(\gControlIn[102] [10]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[11]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[1]),
        .I5(dataIn[27]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[11]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(dataIn[11]),
        .O(\gControlIn[102] [11]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[12]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[1]),
        .I5(dataIn[28]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[12]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(dataIn[12]),
        .O(\gControlIn[102] [12]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[13]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[1]),
        .I5(dataIn[29]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[13]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(dataIn[13]),
        .O(\gControlIn[102] [13]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[14]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[1]),
        .I5(dataIn[30]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[14]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(dataIn[14]),
        .O(\gControlIn[102] [14]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[15]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[1]),
        .I5(dataIn[31]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[15]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(dataIn[15]),
        .O(\gControlIn[102] [15]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \iReg[15]_i_2__42 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_2__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \iReg[15]_i_3__22 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_3__22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[1]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[1]),
        .I5(dataIn[17]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[1]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(dataIn[1]),
        .O(\gControlIn[102] [1]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[2]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[1]),
        .I5(dataIn[18]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[2]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(dataIn[2]),
        .O(\gControlIn[102] [2]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[3]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[1]),
        .I5(dataIn[19]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[3]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(dataIn[3]),
        .O(\gControlIn[102] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[4]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[1]),
        .I5(dataIn[20]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[4]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(dataIn[4]),
        .O(\gControlIn[102] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[5]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[1]),
        .I5(dataIn[21]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[5]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(dataIn[5]),
        .O(\gControlIn[102] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[6]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[1]),
        .I5(dataIn[22]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[6]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(dataIn[6]),
        .O(\gControlIn[102] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[7]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[1]),
        .I5(dataIn[23]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[7]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(dataIn[7]),
        .O(\gControlIn[102] [7]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[8]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[1]),
        .I5(dataIn[24]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[8]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(dataIn[8]),
        .O(\gControlIn[102] [8]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[9]_i_1__65 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[1]),
        .I5(dataIn[25]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[9]_i_1__66 
       (.I0(\iReg[15]_i_2__42_n_0 ),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg[15]_i_3__22_n_0 ),
        .I3(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(dataIn[9]),
        .O(\gControlIn[102] [9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_136
   (\dataIn[1359] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O9,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1359] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O9;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O9;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1359] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__55 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1359] [0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__56 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__55 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1359] [10]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__56 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__55 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1359] [11]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__56 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__55 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1359] [12]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__56 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__55 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1359] [13]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__56 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__55 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1359] [14]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__56 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__55 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1359] [15]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__56 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__55 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1359] [1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__56 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__55 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1359] [2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__56 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__55 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1359] [3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__56 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__55 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1359] [4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__56 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__55 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1359] [5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__56 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__55 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1359] [6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__56 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__55 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1359] [7]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__56 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__55 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1359] [8]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__56 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__55 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1359] [9]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__56 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__18 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__18 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__18 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__18 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__18 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__18 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__18 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__18 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__18 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__18 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__18 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__18 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__18 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__18 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__18 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__18 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_149
   (\dataIn[1071] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1071] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1071] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__43 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1071] [0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__44 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__43 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1071] [10]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__44 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__43 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1071] [11]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__44 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__43 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1071] [12]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__44 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__43 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1071] [13]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__44 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__43 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1071] [14]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__44 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__43 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1071] [15]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__44 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__43 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1071] [1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__44 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__43 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1071] [2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__44 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__43 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1071] [3]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__44 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__43 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1071] [4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__44 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__43 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1071] [5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__44 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__43 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1071] [6]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__44 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__43 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1071] [7]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__44 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__43 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1071] [8]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__44 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__43 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1071] [9]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__44 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__14 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__14 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__14 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__14 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__14 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__14 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__14 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__14 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__14 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__14 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__14 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__14 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__14 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__14 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__14 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__14 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_162
   (\dataIn[783] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[783] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[783] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__31 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[783] [0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__32 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__31 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[783] [10]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__32 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__31 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[783] [11]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__32 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__31 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[783] [12]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__32 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__31 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[783] [13]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__32 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__31 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[783] [14]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__32 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__31 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[783] [15]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__32 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__31 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[783] [1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__32 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__31 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[783] [2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__32 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__31 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[783] [3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__32 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__31 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[783] [4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__32 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__31 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[783] [5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__32 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__31 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[783] [6]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__32 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__31 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[783] [7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__32 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__31 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[783] [8]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__32 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__31 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[783] [9]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__32 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__10 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__10 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__10 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__10 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__10 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__10 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__10 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__10 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__10 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__10 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__10 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__10 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__10 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__10 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__10 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__10 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_175
   (\dataIn[495] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[495] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[495] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__19 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[495] [0]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__20 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__19 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[495] [10]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__20 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__19 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[495] [11]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__20 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__19 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[495] [12]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__20 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__19 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[495] [13]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__20 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__19 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[495] [14]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__20 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__19 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[495] [15]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__20 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__19 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[495] [1]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__20 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__19 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[495] [2]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__20 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__19 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[495] [3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__20 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__19 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[495] [4]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__20 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__19 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[495] [5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__20 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__19 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[495] [6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__20 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__19 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[495] [7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__20 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__19 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[495] [8]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__20 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__19 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[495] [9]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__20 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__6 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__6 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__6 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__6 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__6 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__6 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__6 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__6 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__6 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__6 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__6 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__6 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__6 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__6 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__6 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__6 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_188
   (\dataIn[207] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[207] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[207] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__7 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[207] [0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__8 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__7 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[207] [10]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__8 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__7 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[207] [11]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__8 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__7 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[207] [12]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__8 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__7 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[207] [13]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__8 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__7 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[207] [14]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__8 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__7 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[207] [15]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__8 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__7 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[207] [1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__8 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__7 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[207] [2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__8 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__7 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[207] [3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__8 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__7 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[207] [4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__8 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__7 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[207] [5]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__8 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__7 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[207] [6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__8 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__7 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[207] [7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__8 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__7 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[207] [8]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__8 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__7 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[207] [9]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__8 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__2 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__2 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__2 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__2 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__2 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__2 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__2 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__2 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__2 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__2 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__2 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__2 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__2 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__2 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__2 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__2 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_199
   (D,
    \gControlIn[99] ,
    O11,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[99] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[99] ;
  wire [2:0]iReg;
  wire \iReg[15]_i_2__41_n_0 ;
  wire \iReg[15]_i_3__21_n_0 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[0]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[1]),
        .I5(dataIn[16]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[0]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(dataIn[0]),
        .O(\gControlIn[99] [0]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[10]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[1]),
        .I5(dataIn[26]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[10]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(dataIn[10]),
        .O(\gControlIn[99] [10]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[11]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[1]),
        .I5(dataIn[27]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[11]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(dataIn[11]),
        .O(\gControlIn[99] [11]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[12]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[1]),
        .I5(dataIn[28]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[12]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(dataIn[12]),
        .O(\gControlIn[99] [12]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[13]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[1]),
        .I5(dataIn[29]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[13]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(dataIn[13]),
        .O(\gControlIn[99] [13]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[14]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[1]),
        .I5(dataIn[30]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[14]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(dataIn[14]),
        .O(\gControlIn[99] [14]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[15]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[1]),
        .I5(dataIn[31]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[15]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(dataIn[15]),
        .O(\gControlIn[99] [15]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \iReg[15]_i_2__41 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_2__41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \iReg[15]_i_3__21 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_3__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[1]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[1]),
        .I5(dataIn[17]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[1]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(dataIn[1]),
        .O(\gControlIn[99] [1]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[2]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[1]),
        .I5(dataIn[18]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[2]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(dataIn[2]),
        .O(\gControlIn[99] [2]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[3]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[1]),
        .I5(dataIn[19]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[3]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(dataIn[3]),
        .O(\gControlIn[99] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[4]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[1]),
        .I5(dataIn[20]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[4]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(dataIn[4]),
        .O(\gControlIn[99] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[5]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[1]),
        .I5(dataIn[21]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[5]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(dataIn[5]),
        .O(\gControlIn[99] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[6]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[1]),
        .I5(dataIn[22]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[6]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(dataIn[6]),
        .O(\gControlIn[99] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[7]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[1]),
        .I5(dataIn[23]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[7]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(dataIn[7]),
        .O(\gControlIn[99] [7]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[8]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[1]),
        .I5(dataIn[24]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[8]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(dataIn[8]),
        .O(\gControlIn[99] [8]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[9]_i_1__63 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[1]),
        .I5(dataIn[25]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[9]_i_1__64 
       (.I0(\iReg[15]_i_2__41_n_0 ),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg[15]_i_3__21_n_0 ),
        .I3(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(dataIn[9]),
        .O(\gControlIn[99] [9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_212
   (\dataIn[1311] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1311] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1311] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__53 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1311] [0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__54 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__53 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1311] [10]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__54 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__53 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1311] [11]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__54 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__53 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1311] [12]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__54 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__53 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1311] [13]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__54 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__53 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1311] [14]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__54 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__53 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1311] [15]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__54 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__53 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1311] [1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__54 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__53 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1311] [2]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__54 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__53 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1311] [3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__54 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__53 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1311] [4]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__54 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__53 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1311] [5]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__54 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__53 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1311] [6]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__54 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__53 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1311] [7]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__54 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__53 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1311] [8]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__54 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__53 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1311] [9]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__54 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__17 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__17 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__17 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__17 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__17 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__17 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__17 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__17 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__17 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__17 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__17 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__17 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__17 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__17 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__17 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__17 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_225
   (\dataIn[1023] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1023] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1023] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__41 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1023] [0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__42 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__41 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1023] [10]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__42 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__41 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1023] [11]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__42 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__41 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1023] [12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__42 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__41 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1023] [13]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__42 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__41 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1023] [14]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__42 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__41 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1023] [15]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__42 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__41 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1023] [1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__42 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__41 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1023] [2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__42 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__41 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1023] [3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__42 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__41 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1023] [4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__42 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__41 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1023] [5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__42 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__41 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1023] [6]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__42 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__41 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1023] [7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__42 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__41 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1023] [8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__42 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__41 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1023] [9]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__42 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__13 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__13 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__13 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__13 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__13 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__13 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__13 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__13 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__13 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__13 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__13 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__13 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__13 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__13 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__13 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__13 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_238
   (\dataIn[735] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[735] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[735] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__29 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[735] [0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__30 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__29 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[735] [10]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__30 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__29 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[735] [11]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__30 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__29 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[735] [12]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__30 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__29 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[735] [13]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__30 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__29 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[735] [14]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__30 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__29 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[735] [15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__30 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__29 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[735] [1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__30 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__29 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[735] [2]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__30 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__29 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[735] [3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__30 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__29 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[735] [4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__30 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__29 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[735] [5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__30 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__29 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[735] [6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__30 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__29 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[735] [7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__30 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__29 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[735] [8]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__30 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__29 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[735] [9]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__30 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__9 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__9 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__9 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__9 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__9 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__9 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__9 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__9 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__9 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__9 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__9 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__9 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__9 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__9 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__9 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__9 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_251
   (\dataIn[447] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[447] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[447] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__17 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[447] [0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__18 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__17 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[447] [10]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__18 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__17 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[447] [11]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__18 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__17 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[447] [12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__18 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__17 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[447] [13]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__18 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__17 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[447] [14]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__18 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__17 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[447] [15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__18 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__17 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[447] [1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__18 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__17 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[447] [2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__18 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__17 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[447] [3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__18 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__17 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[447] [4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__18 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__17 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[447] [5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__18 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__17 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[447] [6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__18 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__17 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[447] [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__18 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__17 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[447] [8]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__18 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__17 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[447] [9]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__18 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__5 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__5 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__5 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__5 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__5 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__5 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__5 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__5 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__5 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__5 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__5 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__5 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__5 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__5 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__5 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__5 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_264
   (\dataIn[159] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[159] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[159] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__5 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[159] [0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__6 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__5 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[159] [10]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__6 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__5 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[159] [11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__6 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__5 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[159] [12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__6 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__5 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[159] [13]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__6 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__5 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[159] [14]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__6 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__5 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[159] [15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__6 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__5 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[159] [1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__6 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__5 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[159] [2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__6 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__5 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[159] [3]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__6 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__5 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[159] [4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__6 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__5 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[159] [5]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__6 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__5 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[159] [6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__6 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__5 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[159] [7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__6 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__5 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[159] [8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__6 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__5 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[159] [9]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__6 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__1 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__1 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__1 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__1 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__1 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__1 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__1 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__1 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__1 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__1 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__1 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__1 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__1 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__1 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__1 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__1 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_275
   (D,
    \gControlIn[96] ,
    O11,
    iReg,
    clk,
    rst,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[96] ;
  input [0:0]O11;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O11;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[96] ;
  wire [2:0]iReg;
  wire \iReg[15]_i_2__40_n_0 ;
  wire \iReg[15]_i_3__20_n_0 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[0]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[1]),
        .I5(dataIn[16]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[0]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(dataIn[0]),
        .O(\gControlIn[96] [0]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[10]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[1]),
        .I5(dataIn[26]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[10]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(dataIn[10]),
        .O(\gControlIn[96] [10]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[11]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[1]),
        .I5(dataIn[27]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[11]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(dataIn[11]),
        .O(\gControlIn[96] [11]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[12]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[1]),
        .I5(dataIn[28]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[12]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(dataIn[12]),
        .O(\gControlIn[96] [12]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[13]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[1]),
        .I5(dataIn[29]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[13]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(dataIn[13]),
        .O(\gControlIn[96] [13]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[14]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[1]),
        .I5(dataIn[30]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[14]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(dataIn[14]),
        .O(\gControlIn[96] [14]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[15]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[1]),
        .I5(dataIn[31]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[15]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(dataIn[15]),
        .O(\gControlIn[96] [15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \iReg[15]_i_2__40 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_2__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \iReg[15]_i_3__20 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_3__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[1]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[1]),
        .I5(dataIn[17]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[1]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(dataIn[1]),
        .O(\gControlIn[96] [1]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[2]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[1]),
        .I5(dataIn[18]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[2]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(dataIn[2]),
        .O(\gControlIn[96] [2]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[3]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[1]),
        .I5(dataIn[19]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[3]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(dataIn[3]),
        .O(\gControlIn[96] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[4]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[1]),
        .I5(dataIn[20]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[4]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(dataIn[4]),
        .O(\gControlIn[96] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[5]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[1]),
        .I5(dataIn[21]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[5]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(dataIn[5]),
        .O(\gControlIn[96] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[6]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[1]),
        .I5(dataIn[22]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[6]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(dataIn[6]),
        .O(\gControlIn[96] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[7]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[1]),
        .I5(dataIn[23]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[7]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(dataIn[7]),
        .O(\gControlIn[96] [7]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[8]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[1]),
        .I5(dataIn[24]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[8]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(dataIn[8]),
        .O(\gControlIn[96] [8]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[9]_i_1__61 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[1]),
        .I5(dataIn[25]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[9]_i_1__62 
       (.I0(\iReg[15]_i_2__40_n_0 ),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg[15]_i_3__20_n_0 ),
        .I3(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(dataIn[9]),
        .O(\gControlIn[96] [9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O11),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_288
   (\dataIn[1263] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1263] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1263] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__51 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1263] [0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__52 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__51 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1263] [10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__52 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__51 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1263] [11]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__52 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__51 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1263] [12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__52 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__51 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1263] [13]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__52 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__51 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1263] [14]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__52 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__51 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1263] [15]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__52 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__51 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1263] [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__52 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__51 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1263] [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__52 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__51 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1263] [3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__52 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__51 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1263] [4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__52 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__51 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1263] [5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__52 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__51 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1263] [6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__52 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__51 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1263] [7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__52 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__51 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1263] [8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__52 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__51 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1263] [9]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__52 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__16 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__16 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__16 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__16 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__16 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__16 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__16 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__16 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__16 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__16 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__16 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__16 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__16 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__16 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__16 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__16 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_301
   (\dataIn[975] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[975] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O7;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[975] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__39 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[975] [0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__40 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__39 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[975] [10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__40 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__39 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[975] [11]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__40 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__39 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[975] [12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__40 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__39 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[975] [13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__40 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__39 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[975] [14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__40 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__39 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[975] [15]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__40 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__39 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[975] [1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__40 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__39 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[975] [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__40 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__39 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[975] [3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__40 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__39 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[975] [4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__40 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__39 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[975] [5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__40 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__39 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[975] [6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__40 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__39 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[975] [7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__40 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__39 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[975] [8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__40 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__39 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[975] [9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__40 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__12 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__12 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__12 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__12 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__12 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__12 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__12 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__12 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__12 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__12 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__12 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__12 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__12 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__12 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__12 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__12 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_314
   (\dataIn[687] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[687] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[687] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__27 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[687] [0]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__28 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__27 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[687] [10]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__28 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__27 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[687] [11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__28 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__27 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[687] [12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__28 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__27 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[687] [13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__28 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__27 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[687] [14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__28 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__27 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[687] [15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__28 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__27 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[687] [1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__28 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__27 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[687] [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__28 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__27 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[687] [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__28 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__27 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[687] [4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__28 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__27 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[687] [5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__28 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__27 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[687] [6]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__28 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__27 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[687] [7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__28 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__27 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[687] [8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__28 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__27 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[687] [9]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__28 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__8 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__8 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__8 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__8 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__8 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__8 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__8 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__8 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__8 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__8 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__8 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__8 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__8 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__8 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__8 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__8 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_327
   (\dataIn[399] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[399] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O3;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[399] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__15 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[399] [0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__16 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__15 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[399] [10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__16 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__15 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[399] [11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__16 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__15 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[399] [12]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__16 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__15 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[399] [13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__16 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__15 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[399] [14]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__16 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__15 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[399] [15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__16 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__15 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[399] [1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__16 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__15 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[399] [2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__16 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__15 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[399] [3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__16 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__15 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[399] [4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__16 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__15 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[399] [5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__16 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__15 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[399] [6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__16 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__15 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[399] [7]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__16 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__15 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[399] [8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__16 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__15 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[399] [9]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__16 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__4 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__4 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__4 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__4 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__4 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__4 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__4 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__4 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__4 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__4 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__4 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__4 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__4 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__4 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__4 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__4 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_340
   (\dataIn[111] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[111] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[111] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__3 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[111] [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__4 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__3 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[111] [10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__4 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__3 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[111] [11]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__4 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__3 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[111] [12]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__4 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__3 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[111] [13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__4 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__3 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[111] [14]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__4 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__3 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[111] [15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__4 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__3 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[111] [1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__4 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__3 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[111] [2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__4 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__3 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[111] [3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__4 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__3 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[111] [4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__4 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__3 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[111] [5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__4 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__3 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[111] [6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__4 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__3 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[111] [7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__4 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__3 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[111] [8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__4 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__3 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[111] [9]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__4 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__0 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__0 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__0 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__0 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__0 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__0 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__0 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__0 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__0 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__0 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__0 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__0 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__0 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__0 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__0 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__0 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_351
   (D,
    \gControlIn[93] ,
    O9,
    iReg,
    clk,
    rst,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn);
  output [15:0]D;
  output [15:0]\gControlIn[93] ;
  input [0:0]O9;
  input [2:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]gControlIn;
  input [31:0]dataIn;

  wire [15:0]D;
  wire [0:0]O9;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [1:0]gControlIn;
  wire [15:0]\gControlIn[93] ;
  wire [2:0]iReg;
  wire \iReg[15]_i_2__39_n_0 ;
  wire \iReg[15]_i_3__19_n_0 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[0]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[1]),
        .I5(dataIn[16]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[0]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(gControlIn[0]),
        .I5(dataIn[0]),
        .O(\gControlIn[93] [0]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[10]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[1]),
        .I5(dataIn[26]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[10]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(gControlIn[0]),
        .I5(dataIn[10]),
        .O(\gControlIn[93] [10]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[11]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[1]),
        .I5(dataIn[27]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[11]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(gControlIn[0]),
        .I5(dataIn[11]),
        .O(\gControlIn[93] [11]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[12]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[1]),
        .I5(dataIn[28]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[12]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(gControlIn[0]),
        .I5(dataIn[12]),
        .O(\gControlIn[93] [12]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[13]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[1]),
        .I5(dataIn[29]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[13]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(gControlIn[0]),
        .I5(dataIn[13]),
        .O(\gControlIn[93] [13]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[14]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[1]),
        .I5(dataIn[30]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[14]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(gControlIn[0]),
        .I5(dataIn[14]),
        .O(\gControlIn[93] [14]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[15]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[1]),
        .I5(dataIn[31]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[15]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(gControlIn[0]),
        .I5(dataIn[15]),
        .O(\gControlIn[93] [15]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \iReg[15]_i_2__39 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_2__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \iReg[15]_i_3__19 
       (.I0(sel[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(sel[1]),
        .O(\iReg[15]_i_3__19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[1]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[1]),
        .I5(dataIn[17]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[1]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(gControlIn[0]),
        .I5(dataIn[1]),
        .O(\gControlIn[93] [1]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[2]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[1]),
        .I5(dataIn[18]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[2]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(gControlIn[0]),
        .I5(dataIn[2]),
        .O(\gControlIn[93] [2]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[3]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[1]),
        .I5(dataIn[19]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[3]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(gControlIn[0]),
        .I5(dataIn[3]),
        .O(\gControlIn[93] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[4]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[1]),
        .I5(dataIn[20]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[4]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(gControlIn[0]),
        .I5(dataIn[4]),
        .O(\gControlIn[93] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[5]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[1]),
        .I5(dataIn[21]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[5]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(gControlIn[0]),
        .I5(dataIn[5]),
        .O(\gControlIn[93] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[6]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[1]),
        .I5(dataIn[22]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[6]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(gControlIn[0]),
        .I5(dataIn[6]),
        .O(\gControlIn[93] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[7]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[1]),
        .I5(dataIn[23]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[7]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(gControlIn[0]),
        .I5(dataIn[7]),
        .O(\gControlIn[93] [7]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[8]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[1]),
        .I5(dataIn[24]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[8]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(gControlIn[0]),
        .I5(dataIn[8]),
        .O(\gControlIn[93] [8]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \iReg[9]_i_1__59 
       (.I0(sel[1]),
        .I1(sel[0]),
        .I2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[1]),
        .I5(dataIn[25]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \iReg[9]_i_1__60 
       (.I0(\iReg[15]_i_2__39_n_0 ),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg[15]_i_3__19_n_0 ),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(gControlIn[0]),
        .I5(dataIn[9]),
        .O(\gControlIn[93] [9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_364
   (\dataIn[1215] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1215] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O8;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1215] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__49 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1215] [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__50 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__49 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1215] [10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__50 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__49 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1215] [11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__50 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__49 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1215] [12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__50 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__49 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1215] [13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__50 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__49 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1215] [14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__50 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__49 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1215] [15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__50 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__49 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1215] [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__50 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__49 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1215] [2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__50 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__49 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1215] [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__50 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__49 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1215] [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__50 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__49 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1215] [5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__50 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__49 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1215] [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__50 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__49 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1215] [7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__50 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__49 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1215] [8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__50 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__49 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1215] [9]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__50 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__15 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__15 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__15 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__15 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__15 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__15 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__15 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__15 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__15 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__15 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__15 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__15 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__15 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__15 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__15 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__15 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_377
   (\dataIn[927] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[927] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O6;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[927] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__37 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[927] [0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__38 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__37 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[927] [10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__38 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__37 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[927] [11]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__38 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__37 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[927] [12]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__38 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__37 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[927] [13]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__38 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__37 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[927] [14]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__38 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__37 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[927] [15]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__38 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__37 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[927] [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__38 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__37 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[927] [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__38 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__37 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[927] [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__38 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__37 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[927] [4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__38 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__37 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[927] [5]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__38 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__37 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[927] [6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__38 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__37 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[927] [7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__38 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__37 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[927] [8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__38 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__37 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[927] [9]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__38 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__11 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__11 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__11 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__11 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__11 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__11 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__11 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__11 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__11 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__11 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__11 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__11 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__11 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__11 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__11 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__11 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_390
   (\dataIn[639] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[639] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O4;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[639] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__25 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[639] [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__26 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__25 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[639] [10]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__26 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__25 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[639] [11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__26 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__25 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[639] [12]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__26 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__25 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[639] [13]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__26 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__25 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[639] [14]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__26 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__25 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[639] [15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__26 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__25 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[639] [1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__26 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__25 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[639] [2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__26 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__25 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[639] [3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__26 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__25 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[639] [4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__26 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__25 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[639] [5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__26 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__25 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[639] [6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__26 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__25 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[639] [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__26 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__25 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[639] [8]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__26 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__25 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[639] [9]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__26 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__7 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__7 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__7 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__7 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__7 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__7 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__7 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__7 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__7 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__7 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__7 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__7 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__7 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__7 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__7 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__7 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_403
   (\dataIn[351] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[351] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O2;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[351] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__13 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[351] [0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__14 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__13 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[351] [10]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__14 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__13 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[351] [11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__14 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__13 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[351] [12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__14 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__13 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[351] [13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__14 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__13 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[351] [14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__14 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__13 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[351] [15]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__14 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__13 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[351] [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__14 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__13 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[351] [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__14 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__13 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[351] [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__14 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__13 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[351] [4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__14 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__13 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[351] [5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__14 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__13 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[351] [6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__14 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__13 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[351] [7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__14 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__13 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[351] [8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__14 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__13 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[351] [9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__14 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2__3 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2__3 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2__3 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2__3 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2__3 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2__3 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2__3 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2__3 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2__3 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2__3 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2__3 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2__3 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2__3 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2__3 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2__3 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2__3 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_416
   (\dataIn[63] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[2]_1 ,
    \iReg_reg[2]_2 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[3]_1 ,
    \iReg_reg[3]_2 ,
    \iReg_reg[4] ,
    \iReg_reg[4]_0 ,
    \iReg_reg[4]_1 ,
    \iReg_reg[5] ,
    \iReg_reg[5]_0 ,
    \iReg_reg[5]_1 ,
    \iReg_reg[6] ,
    \iReg_reg[6]_0 ,
    \iReg_reg[6]_1 ,
    \iReg_reg[7] ,
    \iReg_reg[7]_0 ,
    \iReg_reg[7]_1 ,
    \iReg_reg[8] ,
    \iReg_reg[8]_0 ,
    \iReg_reg[8]_1 ,
    \iReg_reg[9] ,
    \iReg_reg[9]_0 ,
    \iReg_reg[9]_1 ,
    \iReg_reg[10] ,
    \iReg_reg[10]_0 ,
    \iReg_reg[10]_1 ,
    \iReg_reg[11] ,
    \iReg_reg[11]_0 ,
    \iReg_reg[11]_1 ,
    \iReg_reg[12] ,
    \iReg_reg[12]_0 ,
    \iReg_reg[12]_1 ,
    \iReg_reg[13] ,
    \iReg_reg[13]_0 ,
    \iReg_reg[13]_1 ,
    \iReg_reg[14] ,
    \iReg_reg[14]_0 ,
    \iReg_reg[14]_1 ,
    \iReg_reg[15] ,
    \iReg_reg[15]_0 ,
    \iReg_reg[15]_1 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[63] ;
  output [15:0]D;
  output [1:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input \iReg_reg[0]_1 ;
  input \iReg_reg[0]_2 ;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[1]_1 ;
  input \iReg_reg[1]_2 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[2]_1 ;
  input \iReg_reg[2]_2 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[3]_1 ;
  input \iReg_reg[3]_2 ;
  input \iReg_reg[4] ;
  input \iReg_reg[4]_0 ;
  input \iReg_reg[4]_1 ;
  input \iReg_reg[5] ;
  input \iReg_reg[5]_0 ;
  input \iReg_reg[5]_1 ;
  input \iReg_reg[6] ;
  input \iReg_reg[6]_0 ;
  input \iReg_reg[6]_1 ;
  input \iReg_reg[7] ;
  input \iReg_reg[7]_0 ;
  input \iReg_reg[7]_1 ;
  input \iReg_reg[8] ;
  input \iReg_reg[8]_0 ;
  input \iReg_reg[8]_1 ;
  input \iReg_reg[9] ;
  input \iReg_reg[9]_0 ;
  input \iReg_reg[9]_1 ;
  input \iReg_reg[10] ;
  input \iReg_reg[10]_0 ;
  input \iReg_reg[10]_1 ;
  input \iReg_reg[11] ;
  input \iReg_reg[11]_0 ;
  input \iReg_reg[11]_1 ;
  input \iReg_reg[12] ;
  input \iReg_reg[12]_0 ;
  input \iReg_reg[12]_1 ;
  input \iReg_reg[13] ;
  input \iReg_reg[13]_0 ;
  input \iReg_reg[13]_1 ;
  input \iReg_reg[14] ;
  input \iReg_reg[14]_0 ;
  input \iReg_reg[14]_1 ;
  input \iReg_reg[15] ;
  input \iReg_reg[15]_0 ;
  input \iReg_reg[15]_1 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O1;
  wire [1:0]Q;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[63] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[10]_0 ;
  wire \iReg_reg[10]_1 ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[11]_0 ;
  wire \iReg_reg[11]_1 ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[12]_0 ;
  wire \iReg_reg[12]_1 ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[13]_0 ;
  wire \iReg_reg[13]_1 ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[14]_0 ;
  wire \iReg_reg[14]_1 ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[15]_1 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[2]_1 ;
  wire \iReg_reg[2]_2 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[3]_1 ;
  wire \iReg_reg[3]_2 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[4]_0 ;
  wire \iReg_reg[4]_1 ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[5]_0 ;
  wire \iReg_reg[5]_1 ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[6]_0 ;
  wire \iReg_reg[6]_1 ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[7]_0 ;
  wire \iReg_reg[7]_1 ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[8]_0 ;
  wire \iReg_reg[8]_1 ;
  wire \iReg_reg[9] ;
  wire \iReg_reg[9]_0 ;
  wire \iReg_reg[9]_1 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:1]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__1 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__2 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__1 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__2 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__1 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__2 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__1 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__2 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__1 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__2 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__1 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__2 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__1 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__2 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__1 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__2 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__1 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__2 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__1 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__2 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__1 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__2 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__1 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__2 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__1 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__2 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__1 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__2 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__1 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__2 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__1 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[63] [9]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__2 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  MUXF7 \iReg_reg[0]_i_2 
       (.I0(\iReg_reg[0]_1 ),
        .I1(\iReg_reg[0]_2 ),
        .O(DataOut_10_in[0]),
        .S(sel));
  MUXF7 \iReg_reg[10]_i_2 
       (.I0(\iReg_reg[10]_0 ),
        .I1(\iReg_reg[10]_1 ),
        .O(DataOut_10_in[10]),
        .S(sel));
  MUXF7 \iReg_reg[11]_i_2 
       (.I0(\iReg_reg[11]_0 ),
        .I1(\iReg_reg[11]_1 ),
        .O(DataOut_10_in[11]),
        .S(sel));
  MUXF7 \iReg_reg[12]_i_2 
       (.I0(\iReg_reg[12]_0 ),
        .I1(\iReg_reg[12]_1 ),
        .O(DataOut_10_in[12]),
        .S(sel));
  MUXF7 \iReg_reg[13]_i_2 
       (.I0(\iReg_reg[13]_0 ),
        .I1(\iReg_reg[13]_1 ),
        .O(DataOut_10_in[13]),
        .S(sel));
  MUXF7 \iReg_reg[14]_i_2 
       (.I0(\iReg_reg[14]_0 ),
        .I1(\iReg_reg[14]_1 ),
        .O(DataOut_10_in[14]),
        .S(sel));
  MUXF7 \iReg_reg[15]_i_2 
       (.I0(\iReg_reg[15]_0 ),
        .I1(\iReg_reg[15]_1 ),
        .O(DataOut_10_in[15]),
        .S(sel));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[0]));
  MUXF7 \iReg_reg[1]_i_2 
       (.I0(\iReg_reg[1]_1 ),
        .I1(\iReg_reg[1]_2 ),
        .O(DataOut_10_in[1]),
        .S(sel));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel));
  MUXF7 \iReg_reg[2]_i_2 
       (.I0(\iReg_reg[2]_1 ),
        .I1(\iReg_reg[2]_2 ),
        .O(DataOut_10_in[2]),
        .S(sel));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q[1]));
  MUXF7 \iReg_reg[3]_i_2 
       (.I0(\iReg_reg[3]_1 ),
        .I1(\iReg_reg[3]_2 ),
        .O(DataOut_10_in[3]),
        .S(sel));
  MUXF7 \iReg_reg[4]_i_2 
       (.I0(\iReg_reg[4]_0 ),
        .I1(\iReg_reg[4]_1 ),
        .O(DataOut_10_in[4]),
        .S(sel));
  MUXF7 \iReg_reg[5]_i_2 
       (.I0(\iReg_reg[5]_0 ),
        .I1(\iReg_reg[5]_1 ),
        .O(DataOut_10_in[5]),
        .S(sel));
  MUXF7 \iReg_reg[6]_i_2 
       (.I0(\iReg_reg[6]_0 ),
        .I1(\iReg_reg[6]_1 ),
        .O(DataOut_10_in[6]),
        .S(sel));
  MUXF7 \iReg_reg[7]_i_2 
       (.I0(\iReg_reg[7]_0 ),
        .I1(\iReg_reg[7]_1 ),
        .O(DataOut_10_in[7]),
        .S(sel));
  MUXF7 \iReg_reg[8]_i_2 
       (.I0(\iReg_reg[8]_0 ),
        .I1(\iReg_reg[8]_1 ),
        .O(DataOut_10_in[8]),
        .S(sel));
  MUXF7 \iReg_reg[9]_i_2 
       (.I0(\iReg_reg[9]_0 ),
        .I1(\iReg_reg[9]_1 ),
        .O(DataOut_10_in[9]),
        .S(sel));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_427
   (Q,
    O9,
    iReg,
    clk,
    rst);
  output [2:0]Q;
  input [0:0]O9;
  input [2:0]iReg;
  input clk;
  input rst;

  wire [0:0]O9;
  wire [2:0]Q;
  wire clk;
  wire [2:0]iReg;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[2]),
        .Q(Q[2]));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_440
   (\dataIn[1167] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O8,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1167] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O8;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1167] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__47 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1167] [0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__48 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[0]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__47 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1167] [10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__48 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[10]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__47 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1167] [11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__48 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[11]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__47 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1167] [12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__48 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[12]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__47 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1167] [13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__48 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[13]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__47 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1167] [14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__48 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[14]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__47 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1167] [15]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__48 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[15]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__47 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1167] [1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__48 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[1]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__47 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1167] [2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__48 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[2]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__47 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1167] [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__48 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[3]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__47 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1167] [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__48 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[4]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__47 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1167] [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__48 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[5]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__47 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1167] [6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__48 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[6]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__47 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1167] [7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__48 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[7]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__47 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1167] [8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__48 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[8]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__47 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1167] [9]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__48 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[9]_i_2__31 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(sel[0]),
        .I5(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_453
   (\dataIn[879] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[879] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[879] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__35 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[879] [0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__36 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[0]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__35 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[879] [10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__36 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[10]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__35 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[879] [11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__36 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[11]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__35 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[879] [12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__36 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[12]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__35 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[879] [13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__36 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[13]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__35 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[879] [14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__36 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[14]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__35 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[879] [15]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__36 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[15]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__35 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[879] [1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__36 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[1]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__35 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[879] [2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__36 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[2]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__35 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[879] [3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__36 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[3]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__35 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[879] [4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__36 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[4]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__35 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[879] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__36 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[5]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__35 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[879] [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__36 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[6]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__35 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[879] [7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__36 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[7]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__35 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[879] [8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__36 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[8]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__35 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[879] [9]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__36 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[9]_i_2__23 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(sel[0]),
        .I5(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_466
   (\dataIn[591] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O4,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[591] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O4;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[591] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__23 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[591] [0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__24 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[0]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__23 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[591] [10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__24 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[10]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__23 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[591] [11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__24 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[11]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__23 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[591] [12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__24 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[12]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__23 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[591] [13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__24 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[13]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__23 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[591] [14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__24 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[14]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__23 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[591] [15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__24 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[15]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__23 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[591] [1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__24 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[1]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__23 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[591] [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__24 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[2]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__23 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[591] [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__24 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[3]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__23 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[591] [4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__24 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[4]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__23 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[591] [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__24 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[5]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__23 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[591] [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__24 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[6]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__23 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[591] [7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__24 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[7]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__23 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[591] [8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__24 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[8]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__23 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[591] [9]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__24 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[9]_i_2__15 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(sel[0]),
        .I5(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_479
   (\dataIn[303] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O2,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[303] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O2;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[303] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__11 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[303] [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__12 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[0]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__11 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[303] [10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__12 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[10]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__11 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[303] [11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__12 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[11]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__11 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[303] [12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__12 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[12]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__11 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[303] [13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__12 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[13]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__11 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[303] [14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__12 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[14]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__11 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[303] [15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__12 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[15]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__11 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[303] [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__12 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[1]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__11 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[303] [2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__12 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[2]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__11 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[303] [3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__12 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[3]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__11 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[303] [4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__12 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[4]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__11 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[303] [5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__12 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[5]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__11 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[303] [6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__12 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[6]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__11 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[303] [7]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__12 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[7]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__11 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[303] [8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__12 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[8]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__11 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[303] [9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__12 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[9]_i_2__7 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_492
   (\dataIn[15] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O1,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[15] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O1;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[15] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__0 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[0]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__0 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[10]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__0 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[11]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__0 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[12]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__0 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[13]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__0 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[14]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__0 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[15]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__0 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[1]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__0 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[2]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__0 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[3]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__0 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[4]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__0 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[5]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__0 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[6]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__0 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[7]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__0 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[8]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__0 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2F200F0F2F200000)) 
    \iReg[9]_i_2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(sel[1]),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I4(sel[0]),
        .I5(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_60
   (\dataIn[1407] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O9,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1407] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O9;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1407] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__57 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1407] [0]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__58 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[0]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__57 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1407] [10]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__58 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[10]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__57 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1407] [11]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__58 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[11]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__57 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1407] [12]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__58 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[12]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__57 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1407] [13]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__58 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[13]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__57 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1407] [14]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__58 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[14]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__57 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1407] [15]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__58 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[15]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__57 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1407] [1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__58 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[1]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__57 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1407] [2]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__58 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[2]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__57 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1407] [3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__58 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[3]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__57 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1407] [4]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__58 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[4]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__57 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1407] [5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__58 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[5]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__57 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1407] [6]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__58 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[6]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__57 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1407] [7]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__58 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[7]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__57 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1407] [8]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__58 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[8]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__57 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1407] [9]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__58 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[9]_i_2__37 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_73
   (\dataIn[1119] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O7,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[1119] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O7;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[1119] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__45 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[1119] [0]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__46 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[0]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__45 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[1119] [10]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__46 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[10]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__45 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[1119] [11]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__46 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[11]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__45 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[1119] [12]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__46 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[12]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__45 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[1119] [13]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__46 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[13]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__45 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[1119] [14]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__46 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[14]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__45 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[1119] [15]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__46 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[15]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__45 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[1119] [1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__46 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[1]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__45 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[1119] [2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__46 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[2]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__45 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[1119] [3]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__46 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[3]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__45 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[1119] [4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__46 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[4]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__45 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[1119] [5]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__46 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[5]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__45 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[1119] [6]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__46 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[6]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__45 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[1119] [7]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__46 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[7]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__45 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[1119] [8]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__46 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[8]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__45 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[1119] [9]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__46 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[9]_i_2__29 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_86
   (\dataIn[831] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O6,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[831] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O6;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[831] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__33 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[831] [0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__34 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[0]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__33 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[831] [10]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__34 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[10]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__33 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[831] [11]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__34 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[11]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__33 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[831] [12]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__34 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[12]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__33 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[831] [13]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__34 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[13]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__33 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[831] [14]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__34 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[14]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__33 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[831] [15]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__34 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[15]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__33 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[831] [1]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__34 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[1]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__33 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[831] [2]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__34 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[2]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__33 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[831] [3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__34 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[3]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__33 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[831] [4]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__34 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[4]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__33 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[831] [5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__34 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[5]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__33 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[831] [6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__34 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[6]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__33 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[831] [7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__34 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[7]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__33 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[831] [8]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__34 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[8]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__33 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[831] [9]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__34 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[9]_i_2__21 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized0_99
   (\dataIn[543] ,
    D,
    Q,
    dataIn,
    gControlIn,
    \iReg_reg[0]_0 ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2]_0 ,
    \iReg_reg[3]_0 ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    O3,
    iReg,
    clk,
    rst);
  output [15:0]\dataIn[543] ;
  output [15:0]D;
  output [0:0]Q;
  input [31:0]dataIn;
  input [1:0]gControlIn;
  input \iReg_reg[0]_0 ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2]_0 ;
  input \iReg_reg[3]_0 ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [0:0]O3;
  input [3:0]iReg;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]DataOut_10_in;
  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [31:0]dataIn;
  wire [15:0]\dataIn[543] ;
  wire [1:0]gControlIn;
  wire [3:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2]_0 ;
  wire \iReg_reg[3]_0 ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;
  wire [1:0]sel;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[0]_i_1__21 
       (.I0(dataIn[0]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[0]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[0]),
        .O(\dataIn[543] [0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[0]_i_1__22 
       (.I0(dataIn[16]),
        .I1(DataOut_10_in[0]),
        .I2(gControlIn[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[0]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(DataOut_10_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[10]_i_1__21 
       (.I0(dataIn[10]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[10] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[10]),
        .O(\dataIn[543] [10]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[10]_i_1__22 
       (.I0(dataIn[26]),
        .I1(DataOut_10_in[10]),
        .I2(gControlIn[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[10]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(DataOut_10_in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[11]_i_1__21 
       (.I0(dataIn[11]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[11] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[11]),
        .O(\dataIn[543] [11]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[11]_i_1__22 
       (.I0(dataIn[27]),
        .I1(DataOut_10_in[11]),
        .I2(gControlIn[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[11]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(DataOut_10_in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[12]_i_1__21 
       (.I0(dataIn[12]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[12] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[12]),
        .O(\dataIn[543] [12]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[12]_i_1__22 
       (.I0(dataIn[28]),
        .I1(DataOut_10_in[12]),
        .I2(gControlIn[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[12]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(DataOut_10_in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[13]_i_1__21 
       (.I0(dataIn[13]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[13] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[13]),
        .O(\dataIn[543] [13]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[13]_i_1__22 
       (.I0(dataIn[29]),
        .I1(DataOut_10_in[13]),
        .I2(gControlIn[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[13]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(DataOut_10_in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[14]_i_1__21 
       (.I0(dataIn[14]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[14] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[14]),
        .O(\dataIn[543] [14]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[14]_i_1__22 
       (.I0(dataIn[30]),
        .I1(DataOut_10_in[14]),
        .I2(gControlIn[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[14]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(DataOut_10_in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[15]_i_1__21 
       (.I0(dataIn[15]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[15]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[15]),
        .O(\dataIn[543] [15]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[15]_i_1__22 
       (.I0(dataIn[31]),
        .I1(DataOut_10_in[15]),
        .I2(gControlIn[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[15]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(DataOut_10_in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[1]_i_1__21 
       (.I0(dataIn[1]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[1]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[1]),
        .O(\dataIn[543] [1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[1]_i_1__22 
       (.I0(dataIn[17]),
        .I1(DataOut_10_in[1]),
        .I2(gControlIn[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[1]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(DataOut_10_in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[2]_i_1__21 
       (.I0(dataIn[2]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[2]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[2]),
        .O(\dataIn[543] [2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[2]_i_1__22 
       (.I0(dataIn[18]),
        .I1(DataOut_10_in[2]),
        .I2(gControlIn[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[2]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(DataOut_10_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[3]_i_1__21 
       (.I0(dataIn[3]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[3]_0 ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[3]),
        .O(\dataIn[543] [3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[3]_i_1__22 
       (.I0(dataIn[19]),
        .I1(DataOut_10_in[3]),
        .I2(gControlIn[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[3]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(DataOut_10_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[4]_i_1__21 
       (.I0(dataIn[4]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[4] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[4]),
        .O(\dataIn[543] [4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[4]_i_1__22 
       (.I0(dataIn[20]),
        .I1(DataOut_10_in[4]),
        .I2(gControlIn[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[4]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(DataOut_10_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[5]_i_1__21 
       (.I0(dataIn[5]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[5] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[5]),
        .O(\dataIn[543] [5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[5]_i_1__22 
       (.I0(dataIn[21]),
        .I1(DataOut_10_in[5]),
        .I2(gControlIn[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[5]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(DataOut_10_in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[6]_i_1__21 
       (.I0(dataIn[6]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[6] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[6]),
        .O(\dataIn[543] [6]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[6]_i_1__22 
       (.I0(dataIn[22]),
        .I1(DataOut_10_in[6]),
        .I2(gControlIn[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[6]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(DataOut_10_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[7]_i_1__21 
       (.I0(dataIn[7]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[7] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[7]),
        .O(\dataIn[543] [7]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[7]_i_1__22 
       (.I0(dataIn[23]),
        .I1(DataOut_10_in[7]),
        .I2(gControlIn[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[7]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(DataOut_10_in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[8]_i_1__21 
       (.I0(dataIn[8]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[8] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[8]),
        .O(\dataIn[543] [8]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[8]_i_1__22 
       (.I0(dataIn[24]),
        .I1(DataOut_10_in[8]),
        .I2(gControlIn[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[8]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(DataOut_10_in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \iReg[9]_i_1__21 
       (.I0(dataIn[9]),
        .I1(gControlIn[0]),
        .I2(\iReg_reg[9] ),
        .I3(\iReg_reg_n_0_[0] ),
        .I4(DataOut_10_in[9]),
        .O(\dataIn[543] [9]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \iReg[9]_i_1__22 
       (.I0(dataIn[25]),
        .I1(DataOut_10_in[9]),
        .I2(gControlIn[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h88FFF0008800F000)) 
    \iReg[9]_i_2__13 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[15] ),
        .I2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(DataOut_10_in[9]));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[0]),
        .Q(\iReg_reg_n_0_[0] ));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[1]),
        .Q(sel[0]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[2]),
        .Q(sel[1]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg[3]),
        .Q(Q));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O9,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O9;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[0]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[10]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[11]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[12]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[13]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[14]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[15]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[1]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[2]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[3]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[4]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[5]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[6]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[7]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[8]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[9]_i_2__38 
       (.I0(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_111
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O2,
    iReg,
    clk,
    rst,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[0]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[10]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[11]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[12]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[13]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[14]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[15]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[1]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[2]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[3]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[4]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[5]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[6]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[7]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[8]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[9]_i_2__6 
       (.I0(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_135
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O9,
    iReg,
    clk,
    rst,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O9;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [1:0]Q;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__36 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__18 
       (.I0(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O9),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_148
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O7,
    iReg,
    clk,
    rst,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__28 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__14 
       (.I0(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_161
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O6,
    iReg,
    clk,
    rst,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [1:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__20 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__10 
       (.I0(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_174
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O3,
    iReg,
    clk,
    rst,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__12 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__6 
       (.I0(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_187
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O2,
    iReg,
    clk,
    rst,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [1:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__4 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__2 
       (.I0(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_211
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O8,
    iReg,
    clk,
    rst,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__35 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__17 
       (.I0(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_224
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O7,
    iReg,
    clk,
    rst,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__27 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__13 
       (.I0(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_237
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O4,
    iReg,
    clk,
    rst,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__19 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__9 
       (.I0(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_250
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O3,
    iReg,
    clk,
    rst,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__11 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__5 
       (.I0(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_263
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O1,
    iReg,
    clk,
    rst,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__3 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__1 
       (.I0(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_287
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O8,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__34 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__16 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_300
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O7,
    iReg,
    clk,
    rst,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [1:0]Q;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__26 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__12 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_313
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O4,
    iReg,
    clk,
    rst,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__18 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__8 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_326
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O3,
    iReg,
    clk,
    rst,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [1:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__10 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__4 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_339
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O1,
    iReg,
    clk,
    rst,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__2 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_363
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O8,
    iReg,
    clk,
    rst,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [1:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__33 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__15 
       (.I0(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_376
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O6,
    iReg,
    clk,
    rst,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [1:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__25 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__11 
       (.I0(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_389
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O4,
    iReg,
    clk,
    rst,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [1:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__17 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__7 
       (.I0(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_402
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O2,
    iReg,
    clk,
    rst,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [1:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__9 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4__3 
       (.I0(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_415
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    \iReg_reg[0]_17 ,
    \iReg_reg[0]_18 ,
    \iReg_reg[0]_19 ,
    \iReg_reg[0]_20 ,
    \iReg_reg[0]_21 ,
    \iReg_reg[0]_22 ,
    \iReg_reg[0]_23 ,
    \iReg_reg[0]_24 ,
    \iReg_reg[0]_25 ,
    \iReg_reg[0]_26 ,
    \iReg_reg[0]_27 ,
    \iReg_reg[0]_28 ,
    \iReg_reg[0]_29 ,
    \iReg_reg[0]_30 ,
    \iReg_reg[0]_31 ,
    O1,
    iReg,
    clk,
    rst,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  output \iReg_reg[0]_17 ;
  output \iReg_reg[0]_18 ;
  output \iReg_reg[0]_19 ;
  output \iReg_reg[0]_20 ;
  output \iReg_reg[0]_21 ;
  output \iReg_reg[0]_22 ;
  output \iReg_reg[0]_23 ;
  output \iReg_reg[0]_24 ;
  output \iReg_reg[0]_25 ;
  output \iReg_reg[0]_26 ;
  output \iReg_reg[0]_27 ;
  output \iReg_reg[0]_28 ;
  output \iReg_reg[0]_29 ;
  output \iReg_reg[0]_30 ;
  output \iReg_reg[0]_31 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [1:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [1:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_17 ;
  wire \iReg_reg[0]_18 ;
  wire \iReg_reg[0]_19 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_20 ;
  wire \iReg_reg[0]_21 ;
  wire \iReg_reg[0]_22 ;
  wire \iReg_reg[0]_23 ;
  wire \iReg_reg[0]_24 ;
  wire \iReg_reg[0]_25 ;
  wire \iReg_reg[0]_26 ;
  wire \iReg_reg[0]_27 ;
  wire \iReg_reg[0]_28 ;
  wire \iReg_reg[0]_29 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_30 ;
  wire \iReg_reg[0]_31 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire \iReg_reg_n_0_[0] ;
  wire rst;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_16 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[0]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[0]),
        .O(\iReg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_26 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[10]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[10]),
        .O(\iReg_reg[0]_10 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[11]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[11]),
        .O(\iReg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_28 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[12]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[12]),
        .O(\iReg_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_29 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[13]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[13]),
        .O(\iReg_reg[0]_13 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_30 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[14]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[14]),
        .O(\iReg_reg[0]_14 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_31 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[15]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[15]),
        .O(\iReg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_17 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[1]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[1]),
        .O(\iReg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_18 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[2]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[2]),
        .O(\iReg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_19 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[3]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[3]),
        .O(\iReg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_20 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[4]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[4]),
        .O(\iReg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_21 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[5]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[5]),
        .O(\iReg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[6]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[6]),
        .O(\iReg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_23 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[7]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[7]),
        .O(\iReg_reg[0]_7 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_24 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[8]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[8]),
        .O(\iReg_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_2__1 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_25 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \iReg[9]_i_4 
       (.I0(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I2(\iReg_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2[9]),
        .O(\iReg_reg[0]_9 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_439
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O8,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O8;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[0]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[10]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[11]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[12]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[13]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[14]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[15]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[1]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[2]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[3]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[4]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[5]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[6]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[7]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[8]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[9]_i_2__32 
       (.I0(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O8),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_452
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O6,
    iReg,
    clk,
    rst,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[0]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[10]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[11]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[12]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[13]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[14]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[15]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[1]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[2]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[3]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[4]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[5]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[6]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[7]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[8]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[9]_i_2__24 
       (.I0(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_465
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O4,
    iReg,
    clk,
    rst,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O4;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[0]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[10]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[11]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[12]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[13]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[14]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[15]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[1]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[2]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[3]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[4]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[5]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[6]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[7]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[8]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[9]_i_2__16 
       (.I0(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O4),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_478
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O2,
    iReg,
    clk,
    rst,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O2;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[0]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[10]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[11]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[12]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[13]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[14]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[15]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[1]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[2]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[3]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[4]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[5]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[6]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[7]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[8]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[9]_i_2__8 
       (.I0(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O2),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_491
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O1,
    iReg,
    clk,
    rst,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O1;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[0]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[10]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[11]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[12]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[13]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[14]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[15]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[1]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[2]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[3]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[4]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[5]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[6]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[7]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[8]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \iReg[9]_i_2__0 
       (.I0(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O1),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_72
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O7,
    iReg,
    clk,
    rst,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O7;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[0]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[10]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[11]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[12]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[13]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[14]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[15]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[1]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[2]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[3]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[4]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[5]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[6]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[7]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[8]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[9]_i_2__30 
       (.I0(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O7),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_85
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O6,
    iReg,
    clk,
    rst,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O6;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[0]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[10]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[11]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[12]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[13]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[14]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[15]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[1]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[2]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[3]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[4]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[5]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[6]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[7]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[8]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[9]_i_2__22 
       (.I0(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O6),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_CReg" *) 
module MEMDesign_ArrayTop_0_0_HA_CReg__parameterized1_98
   (\iReg_reg[0]_0 ,
    \iReg_reg[0]_1 ,
    \iReg_reg[0]_2 ,
    \iReg_reg[0]_3 ,
    \iReg_reg[0]_4 ,
    \iReg_reg[0]_5 ,
    \iReg_reg[0]_6 ,
    \iReg_reg[0]_7 ,
    \iReg_reg[0]_8 ,
    \iReg_reg[0]_9 ,
    \iReg_reg[0]_10 ,
    \iReg_reg[0]_11 ,
    \iReg_reg[0]_12 ,
    \iReg_reg[0]_13 ,
    \iReg_reg[0]_14 ,
    \iReg_reg[0]_15 ,
    \iReg_reg[0]_16 ,
    O3,
    iReg,
    clk,
    rst,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[0]_0 ;
  output \iReg_reg[0]_1 ;
  output \iReg_reg[0]_2 ;
  output \iReg_reg[0]_3 ;
  output \iReg_reg[0]_4 ;
  output \iReg_reg[0]_5 ;
  output \iReg_reg[0]_6 ;
  output \iReg_reg[0]_7 ;
  output \iReg_reg[0]_8 ;
  output \iReg_reg[0]_9 ;
  output \iReg_reg[0]_10 ;
  output \iReg_reg[0]_11 ;
  output \iReg_reg[0]_12 ;
  output \iReg_reg[0]_13 ;
  output \iReg_reg[0]_14 ;
  output \iReg_reg[0]_15 ;
  output \iReg_reg[0]_16 ;
  input [0:0]O3;
  input [0:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire clk;
  wire [0:0]iReg;
  wire \iReg_reg[0]_0 ;
  wire \iReg_reg[0]_1 ;
  wire \iReg_reg[0]_10 ;
  wire \iReg_reg[0]_11 ;
  wire \iReg_reg[0]_12 ;
  wire \iReg_reg[0]_13 ;
  wire \iReg_reg[0]_14 ;
  wire \iReg_reg[0]_15 ;
  wire \iReg_reg[0]_16 ;
  wire \iReg_reg[0]_2 ;
  wire \iReg_reg[0]_3 ;
  wire \iReg_reg[0]_4 ;
  wire \iReg_reg[0]_5 ;
  wire \iReg_reg[0]_6 ;
  wire \iReg_reg[0]_7 ;
  wire \iReg_reg[0]_8 ;
  wire \iReg_reg[0]_9 ;
  wire rst;

  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[0]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[0]),
        .O(\iReg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[10]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[10]),
        .O(\iReg_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[11]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[11]),
        .O(\iReg_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[12]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[12]),
        .O(\iReg_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[13]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[13]),
        .O(\iReg_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[14]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[14]),
        .O(\iReg_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[15]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[15]),
        .O(\iReg_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[1]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[1]),
        .O(\iReg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[2]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[2]),
        .O(\iReg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[3]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[3]),
        .O(\iReg_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[4]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[4]),
        .O(\iReg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[5]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[5]),
        .O(\iReg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[6]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[6]),
        .O(\iReg_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[7]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[7]),
        .O(\iReg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[8]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[8]),
        .O(\iReg_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \iReg[9]_i_2__14 
       (.I0(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .I1(\iReg_reg[0]_0 ),
        .I2(Q),
        .I3(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2[9]),
        .O(\iReg_reg[0]_10 ));
  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(O3),
        .CLR(rst),
        .D(iReg),
        .Q(\iReg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg
   (Q,
    \iReg_reg[6]_0 ,
    clk,
    rst);
  output [6:0]Q;
  input [6:0]\iReg_reg[6]_0 ;
  input clk;
  input rst;

  wire [6:0]Q;
  wire clk;
  wire [6:0]\iReg_reg[6]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [6]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg_0
   (Q,
    \iReg_reg[6]_0 ,
    clk,
    rst);
  output [6:0]Q;
  input [6:0]\iReg_reg[6]_0 ;
  input clk;
  input rst;

  wire [6:0]Q;
  wire clk;
  wire [6:0]\iReg_reg[6]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[6]_0 [6]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg_1
   (Q,
    configIn,
    clk,
    rst);
  output [6:0]Q;
  input [6:0]configIn;
  input clk;
  input rst;

  wire [6:0]Q;
  wire clk;
  wire [6:0]configIn;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(configIn[6]),
        .Q(Q[6]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_11
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_2
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_3
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_4
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_5
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_6
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_7
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_8
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized0_9
   (Q,
    \iReg_reg[3]_0 ,
    clk,
    rst);
  output [3:0]Q;
  input [3:0]\iReg_reg[3]_0 ;
  input clk;
  input rst;

  wire [3:0]Q;
  wire clk;
  wire [3:0]\iReg_reg[3]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[3]_0 [3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1
   (Q,
    \iReg_reg[15]_0 ,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]\iReg_reg[15]_0 ;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]\iReg_reg[15]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_10
   (Q,
    \iReg_reg[15]_0 ,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]\iReg_reg[15]_0 ;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire [15:0]\iReg_reg[15]_0 ;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\iReg_reg[15]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_103
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_116
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_127
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_140
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_153
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_166
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_179
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_192
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_203
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_216
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_229
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_242
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_255
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_268
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_279
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_292
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_305
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_318
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_331
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_344
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_355
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_368
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_381
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_394
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_407
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_420
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_431
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_444
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_457
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_470
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_483
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_496
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_55
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_64
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_77
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized1_90
   (Q,
    D,
    clk,
    rst);
  output [15:0]Q;
  input [15:0]D;
  input clk;
  input rst;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "HA_Reg" *) 
module MEMDesign_ArrayTop_0_0_HA_Reg__parameterized2
   (Q,
    controlIn,
    clk,
    rst);
  output [35:0]Q;
  input [35:0]controlIn;
  input clk;
  input rst;

  wire [35:0]Q;
  wire clk;
  wire [35:0]controlIn;
  wire rst;

  FDCE \iReg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[0]),
        .Q(Q[0]));
  FDCE \iReg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[10]),
        .Q(Q[10]));
  FDCE \iReg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[11]),
        .Q(Q[11]));
  FDCE \iReg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[12]),
        .Q(Q[12]));
  FDCE \iReg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[13]),
        .Q(Q[13]));
  FDCE \iReg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[14]),
        .Q(Q[14]));
  FDCE \iReg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[15]),
        .Q(Q[15]));
  FDCE \iReg_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[16]),
        .Q(Q[16]));
  FDCE \iReg_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[17]),
        .Q(Q[17]));
  FDCE \iReg_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[18]),
        .Q(Q[18]));
  FDCE \iReg_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[19]),
        .Q(Q[19]));
  FDCE \iReg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[1]),
        .Q(Q[1]));
  FDCE \iReg_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[20]),
        .Q(Q[20]));
  FDCE \iReg_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[21]),
        .Q(Q[21]));
  FDCE \iReg_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[22]),
        .Q(Q[22]));
  FDCE \iReg_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[23]),
        .Q(Q[23]));
  FDCE \iReg_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[24]),
        .Q(Q[24]));
  FDCE \iReg_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[25]),
        .Q(Q[25]));
  FDCE \iReg_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[26]),
        .Q(Q[26]));
  FDCE \iReg_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[27]),
        .Q(Q[27]));
  FDCE \iReg_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[28]),
        .Q(Q[28]));
  FDCE \iReg_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[29]),
        .Q(Q[29]));
  FDCE \iReg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[2]),
        .Q(Q[2]));
  FDCE \iReg_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[30]),
        .Q(Q[30]));
  FDCE \iReg_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[31]),
        .Q(Q[31]));
  FDCE \iReg_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[32]),
        .Q(Q[32]));
  FDCE \iReg_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[33]),
        .Q(Q[33]));
  FDCE \iReg_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[34]),
        .Q(Q[34]));
  FDCE \iReg_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[35]),
        .Q(Q[35]));
  FDCE \iReg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[3]),
        .Q(Q[3]));
  FDCE \iReg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[4]),
        .Q(Q[4]));
  FDCE \iReg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[5]),
        .Q(Q[5]));
  FDCE \iReg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[6]),
        .Q(Q[6]));
  FDCE \iReg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[7]),
        .Q(Q[7]));
  FDCE \iReg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[8]),
        .Q(Q[8]));
  FDCE \iReg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(rst),
        .D(controlIn[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop
   (V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    gControlIn,
    dataIn,
    O1,
    iReg,
    clk,
    rst,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[15] );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O1;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[15] ;

  wire [0:0]O1;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_488 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O1(O1),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_489 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O1(O1),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_490 VS_DSE_Solution_L2
       (.O1(O1),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_12
   (V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O2,
    iReg,
    clk,
    rst,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O2;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_475 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O2(O2),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_476 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O2(O2),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[303] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_477 VS_DSE_Solution_L2
       (.O2(O2),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_13
   (V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O4,
    iReg,
    clk,
    rst,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O4;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O4;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_462 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O4(O4),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_463 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O4(O4),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[591] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_464 VS_DSE_Solution_L2
       (.O4(O4),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_14
   (V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O6,
    iReg,
    clk,
    rst,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O6;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O6;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_449 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O6(O6),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_450 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O6(O6),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[879] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_451 VS_DSE_Solution_L2
       (.O6(O6),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_15
   (V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O8,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O8;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O8;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_436 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O8(O8),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_437 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O8(O8),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1167] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_438 VS_DSE_Solution_L2
       (.O8(O8),
        .Q(VS_DSE_Solution_L1_n_32),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_16
   (V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O9,
    iReg,
    clk,
    rst,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O9;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O9;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_2;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire rst;
  wire [1:0]sel;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_425 VS_DSE_Solution_L0
       (.O9(O9),
        .Q({sel,VS_DSE_Solution_L1_n_2}),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_426 VS_DSE_Solution_L1
       (.O9(O9),
        .Q({sel,VS_DSE_Solution_L1_n_2}),
        .clk(clk),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_17
   (Q,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    O1,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [0:0]O1;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_412 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O1(O1),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_413 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[63] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_414 VS_DSE_Solution_L2
       (.O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V0_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_18
   (Q,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O2,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O2;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_399 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O2(O2),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_400 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O2(O2),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[351] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_401 VS_DSE_Solution_L2
       (.O2(O2),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_19
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]\iReg_reg[1] ;
  output [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_386 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O4(O4),
        .Q(Q),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_387 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[639] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_388 VS_DSE_Solution_L2
       (.O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_20
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    Q,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O6,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__7 ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]Q;
  output [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O6;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__7 ;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__7 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_373 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O6(O6),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__7 (\iReg_reg[15]_i_2__7 ),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_374 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O6(O6),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[927] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_375 VS_DSE_Solution_L2
       (.O6(O6),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_21
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O8,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]\iReg_reg[1] ;
  output [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O8;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_360 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O8(O8),
        .Q(Q),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_361 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1215] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_362 VS_DSE_Solution_L2
       (.O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_22
   (V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O9,
    iReg,
    clk,
    rst,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O9;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O9;
  wire [15:0]V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_16;
  wire VS_DSE_Solution_L1_n_17;
  wire VS_DSE_Solution_L1_n_18;
  wire VS_DSE_Solution_L1_n_19;
  wire VS_DSE_Solution_L1_n_20;
  wire VS_DSE_Solution_L1_n_21;
  wire VS_DSE_Solution_L1_n_22;
  wire VS_DSE_Solution_L1_n_23;
  wire VS_DSE_Solution_L1_n_24;
  wire VS_DSE_Solution_L1_n_25;
  wire VS_DSE_Solution_L1_n_26;
  wire VS_DSE_Solution_L1_n_27;
  wire VS_DSE_Solution_L1_n_28;
  wire VS_DSE_Solution_L1_n_29;
  wire VS_DSE_Solution_L1_n_30;
  wire VS_DSE_Solution_L1_n_31;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_349 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O9(O9),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_350 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O9(O9),
        .V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V0_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .\gControlIn[93] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_23
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    \iReg_reg[1]_15 ,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    O1,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    \iReg_reg[0] ,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1]_16 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]\iReg_reg[1]_15 ;
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [0:0]O1;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input \iReg_reg[0] ;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1]_16 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire [0:0]\iReg_reg[1]_15 ;
  wire \iReg_reg[1]_16 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_336 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O1(O1),
        .Q(Q),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_337 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[111] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_16 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_338 VS_DSE_Solution_L2
       (.O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V1_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_24
   (Q,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O3,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O3;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_323 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O3(O3),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_324 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[399] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_325 VS_DSE_Solution_L2
       (.O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_25
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]\iReg_reg[1] ;
  output [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_310 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O4(O4),
        .Q(Q),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_311 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[687] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_312 VS_DSE_Solution_L2
       (.O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_26
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    Q,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O7,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__8 ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]Q;
  output [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O7;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__8 ;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__8 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_297 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O7(O7),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__8 (\iReg_reg[15]_i_2__8 ),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_298 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[975] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_299 VS_DSE_Solution_L2
       (.O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_27
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    \iReg_reg[1]_15 ,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O8,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__15 ,
    \iReg_reg[0] ,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_16 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]\iReg_reg[1]_15 ;
  output [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O8;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__15 ;
  input \iReg_reg[0] ;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_16 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__15 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire [0:0]\iReg_reg[1]_15 ;
  wire \iReg_reg[1]_16 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_284 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O8(O8),
        .Q(Q),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__15 (\iReg_reg[15]_i_2__15 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_285 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1263] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_16 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_286 VS_DSE_Solution_L2
       (.O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_28
   (V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O11,
    iReg,
    clk,
    rst,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O11;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O11;
  wire [15:0]V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_16;
  wire VS_DSE_Solution_L1_n_17;
  wire VS_DSE_Solution_L1_n_18;
  wire VS_DSE_Solution_L1_n_19;
  wire VS_DSE_Solution_L1_n_20;
  wire VS_DSE_Solution_L1_n_21;
  wire VS_DSE_Solution_L1_n_22;
  wire VS_DSE_Solution_L1_n_23;
  wire VS_DSE_Solution_L1_n_24;
  wire VS_DSE_Solution_L1_n_25;
  wire VS_DSE_Solution_L1_n_26;
  wire VS_DSE_Solution_L1_n_27;
  wire VS_DSE_Solution_L1_n_28;
  wire VS_DSE_Solution_L1_n_29;
  wire VS_DSE_Solution_L1_n_30;
  wire VS_DSE_Solution_L1_n_31;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_273 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O11(O11),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_274 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O11(O11),
        .V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V1_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .\gControlIn[96] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_29
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    Q,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    O1,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__0 ,
    \iReg_reg[15] ,
    \iReg_reg[0] ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1]_15 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]Q;
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [0:0]O1;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__0 ;
  input \iReg_reg[15] ;
  input \iReg_reg[0] ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1]_15 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O1;
  wire [0:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_15 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_260 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O1(O1),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__0 (\iReg_reg[15]_i_2__0 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_261 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[159] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_15 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_262 VS_DSE_Solution_L2
       (.O1(O1),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V2_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_30
   (Q,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O3,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O3;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_247 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O3(O3),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_248 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[447] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_249 VS_DSE_Solution_L2
       (.O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_31
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O4,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_0 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]\iReg_reg[1] ;
  output [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O4;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_0 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O4;
  wire [0:0]Q;
  wire [15:0]V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_234 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O4(O4),
        .Q(Q),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_235 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[735] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_236 VS_DSE_Solution_L2
       (.O4(O4),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1] }),
        .V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_32
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    Q,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O7,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    \iReg_reg[15]_i_2__9 ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[0] ,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output [0:0]Q;
  output [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O7;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]\iReg_reg[15]_i_2__9 ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[0] ;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__9 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_221 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O7(O7),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__9 (\iReg_reg[15]_i_2__9 ),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_222 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1023] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_223 VS_DSE_Solution_L2
       (.O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_33
   (rawOutputWire,
    rawOutputWire_0,
    rawOutputWire_1,
    rawOutputWire_2,
    rawOutputWire_3,
    rawOutputWire_4,
    rawOutputWire_5,
    rawOutputWire_6,
    rawOutputWire_7,
    rawOutputWire_8,
    rawOutputWire_9,
    rawOutputWire_10,
    rawOutputWire_11,
    rawOutputWire_12,
    rawOutputWire_13,
    rawOutputWire_14,
    \iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    \iReg_reg[1]_15 ,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O8,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[15] ,
    Q,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__16 ,
    \iReg_reg[0] ,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_16 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output rawOutputWire;
  output rawOutputWire_0;
  output rawOutputWire_1;
  output rawOutputWire_2;
  output rawOutputWire_3;
  output rawOutputWire_4;
  output rawOutputWire_5;
  output rawOutputWire_6;
  output rawOutputWire_7;
  output rawOutputWire_8;
  output rawOutputWire_9;
  output rawOutputWire_10;
  output rawOutputWire_11;
  output rawOutputWire_12;
  output rawOutputWire_13;
  output rawOutputWire_14;
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]\iReg_reg[1]_15 ;
  output [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O8;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[15] ;
  input [0:0]Q;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__16 ;
  input \iReg_reg[0] ;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_16 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O8;
  wire [0:0]Q;
  wire [15:0]V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__16 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire [0:0]\iReg_reg[1]_15 ;
  wire \iReg_reg[1]_16 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rawOutputWire;
  wire rawOutputWire_0;
  wire rawOutputWire_1;
  wire rawOutputWire_10;
  wire rawOutputWire_11;
  wire rawOutputWire_12;
  wire rawOutputWire_13;
  wire rawOutputWire_14;
  wire rawOutputWire_2;
  wire rawOutputWire_3;
  wire rawOutputWire_4;
  wire rawOutputWire_5;
  wire rawOutputWire_6;
  wire rawOutputWire_7;
  wire rawOutputWire_8;
  wire rawOutputWire_9;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_208 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O8(O8),
        .Q(Q),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__16 (\iReg_reg[15]_i_2__16 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rawOutputWire(rawOutputWire),
        .rawOutputWire_0(rawOutputWire_0),
        .rawOutputWire_1(rawOutputWire_1),
        .rawOutputWire_10(rawOutputWire_10),
        .rawOutputWire_11(rawOutputWire_11),
        .rawOutputWire_12(rawOutputWire_12),
        .rawOutputWire_13(rawOutputWire_13),
        .rawOutputWire_14(rawOutputWire_14),
        .rawOutputWire_2(rawOutputWire_2),
        .rawOutputWire_3(rawOutputWire_3),
        .rawOutputWire_4(rawOutputWire_4),
        .rawOutputWire_5(rawOutputWire_5),
        .rawOutputWire_6(rawOutputWire_6),
        .rawOutputWire_7(rawOutputWire_7),
        .rawOutputWire_8(rawOutputWire_8),
        .rawOutputWire_9(rawOutputWire_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_209 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1311] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_16 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_210 VS_DSE_Solution_L2
       (.O8(O8),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_34
   (V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O11,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O11;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O11;
  wire [15:0]V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_16;
  wire VS_DSE_Solution_L1_n_17;
  wire VS_DSE_Solution_L1_n_18;
  wire VS_DSE_Solution_L1_n_19;
  wire VS_DSE_Solution_L1_n_20;
  wire VS_DSE_Solution_L1_n_21;
  wire VS_DSE_Solution_L1_n_22;
  wire VS_DSE_Solution_L1_n_23;
  wire VS_DSE_Solution_L1_n_24;
  wire VS_DSE_Solution_L1_n_25;
  wire VS_DSE_Solution_L1_n_26;
  wire VS_DSE_Solution_L1_n_27;
  wire VS_DSE_Solution_L1_n_28;
  wire VS_DSE_Solution_L1_n_29;
  wire VS_DSE_Solution_L1_n_30;
  wire VS_DSE_Solution_L1_n_31;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_197 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O11(O11),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_198 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O11(O11),
        .V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V2_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .\gControlIn[99] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_35
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    \iReg_reg[1]_15 ,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    O2,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    \iReg_reg[0] ,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    \iReg_reg[1]_16 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]\iReg_reg[1]_15 ;
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [0:0]O2;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input \iReg_reg[0] ;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input \iReg_reg[1]_16 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [0:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire [0:0]\iReg_reg[1]_15 ;
  wire \iReg_reg[1]_16 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_184 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O2(O2),
        .Q(Q),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_185 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O2(O2),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[207] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_16 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_186 VS_DSE_Solution_L2
       (.O2(O2),
        .Q({VS_DSE_Solution_L1_n_32,\iReg_reg[1]_15 }),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V3_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_36
   (Q,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O3,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O3;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_171 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O3(O3),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_172 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[495] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_173 VS_DSE_Solution_L2
       (.O3(O3),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_37
   (Q,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O6,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O6;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_158 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O6(O6),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_159 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O6(O6),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[783] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_160 VS_DSE_Solution_L2
       (.O6(O6),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_38
   (Q,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O7,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    \iReg_reg[0] ,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1] ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15] ,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_0 );
  output [0:0]Q;
  output [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O7;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input \iReg_reg[0] ;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1] ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15] ;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15]_0 ;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_145 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O7(O7),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_146 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1071] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1] ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_147 VS_DSE_Solution_L2
       (.O7(O7),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_39
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    Q,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    O9,
    iReg,
    clk,
    rst,
    gControlIn,
    dataIn,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__17 ,
    \iReg_reg[15] ,
    \iReg_reg[0] ,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[1]_15 ,
    \iReg_reg[2] ,
    \iReg_reg[3] ,
    \iReg_reg[4] ,
    \iReg_reg[5] ,
    \iReg_reg[6] ,
    \iReg_reg[7] ,
    \iReg_reg[8] ,
    \iReg_reg[9] ,
    \iReg_reg[10] ,
    \iReg_reg[11] ,
    \iReg_reg[12] ,
    \iReg_reg[13] ,
    \iReg_reg[14] ,
    \iReg_reg[15]_0 ,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [0:0]Q;
  output [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]O9;
  input [6:0]iReg;
  input clk;
  input rst;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__17 ;
  input \iReg_reg[15] ;
  input \iReg_reg[0] ;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[1]_15 ;
  input \iReg_reg[2] ;
  input \iReg_reg[3] ;
  input \iReg_reg[4] ;
  input \iReg_reg[5] ;
  input \iReg_reg[6] ;
  input \iReg_reg[7] ;
  input \iReg_reg[8] ;
  input \iReg_reg[9] ;
  input \iReg_reg[10] ;
  input \iReg_reg[11] ;
  input \iReg_reg[12] ;
  input \iReg_reg[13] ;
  input \iReg_reg[14] ;
  input \iReg_reg[15]_0 ;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_17;
  wire VS_DSE_Solution_L2_n_18;
  wire VS_DSE_Solution_L2_n_19;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_20;
  wire VS_DSE_Solution_L2_n_21;
  wire VS_DSE_Solution_L2_n_22;
  wire VS_DSE_Solution_L2_n_23;
  wire VS_DSE_Solution_L2_n_24;
  wire VS_DSE_Solution_L2_n_25;
  wire VS_DSE_Solution_L2_n_26;
  wire VS_DSE_Solution_L2_n_27;
  wire VS_DSE_Solution_L2_n_28;
  wire VS_DSE_Solution_L2_n_29;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_30;
  wire VS_DSE_Solution_L2_n_31;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[0] ;
  wire \iReg_reg[10] ;
  wire \iReg_reg[11] ;
  wire \iReg_reg[12] ;
  wire \iReg_reg[13] ;
  wire \iReg_reg[14] ;
  wire \iReg_reg[15] ;
  wire \iReg_reg[15]_0 ;
  wire [0:0]\iReg_reg[15]_i_2__17 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_15 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire \iReg_reg[2] ;
  wire \iReg_reg[3] ;
  wire \iReg_reg[4] ;
  wire \iReg_reg[5] ;
  wire \iReg_reg[6] ;
  wire \iReg_reg[7] ;
  wire \iReg_reg[8] ;
  wire \iReg_reg[9] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_132 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O9(O9),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__17 (\iReg_reg[15]_i_2__17 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_133 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O9(O9),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1359] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_0 (\iReg_reg[0] ),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[10]_0 (\iReg_reg[10] ),
        .\iReg_reg[10]_1 (VS_DSE_Solution_L2_n_10),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[11]_0 (\iReg_reg[11] ),
        .\iReg_reg[11]_1 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[12]_0 (\iReg_reg[12] ),
        .\iReg_reg[12]_1 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[13]_0 (\iReg_reg[13] ),
        .\iReg_reg[13]_1 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[14]_0 (\iReg_reg[14] ),
        .\iReg_reg[14]_1 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[15]_0 (\iReg_reg[15]_0 ),
        .\iReg_reg[15]_1 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[1]_0 (\iReg_reg[1]_15 ),
        .\iReg_reg[1]_1 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[2]_0 (\iReg_reg[2] ),
        .\iReg_reg[2]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[3]_0 (\iReg_reg[3] ),
        .\iReg_reg[3]_1 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[4]_0 (\iReg_reg[4] ),
        .\iReg_reg[4]_1 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[5]_0 (\iReg_reg[5] ),
        .\iReg_reg[5]_1 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[6]_0 (\iReg_reg[6] ),
        .\iReg_reg[6]_1 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[7]_0 (\iReg_reg[7] ),
        .\iReg_reg[7]_1 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[8]_0 (\iReg_reg[8] ),
        .\iReg_reg[8]_1 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[9]_0 (\iReg_reg[9] ),
        .\iReg_reg[9]_1 (VS_DSE_Solution_L2_n_9),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_134 VS_DSE_Solution_L2
       (.O9(O9),
        .Q({VS_DSE_Solution_L1_n_32,Q}),
        .V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_16 (VS_DSE_Solution_L2_n_17),
        .\iReg_reg[0]_17 (VS_DSE_Solution_L2_n_18),
        .\iReg_reg[0]_18 (VS_DSE_Solution_L2_n_19),
        .\iReg_reg[0]_19 (VS_DSE_Solution_L2_n_20),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_20 (VS_DSE_Solution_L2_n_21),
        .\iReg_reg[0]_21 (VS_DSE_Solution_L2_n_22),
        .\iReg_reg[0]_22 (VS_DSE_Solution_L2_n_23),
        .\iReg_reg[0]_23 (VS_DSE_Solution_L2_n_24),
        .\iReg_reg[0]_24 (VS_DSE_Solution_L2_n_25),
        .\iReg_reg[0]_25 (VS_DSE_Solution_L2_n_26),
        .\iReg_reg[0]_26 (VS_DSE_Solution_L2_n_27),
        .\iReg_reg[0]_27 (VS_DSE_Solution_L2_n_28),
        .\iReg_reg[0]_28 (VS_DSE_Solution_L2_n_29),
        .\iReg_reg[0]_29 (VS_DSE_Solution_L2_n_30),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_30 (VS_DSE_Solution_L2_n_31),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_40
   (V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O11,
    iReg,
    clk,
    rst,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O11;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O11;
  wire [15:0]V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_16;
  wire VS_DSE_Solution_L1_n_17;
  wire VS_DSE_Solution_L1_n_18;
  wire VS_DSE_Solution_L1_n_19;
  wire VS_DSE_Solution_L1_n_20;
  wire VS_DSE_Solution_L1_n_21;
  wire VS_DSE_Solution_L1_n_22;
  wire VS_DSE_Solution_L1_n_23;
  wire VS_DSE_Solution_L1_n_24;
  wire VS_DSE_Solution_L1_n_25;
  wire VS_DSE_Solution_L1_n_26;
  wire VS_DSE_Solution_L1_n_27;
  wire VS_DSE_Solution_L1_n_28;
  wire VS_DSE_Solution_L1_n_29;
  wire VS_DSE_Solution_L1_n_30;
  wire VS_DSE_Solution_L1_n_31;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_121 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O11(O11),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .\iReg_reg[15]_0 (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_122 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O11(O11),
        .V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V3_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .\gControlIn[102] ({VS_DSE_Solution_L1_n_16,VS_DSE_Solution_L1_n_17,VS_DSE_Solution_L1_n_18,VS_DSE_Solution_L1_n_19,VS_DSE_Solution_L1_n_20,VS_DSE_Solution_L1_n_21,VS_DSE_Solution_L1_n_22,VS_DSE_Solution_L1_n_23,VS_DSE_Solution_L1_n_24,VS_DSE_Solution_L1_n_25,VS_DSE_Solution_L1_n_26,VS_DSE_Solution_L1_n_27,VS_DSE_Solution_L1_n_28,VS_DSE_Solution_L1_n_29,VS_DSE_Solution_L1_n_30,VS_DSE_Solution_L1_n_31}),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_41
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    gControlIn,
    dataIn,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15]_i_2__2 ,
    \iReg_reg[15] ,
    O2,
    iReg,
    clk,
    rst,
    V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]\iReg_reg[15]_i_2__2 ;
  input \iReg_reg[15] ;
  input [0:0]O2;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  input [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire [0:0]\iReg_reg[15]_i_2__2 ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_108 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O2(O2),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V5_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[15]_i_2__2 (\iReg_reg[15]_i_2__2 ),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_109 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O2(O2),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2(V4_0_VSTop_VS_DSE_Solution_L5_t5_O0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[255] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_110 VS_DSE_Solution_L2
       (.O2(O2),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_42
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O3,
    iReg,
    clk,
    rst,
    V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O3;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O3;
  wire [0:0]Q;
  wire [15:0]V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_95 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O3(O3),
        .Q(Q),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_96 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O3(O3),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_0_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[543] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_97 VS_DSE_Solution_L2
       (.O3(O3),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_43
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O6,
    iReg,
    clk,
    rst,
    V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O6;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O6;
  wire [0:0]Q;
  wire [15:0]V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_82 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O6(O6),
        .Q(Q),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_83 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O6(O6),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_1_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[831] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_84 VS_DSE_Solution_L2
       (.O6(O6),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_44
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O7,
    iReg,
    clk,
    rst,
    V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O7;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O7;
  wire [0:0]Q;
  wire [15:0]V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_69 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O7(O7),
        .Q(Q),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_70 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O7(O7),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_2_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1119] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2_71 VS_DSE_Solution_L2
       (.O7(O7),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_45
   (\iReg_reg[1] ,
    \iReg_reg[1]_0 ,
    \iReg_reg[1]_1 ,
    \iReg_reg[1]_2 ,
    \iReg_reg[1]_3 ,
    \iReg_reg[1]_4 ,
    \iReg_reg[1]_5 ,
    \iReg_reg[1]_6 ,
    \iReg_reg[1]_7 ,
    \iReg_reg[1]_8 ,
    \iReg_reg[1]_9 ,
    \iReg_reg[1]_10 ,
    \iReg_reg[1]_11 ,
    \iReg_reg[1]_12 ,
    \iReg_reg[1]_13 ,
    \iReg_reg[1]_14 ,
    V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    Q,
    \iReg_reg[15] ,
    O9,
    iReg,
    clk,
    rst,
    V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2);
  output \iReg_reg[1] ;
  output \iReg_reg[1]_0 ;
  output \iReg_reg[1]_1 ;
  output \iReg_reg[1]_2 ;
  output \iReg_reg[1]_3 ;
  output \iReg_reg[1]_4 ;
  output \iReg_reg[1]_5 ;
  output \iReg_reg[1]_6 ;
  output \iReg_reg[1]_7 ;
  output \iReg_reg[1]_8 ;
  output \iReg_reg[1]_9 ;
  output \iReg_reg[1]_10 ;
  output \iReg_reg[1]_11 ;
  output \iReg_reg[1]_12 ;
  output \iReg_reg[1]_13 ;
  output \iReg_reg[1]_14 ;
  output [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [0:0]Q;
  input \iReg_reg[15] ;
  input [0:0]O9;
  input [6:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;

  wire [0:0]O9;
  wire [0:0]Q;
  wire [15:0]V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_0;
  wire VS_DSE_Solution_L1_n_1;
  wire VS_DSE_Solution_L1_n_10;
  wire VS_DSE_Solution_L1_n_11;
  wire VS_DSE_Solution_L1_n_12;
  wire VS_DSE_Solution_L1_n_13;
  wire VS_DSE_Solution_L1_n_14;
  wire VS_DSE_Solution_L1_n_15;
  wire VS_DSE_Solution_L1_n_2;
  wire VS_DSE_Solution_L1_n_3;
  wire VS_DSE_Solution_L1_n_32;
  wire VS_DSE_Solution_L1_n_4;
  wire VS_DSE_Solution_L1_n_5;
  wire VS_DSE_Solution_L1_n_6;
  wire VS_DSE_Solution_L1_n_7;
  wire VS_DSE_Solution_L1_n_8;
  wire VS_DSE_Solution_L1_n_9;
  wire VS_DSE_Solution_L2_n_0;
  wire VS_DSE_Solution_L2_n_1;
  wire VS_DSE_Solution_L2_n_10;
  wire VS_DSE_Solution_L2_n_11;
  wire VS_DSE_Solution_L2_n_12;
  wire VS_DSE_Solution_L2_n_13;
  wire VS_DSE_Solution_L2_n_14;
  wire VS_DSE_Solution_L2_n_15;
  wire VS_DSE_Solution_L2_n_16;
  wire VS_DSE_Solution_L2_n_2;
  wire VS_DSE_Solution_L2_n_3;
  wire VS_DSE_Solution_L2_n_4;
  wire VS_DSE_Solution_L2_n_5;
  wire VS_DSE_Solution_L2_n_6;
  wire VS_DSE_Solution_L2_n_7;
  wire VS_DSE_Solution_L2_n_8;
  wire VS_DSE_Solution_L2_n_9;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [6:0]iReg;
  wire \iReg_reg[15] ;
  wire \iReg_reg[1] ;
  wire \iReg_reg[1]_0 ;
  wire \iReg_reg[1]_1 ;
  wire \iReg_reg[1]_10 ;
  wire \iReg_reg[1]_11 ;
  wire \iReg_reg[1]_12 ;
  wire \iReg_reg[1]_13 ;
  wire \iReg_reg[1]_14 ;
  wire \iReg_reg[1]_2 ;
  wire \iReg_reg[1]_3 ;
  wire \iReg_reg[1]_4 ;
  wire \iReg_reg[1]_5 ;
  wire \iReg_reg[1]_6 ;
  wire \iReg_reg[1]_7 ;
  wire \iReg_reg[1]_8 ;
  wire \iReg_reg[1]_9 ;
  wire [15:0]inDataWire;
  wire rst;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0_58 VS_DSE_Solution_L0
       (.D(inDataWire),
        .O9(O9),
        .Q(Q),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn[31:16]),
        .gControlIn(gControlIn[1]),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .\iReg_reg[15]_0 ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .\iReg_reg[1] (\iReg_reg[1] ),
        .\iReg_reg[1]_0 (\iReg_reg[1]_0 ),
        .\iReg_reg[1]_1 (\iReg_reg[1]_1 ),
        .\iReg_reg[1]_10 (\iReg_reg[1]_10 ),
        .\iReg_reg[1]_11 (\iReg_reg[1]_11 ),
        .\iReg_reg[1]_12 (\iReg_reg[1]_12 ),
        .\iReg_reg[1]_13 (\iReg_reg[1]_13 ),
        .\iReg_reg[1]_14 (\iReg_reg[1]_14 ),
        .\iReg_reg[1]_2 (\iReg_reg[1]_2 ),
        .\iReg_reg[1]_3 (\iReg_reg[1]_3 ),
        .\iReg_reg[1]_4 (\iReg_reg[1]_4 ),
        .\iReg_reg[1]_5 (\iReg_reg[1]_5 ),
        .\iReg_reg[1]_6 (\iReg_reg[1]_6 ),
        .\iReg_reg[1]_7 (\iReg_reg[1]_7 ),
        .\iReg_reg[1]_8 (\iReg_reg[1]_8 ),
        .\iReg_reg[1]_9 (\iReg_reg[1]_9 ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1_59 VS_DSE_Solution_L1
       (.D(inDataWire),
        .O9(O9),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_3_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn({dataIn[47:32],dataIn[15:0]}),
        .\dataIn[1407] ({VS_DSE_Solution_L1_n_0,VS_DSE_Solution_L1_n_1,VS_DSE_Solution_L1_n_2,VS_DSE_Solution_L1_n_3,VS_DSE_Solution_L1_n_4,VS_DSE_Solution_L1_n_5,VS_DSE_Solution_L1_n_6,VS_DSE_Solution_L1_n_7,VS_DSE_Solution_L1_n_8,VS_DSE_Solution_L1_n_9,VS_DSE_Solution_L1_n_10,VS_DSE_Solution_L1_n_11,VS_DSE_Solution_L1_n_12,VS_DSE_Solution_L1_n_13,VS_DSE_Solution_L1_n_14,VS_DSE_Solution_L1_n_15}),
        .gControlIn({gControlIn[2],gControlIn[0]}),
        .iReg(iReg[5:2]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[10] (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[11] (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[12] (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[13] (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[14] (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[15] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[15]_0 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[1] (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[2] (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[3] (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[4] (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[5] (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[6] (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[7] (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[8] (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[9] (VS_DSE_Solution_L2_n_10),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L2 VS_DSE_Solution_L2
       (.O9(O9),
        .Q(VS_DSE_Solution_L1_n_32),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .iReg(iReg[6]),
        .\iReg_reg[0] (VS_DSE_Solution_L2_n_0),
        .\iReg_reg[0]_0 (VS_DSE_Solution_L2_n_1),
        .\iReg_reg[0]_1 (VS_DSE_Solution_L2_n_2),
        .\iReg_reg[0]_10 (VS_DSE_Solution_L2_n_11),
        .\iReg_reg[0]_11 (VS_DSE_Solution_L2_n_12),
        .\iReg_reg[0]_12 (VS_DSE_Solution_L2_n_13),
        .\iReg_reg[0]_13 (VS_DSE_Solution_L2_n_14),
        .\iReg_reg[0]_14 (VS_DSE_Solution_L2_n_15),
        .\iReg_reg[0]_15 (VS_DSE_Solution_L2_n_16),
        .\iReg_reg[0]_2 (VS_DSE_Solution_L2_n_3),
        .\iReg_reg[0]_3 (VS_DSE_Solution_L2_n_4),
        .\iReg_reg[0]_4 (VS_DSE_Solution_L2_n_5),
        .\iReg_reg[0]_5 (VS_DSE_Solution_L2_n_6),
        .\iReg_reg[0]_6 (VS_DSE_Solution_L2_n_7),
        .\iReg_reg[0]_7 (VS_DSE_Solution_L2_n_8),
        .\iReg_reg[0]_8 (VS_DSE_Solution_L2_n_9),
        .\iReg_reg[0]_9 (VS_DSE_Solution_L2_n_10),
        .rst(rst));
endmodule

(* ORIG_REF_NAME = "VSTop" *) 
module MEMDesign_ArrayTop_0_0_VSTop_46
   (V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    gControlIn,
    dataIn,
    O11,
    iReg,
    clk,
    rst,
    V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2,
    \iReg_reg[15] );
  output [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input [2:0]gControlIn;
  input [47:0]dataIn;
  input [0:0]O11;
  input [4:0]iReg;
  input clk;
  input rst;
  input [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  input \iReg_reg[15] ;

  wire [0:0]O11;
  wire [15:0]V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire [15:0]V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2;
  wire VS_DSE_Solution_L1_n_2;
  wire clk;
  wire [47:0]dataIn;
  wire [2:0]gControlIn;
  wire [4:0]iReg;
  wire \iReg_reg[15] ;
  wire rst;
  wire [1:0]sel;

  MEMDesign_ArrayTop_0_0_DSE_Solution_L0 VS_DSE_Solution_L0
       (.O11(O11),
        .Q({sel,VS_DSE_Solution_L1_n_2}),
        .V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V4_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2(V5_4_VSTop_VS_DSE_Solution_L1_t3_In0_2),
        .clk(clk),
        .dataIn(dataIn),
        .gControlIn(gControlIn),
        .iReg(iReg[1:0]),
        .\iReg_reg[15] (\iReg_reg[15] ),
        .rst(rst));
  MEMDesign_ArrayTop_0_0_DSE_Solution_L1 VS_DSE_Solution_L1
       (.O11(O11),
        .Q({sel,VS_DSE_Solution_L1_n_2}),
        .clk(clk),
        .iReg(iReg[4:2]),
        .rst(rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
