A pipelined version of MIPS implemented using VHDL

Team members
Moaz Abdeljalil Salah
Nour Fares
Hadeer Ibrahim
Yasmeen Emad
Eman Mahmoud
All students at Benha Faculty of Enfineering with a double major in communication and computer engineering
