module siso(clock,reset,s_in,s_out);

	input clock,reset;
	input s_in;
	output s_out;
	reg [3:0]temp;

always@(posedge clock)

	begin
		if(reset)
		temp<=4'b0000;
		else
		temp[3] <= s_in;
		temp[2] <= temp[3];
		temp[1] <= temp[2];
		temp[0] <= temp[1];
	end

	assign s_out=temp[0];
endmodule
