#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Dec  4 16:05:35 2018
# Process ID: 6964
# Current directory: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1
# Command line: vivado.exe -log sonar.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sonar.tcl -notrace
# Log file: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar.vdi
# Journal file: D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sonar.tcl -notrace
Command: link_design -top sonar -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'transmit_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_debug'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TxD'. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.srcs/constrs_1/imports/Desktop/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 566.395 ; gain = 318.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 578.652 ; gain = 12.258

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 151f3e53f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.930 ; gain = 555.277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 151f3e53f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 151f3e53f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 177657af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 177657af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1455e758e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1455e758e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1133.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1455e758e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1133.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1455e758e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1133.930 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1455e758e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.930 ; gain = 567.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1133.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sonar_drc_opted.rpt -pb sonar_drc_opted.pb -rpx sonar_drc_opted.rpx
Command: report_drc -file sonar_drc_opted.rpt -pb sonar_drc_opted.pb -rpx sonar_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/xilinix18/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.930 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.930 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11346f72b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1133.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.930 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8819c53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1646aa8b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1646aa8b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.309 ; gain = 2.379
Phase 1 Placer Initialization | Checksum: 1646aa8b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16a5f4511

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.309 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d71e7c7e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.309 ; gain = 2.379
Phase 2 Global Placement | Checksum: 1b201e4fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b201e4fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9b5980d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 53424a15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 53424a15

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1218da07f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15f457280

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f457280

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379
Phase 3 Detail Placement | Checksum: 15f457280

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.309 ; gain = 2.379

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2661f42eb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2661f42eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.112. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a1492b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535
Phase 4.1 Post Commit Optimization | Checksum: 1a1492b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1492b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a1492b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f2b6ce02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f2b6ce02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535
Ending Placer Task | Checksum: dcc33b88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.465 ; gain = 23.535
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.465 ; gain = 23.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1165.078 ; gain = 7.613
INFO: [Common 17-1381] The checkpoint 'D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sonar_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1165.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sonar_utilization_placed.rpt -pb sonar_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1165.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sonar_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1165.078 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb5a92ea ConstDB: 0 ShapeSum: 1168a89e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f36a0954

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.824 ; gain = 95.746
Post Restoration Checksum: NetGraph: 8dad378d NumContArr: 65bcd1c7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f36a0954

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.824 ; gain = 95.746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f36a0954

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1266.816 ; gain = 101.738

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f36a0954

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1266.816 ; gain = 101.738
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2210c41e0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.063  | TNS=0.000  | WHS=-0.080 | THS=-0.606 |

Phase 2 Router Initialization | Checksum: 23c8fd2b7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1024af600

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19b627b46

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
Phase 4 Rip-up And Reroute | Checksum: 19b627b46

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2016d9962

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.354  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2016d9962

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2016d9962

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
Phase 5 Delay and Skew Optimization | Checksum: 2016d9962

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2384b50d6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.354  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ea443d7b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1270.785 ; gain = 105.707
Phase 6 Post Hold Fix | Checksum: 1ea443d7b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.031093 %
  Global Horizontal Routing Utilization  = 0.0179594 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 290b3bc19

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1270.785 ; gain = 105.707

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 290b3bc19

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1271.086 ; gain = 106.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2351153a0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1271.086 ; gain = 106.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.354  | TNS=0.000  | WHS=0.176  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2351153a0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1271.086 ; gain = 106.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1271.086 ; gain = 106.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1271.086 ; gain = 106.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1271.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sonar_drc_routed.rpt -pb sonar_drc_routed.pb -rpx sonar_drc_routed.rpx
Command: report_drc -file sonar_drc_routed.rpt -pb sonar_drc_routed.pb -rpx sonar_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sonar_methodology_drc_routed.rpt -pb sonar_methodology_drc_routed.pb -rpx sonar_methodology_drc_routed.rpx
Command: report_methodology -file sonar_methodology_drc_routed.rpt -pb sonar_methodology_drc_routed.pb -rpx sonar_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/fpga/xilinix18/projects/sonar7seg/sonar7seg.runs/impl_1/sonar_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sonar_power_routed.rpt -pb sonar_power_summary_routed.pb -rpx sonar_power_routed.rpx
Command: report_power -file sonar_power_routed.rpt -pb sonar_power_summary_routed.pb -rpx sonar_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 30 Warnings, 30 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sonar_route_status.rpt -pb sonar_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sonar_timing_summary_routed.rpt -pb sonar_timing_summary_routed.pb -rpx sonar_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sonar_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sonar_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sonar_bus_skew_routed.rpt -pb sonar_bus_skew_routed.pb -rpx sonar_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 16:07:42 2018...
