
front.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b020  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001dc  20000000  0000b020  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000021d8  200001dc  0000b1fc  000201dc  2**2
                  ALLOC
  3 .stack        00002004  200023b4  0000d3d4  000201dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  5 .comment      0000008c  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
  6 .debug_info   000680eb  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00008b29  00000000  00000000  0008837b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e94c  00000000  00000000  00090ea4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cc8  00000000  00000000  0009f7f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000014c0  00000000  00000000  000a04b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002329b  00000000  00000000  000a1978  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001e7c7  00000000  00000000  000c4c13  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008a601  00000000  00000000  000e33da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002fa0  00000000  00000000  0016d9dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 43 00 20 09 2c 00 00 05 2c 00 00 05 2c 00 00     .C. .,...,...,..
	...
      2c:	05 2c 00 00 00 00 00 00 00 00 00 00 05 2c 00 00     .,...........,..
      3c:	05 2c 00 00 05 2c 00 00 05 2c 00 00 05 2c 00 00     .,...,...,...,..
      4c:	05 2c 00 00 49 0f 00 00 05 2c 00 00 05 2c 00 00     .,..I....,...,..
      5c:	05 2c 00 00 05 2c 00 00 35 15 00 00 45 15 00 00     .,...,..5...E...
      6c:	55 15 00 00 65 15 00 00 75 15 00 00 85 15 00 00     U...e...u.......
      7c:	65 09 00 00 75 09 00 00 85 09 00 00 e5 28 00 00     e...u........(..
      8c:	f5 28 00 00 05 29 00 00 00 00 00 00 00 00 00 00     .(...)..........
      9c:	05 2c 00 00 05 2c 00 00 00 00 00 00 05 2c 00 00     .,...,.......,..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001dc 	.word	0x200001dc
      d4:	00000000 	.word	0x00000000
      d8:	0000b020 	.word	0x0000b020

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001e0 	.word	0x200001e0
     108:	0000b020 	.word	0x0000b020
     10c:	0000b020 	.word	0x0000b020
     110:	00000000 	.word	0x00000000

00000114 <artist_init_maze>:
* Created: 4/8/2017 6:38:36 PM
*  Author: credtiger96, Acka, Kyle  
*/
#include "Maze.h"
void artist_init_maze (void) {
	artist_front.maze_status = STOP;
     114:	2303      	movs	r3, #3
     116:	22d9      	movs	r2, #217	; 0xd9
     118:	4902      	ldr	r1, [pc, #8]	; (124 <artist_init_maze+0x10>)
     11a:	548b      	strb	r3, [r1, r2]
	past_distance.direction = STOP;
     11c:	4a02      	ldr	r2, [pc, #8]	; (128 <artist_init_maze+0x14>)
     11e:	7013      	strb	r3, [r2, #0]
}
     120:	4770      	bx	lr
     122:	46c0      	nop			; (mov r8, r8)
     124:	200008c4 	.word	0x200008c4
     128:	20002210 	.word	0x20002210

0000012c <artist_do_maze>:
	else if(artist_front.maze_status == LEFT) printf("%s\n", "LEFT\0");
	else if(artist_front.maze_status == RIGHT) printf("%s\n", "RIGH\0");
	else printf("%s\n", "BACK\0");
}
*/
void artist_do_maze (void) {
     12c:	b570      	push	{r4, r5, r6, lr}
	if(past_distance.direction == RIGHT || past_distance.direction == LEFT){
     12e:	4b57      	ldr	r3, [pc, #348]	; (28c <artist_do_maze+0x160>)
     130:	781b      	ldrb	r3, [r3, #0]
     132:	3b01      	subs	r3, #1
     134:	2b01      	cmp	r3, #1
     136:	d91e      	bls.n	176 <artist_do_maze+0x4a>
		artist_front.maze_status = STRAIGHT;
	}
	else if(artist_front.center_distance < MAZE_FRONT_WALL_EXIST_DETERMINATE){
     138:	23cc      	movs	r3, #204	; 0xcc
     13a:	4a55      	ldr	r2, [pc, #340]	; (290 <artist_do_maze+0x164>)
     13c:	58d4      	ldr	r4, [r2, r3]
     13e:	4955      	ldr	r1, [pc, #340]	; (294 <artist_do_maze+0x168>)
     140:	1c20      	adds	r0, r4, #0
     142:	4b55      	ldr	r3, [pc, #340]	; (298 <artist_do_maze+0x16c>)
     144:	4798      	blx	r3
     146:	2800      	cmp	r0, #0
     148:	d02e      	beq.n	1a8 <artist_do_maze+0x7c>
		artist_front.maze_status = LEFT;
     14a:	2101      	movs	r1, #1
     14c:	23d9      	movs	r3, #217	; 0xd9
     14e:	4a50      	ldr	r2, [pc, #320]	; (290 <artist_do_maze+0x164>)
     150:	54d1      	strb	r1, [r2, r3]
	}
	else{
		artist_front.maze_status = STRAIGHT;
	}
	
	past_distance.direction = artist_front.maze_status;
     152:	4b4e      	ldr	r3, [pc, #312]	; (28c <artist_do_maze+0x160>)
     154:	484e      	ldr	r0, [pc, #312]	; (290 <artist_do_maze+0x164>)
     156:	22d9      	movs	r2, #217	; 0xd9
     158:	5c82      	ldrb	r2, [r0, r2]
     15a:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     15c:	22d0      	movs	r2, #208	; 0xd0
     15e:	5882      	ldr	r2, [r0, r2]
     160:	605a      	str	r2, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     162:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     164:	22d4      	movs	r2, #212	; 0xd4
     166:	5882      	ldr	r2, [r0, r2]
     168:	60da      	str	r2, [r3, #12]
	switch (artist_front.maze_status){
		case STRAIGHT :
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
		case LEFT :
		usart_write_buffer_job(&(artist_front.usart_instance), "ma\0\0\0", MAX_RX_BUFFER_LENGTH);
     16a:	3078      	adds	r0, #120	; 0x78
     16c:	2205      	movs	r2, #5
     16e:	494b      	ldr	r1, [pc, #300]	; (29c <artist_do_maze+0x170>)
     170:	4b4b      	ldr	r3, [pc, #300]	; (2a0 <artist_do_maze+0x174>)
     172:	4798      	blx	r3
		break;
     174:	e017      	b.n	1a6 <artist_do_maze+0x7a>
		artist_front.maze_status = STRAIGHT;
     176:	2100      	movs	r1, #0
     178:	23d9      	movs	r3, #217	; 0xd9
     17a:	4a45      	ldr	r2, [pc, #276]	; (290 <artist_do_maze+0x164>)
     17c:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     17e:	4b43      	ldr	r3, [pc, #268]	; (28c <artist_do_maze+0x160>)
     180:	4843      	ldr	r0, [pc, #268]	; (290 <artist_do_maze+0x164>)
     182:	22d9      	movs	r2, #217	; 0xd9
     184:	5c82      	ldrb	r2, [r0, r2]
     186:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     188:	22d0      	movs	r2, #208	; 0xd0
     18a:	5882      	ldr	r2, [r0, r2]
     18c:	605a      	str	r2, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     18e:	22cc      	movs	r2, #204	; 0xcc
     190:	5882      	ldr	r2, [r0, r2]
     192:	609a      	str	r2, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     194:	22d4      	movs	r2, #212	; 0xd4
     196:	5882      	ldr	r2, [r0, r2]
     198:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     19a:	3078      	adds	r0, #120	; 0x78
     19c:	2205      	movs	r2, #5
     19e:	493f      	ldr	r1, [pc, #252]	; (29c <artist_do_maze+0x170>)
     1a0:	3110      	adds	r1, #16
     1a2:	4b3f      	ldr	r3, [pc, #252]	; (2a0 <artist_do_maze+0x174>)
     1a4:	4798      	blx	r3
		break;
		case STOP :
		usart_write_buffer_job(&(artist_front.usart_instance), "m \0\0\0", MAX_RX_BUFFER_LENGTH);
		break;
	}
}
     1a6:	bd70      	pop	{r4, r5, r6, pc}
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND
     1a8:	23d0      	movs	r3, #208	; 0xd0
     1aa:	4a39      	ldr	r2, [pc, #228]	; (290 <artist_do_maze+0x164>)
     1ac:	58d5      	ldr	r5, [r2, r3]
     1ae:	493d      	ldr	r1, [pc, #244]	; (2a4 <artist_do_maze+0x178>)
     1b0:	1c28      	adds	r0, r5, #0
     1b2:	4b39      	ldr	r3, [pc, #228]	; (298 <artist_do_maze+0x16c>)
     1b4:	4798      	blx	r3
     1b6:	2800      	cmp	r0, #0
     1b8:	d00c      	beq.n	1d4 <artist_do_maze+0xa8>
		&& artist_front.right_distance < MAZE_RIGHT_DISTANCE_UPPERBOUND){
     1ba:	493b      	ldr	r1, [pc, #236]	; (2a8 <artist_do_maze+0x17c>)
     1bc:	23d4      	movs	r3, #212	; 0xd4
     1be:	4a34      	ldr	r2, [pc, #208]	; (290 <artist_do_maze+0x164>)
     1c0:	58d0      	ldr	r0, [r2, r3]
     1c2:	4b35      	ldr	r3, [pc, #212]	; (298 <artist_do_maze+0x16c>)
     1c4:	4798      	blx	r3
     1c6:	2800      	cmp	r0, #0
     1c8:	d03b      	beq.n	242 <artist_do_maze+0x116>
		artist_front.maze_status = STRAIGHT;		
     1ca:	2100      	movs	r1, #0
     1cc:	23d9      	movs	r3, #217	; 0xd9
     1ce:	4a30      	ldr	r2, [pc, #192]	; (290 <artist_do_maze+0x164>)
     1d0:	54d1      	strb	r1, [r2, r3]
     1d2:	e7d4      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     1d4:	4935      	ldr	r1, [pc, #212]	; (2ac <artist_do_maze+0x180>)
     1d6:	1c28      	adds	r0, r5, #0
     1d8:	4b35      	ldr	r3, [pc, #212]	; (2b0 <artist_do_maze+0x184>)
     1da:	4798      	blx	r3
     1dc:	2800      	cmp	r0, #0
     1de:	d00c      	beq.n	1fa <artist_do_maze+0xce>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     1e0:	4932      	ldr	r1, [pc, #200]	; (2ac <artist_do_maze+0x180>)
     1e2:	23d4      	movs	r3, #212	; 0xd4
     1e4:	4a2a      	ldr	r2, [pc, #168]	; (290 <artist_do_maze+0x164>)
     1e6:	58d0      	ldr	r0, [r2, r3]
     1e8:	4b31      	ldr	r3, [pc, #196]	; (2b0 <artist_do_maze+0x184>)
     1ea:	4798      	blx	r3
     1ec:	2800      	cmp	r0, #0
     1ee:	d004      	beq.n	1fa <artist_do_maze+0xce>
		artist_front.maze_status = STRAIGHT;
     1f0:	2100      	movs	r1, #0
     1f2:	23d9      	movs	r3, #217	; 0xd9
     1f4:	4a26      	ldr	r2, [pc, #152]	; (290 <artist_do_maze+0x164>)
     1f6:	54d1      	strb	r1, [r2, r3]
     1f8:	e7c1      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance < MAZE_LEFT_DISTANCE_LOWERBOUND){
     1fa:	492a      	ldr	r1, [pc, #168]	; (2a4 <artist_do_maze+0x178>)
     1fc:	1c28      	adds	r0, r5, #0
     1fe:	4b26      	ldr	r3, [pc, #152]	; (298 <artist_do_maze+0x16c>)
     200:	4798      	blx	r3
     202:	2800      	cmp	r0, #0
     204:	d123      	bne.n	24e <artist_do_maze+0x122>
	else if(artist_front.right_distance > MAZE_RIGHT_DISTANCE_UPPERBOUND){
     206:	23d4      	movs	r3, #212	; 0xd4
     208:	4a21      	ldr	r2, [pc, #132]	; (290 <artist_do_maze+0x164>)
     20a:	58d6      	ldr	r6, [r2, r3]
     20c:	4926      	ldr	r1, [pc, #152]	; (2a8 <artist_do_maze+0x17c>)
     20e:	1c30      	adds	r0, r6, #0
     210:	4b27      	ldr	r3, [pc, #156]	; (2b0 <artist_do_maze+0x184>)
     212:	4798      	blx	r3
     214:	2800      	cmp	r0, #0
     216:	d004      	beq.n	222 <artist_do_maze+0xf6>
		artist_front.maze_status = RIGHT;
     218:	2102      	movs	r1, #2
     21a:	23d9      	movs	r3, #217	; 0xd9
     21c:	4a1c      	ldr	r2, [pc, #112]	; (290 <artist_do_maze+0x164>)
     21e:	54d1      	strb	r1, [r2, r3]
     220:	e019      	b.n	256 <artist_do_maze+0x12a>
	else if(artist_front.right_distance < MAZE_RIGHT_DISTANCE_LOWERBOUND){
     222:	4924      	ldr	r1, [pc, #144]	; (2b4 <artist_do_maze+0x188>)
     224:	1c30      	adds	r0, r6, #0
     226:	4b1c      	ldr	r3, [pc, #112]	; (298 <artist_do_maze+0x16c>)
     228:	4798      	blx	r3
     22a:	2800      	cmp	r0, #0
     22c:	d004      	beq.n	238 <artist_do_maze+0x10c>
		artist_front.maze_status = LEFT;
     22e:	2101      	movs	r1, #1
     230:	23d9      	movs	r3, #217	; 0xd9
     232:	4a17      	ldr	r2, [pc, #92]	; (290 <artist_do_maze+0x164>)
     234:	54d1      	strb	r1, [r2, r3]
     236:	e78c      	b.n	152 <artist_do_maze+0x26>
		artist_front.maze_status = STRAIGHT;
     238:	2100      	movs	r1, #0
     23a:	23d9      	movs	r3, #217	; 0xd9
     23c:	4a14      	ldr	r2, [pc, #80]	; (290 <artist_do_maze+0x164>)
     23e:	54d1      	strb	r1, [r2, r3]
     240:	e79d      	b.n	17e <artist_do_maze+0x52>
	else if(artist_front.left_distance > MAZE_NOTHING_LOWERBOUND 
     242:	491a      	ldr	r1, [pc, #104]	; (2ac <artist_do_maze+0x180>)
     244:	1c28      	adds	r0, r5, #0
     246:	4b1a      	ldr	r3, [pc, #104]	; (2b0 <artist_do_maze+0x184>)
     248:	4798      	blx	r3
     24a:	2800      	cmp	r0, #0
     24c:	d114      	bne.n	278 <artist_do_maze+0x14c>
		artist_front.maze_status = RIGHT;
     24e:	2102      	movs	r1, #2
     250:	23d9      	movs	r3, #217	; 0xd9
     252:	4a0f      	ldr	r2, [pc, #60]	; (290 <artist_do_maze+0x164>)
     254:	54d1      	strb	r1, [r2, r3]
	past_distance.direction = artist_front.maze_status;
     256:	4b0d      	ldr	r3, [pc, #52]	; (28c <artist_do_maze+0x160>)
     258:	480d      	ldr	r0, [pc, #52]	; (290 <artist_do_maze+0x164>)
     25a:	22d9      	movs	r2, #217	; 0xd9
     25c:	5c82      	ldrb	r2, [r0, r2]
     25e:	701a      	strb	r2, [r3, #0]
	past_distance.left_distance = artist_front.left_distance;
     260:	605d      	str	r5, [r3, #4]
	past_distance.center_distance = artist_front.center_distance;
     262:	609c      	str	r4, [r3, #8]
	past_distance.right_distance = artist_front.right_distance;
     264:	22d4      	movs	r2, #212	; 0xd4
     266:	5882      	ldr	r2, [r0, r2]
     268:	60da      	str	r2, [r3, #12]
		usart_write_buffer_job(&(artist_front.usart_instance), "md\0\0\0", MAX_RX_BUFFER_LENGTH);
     26a:	3078      	adds	r0, #120	; 0x78
     26c:	2205      	movs	r2, #5
     26e:	490b      	ldr	r1, [pc, #44]	; (29c <artist_do_maze+0x170>)
     270:	3108      	adds	r1, #8
     272:	4b0b      	ldr	r3, [pc, #44]	; (2a0 <artist_do_maze+0x174>)
     274:	4798      	blx	r3
		break;
     276:	e796      	b.n	1a6 <artist_do_maze+0x7a>
		&& artist_front.right_distance > MAZE_NOTHING_LOWERBOUND){
     278:	490c      	ldr	r1, [pc, #48]	; (2ac <artist_do_maze+0x180>)
     27a:	23d4      	movs	r3, #212	; 0xd4
     27c:	4a04      	ldr	r2, [pc, #16]	; (290 <artist_do_maze+0x164>)
     27e:	58d0      	ldr	r0, [r2, r3]
     280:	4b0b      	ldr	r3, [pc, #44]	; (2b0 <artist_do_maze+0x184>)
     282:	4798      	blx	r3
     284:	2800      	cmp	r0, #0
     286:	d1b3      	bne.n	1f0 <artist_do_maze+0xc4>
     288:	e7e1      	b.n	24e <artist_do_maze+0x122>
     28a:	46c0      	nop			; (mov r8, r8)
     28c:	20002210 	.word	0x20002210
     290:	200008c4 	.word	0x200008c4
     294:	41280000 	.word	0x41280000
     298:	00008279 	.word	0x00008279
     29c:	0000aa44 	.word	0x0000aa44
     2a0:	00001dcd 	.word	0x00001dcd
     2a4:	40e00000 	.word	0x40e00000
     2a8:	40d00000 	.word	0x40d00000
     2ac:	41a00000 	.word	0x41a00000
     2b0:	000082a1 	.word	0x000082a1
     2b4:	40200000 	.word	0x40200000

000002b8 <sendDonePKT>:
	}
	return true;
}

void sendDonePKT(NWK_DataReq_t *req) {
	sendBusy = false;
     2b8:	2200      	movs	r2, #0
     2ba:	4b01      	ldr	r3, [pc, #4]	; (2c0 <sendDonePKT+0x8>)
     2bc:	701a      	strb	r2, [r3, #0]
}
     2be:	4770      	bx	lr
     2c0:	200001f8 	.word	0x200001f8

000002c4 <sendLNOK>:

void sendLNOK(void) {
     2c4:	b510      	push	{r4, lr}
	if(sendBusy)
     2c6:	4b0b      	ldr	r3, [pc, #44]	; (2f4 <sendLNOK+0x30>)
     2c8:	781b      	ldrb	r3, [r3, #0]
     2ca:	2b00      	cmp	r3, #0
     2cc:	d000      	beq.n	2d0 <sendLNOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     2ce:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     2d0:	4809      	ldr	r0, [pc, #36]	; (2f8 <sendLNOK+0x34>)
     2d2:	330a      	adds	r3, #10
     2d4:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     2d6:	2401      	movs	r4, #1
     2d8:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     2da:	7344      	strb	r4, [r0, #13]
	appDataReq.data = lnok;
     2dc:	4b07      	ldr	r3, [pc, #28]	; (2fc <sendLNOK+0x38>)
     2de:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     2e0:	2305      	movs	r3, #5
     2e2:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     2e4:	4b06      	ldr	r3, [pc, #24]	; (300 <sendLNOK+0x3c>)
     2e6:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     2e8:	4b06      	ldr	r3, [pc, #24]	; (304 <sendLNOK+0x40>)
     2ea:	4798      	blx	r3
	sendBusy = true;
     2ec:	4b01      	ldr	r3, [pc, #4]	; (2f4 <sendLNOK+0x30>)
     2ee:	701c      	strb	r4, [r3, #0]
     2f0:	e7ed      	b.n	2ce <sendLNOK+0xa>
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	200001f8 	.word	0x200001f8
     2f8:	200009a0 	.word	0x200009a0
     2fc:	20002208 	.word	0x20002208
     300:	000002b9 	.word	0x000002b9
     304:	00002eb5 	.word	0x00002eb5

00000308 <sendNACK>:
void sendNACK(void) {
     308:	b510      	push	{r4, lr}
	if(sendBusy)
     30a:	4b0b      	ldr	r3, [pc, #44]	; (338 <sendNACK+0x30>)
     30c:	781b      	ldrb	r3, [r3, #0]
     30e:	2b00      	cmp	r3, #0
     310:	d000      	beq.n	314 <sendNACK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     312:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     314:	4809      	ldr	r0, [pc, #36]	; (33c <sendNACK+0x34>)
     316:	330a      	adds	r3, #10
     318:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     31a:	2401      	movs	r4, #1
     31c:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     31e:	7344      	strb	r4, [r0, #13]
	appDataReq.data = nack;
     320:	4b07      	ldr	r3, [pc, #28]	; (340 <sendNACK+0x38>)
     322:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     324:	2305      	movs	r3, #5
     326:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     328:	4b06      	ldr	r3, [pc, #24]	; (344 <sendNACK+0x3c>)
     32a:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     32c:	4b06      	ldr	r3, [pc, #24]	; (348 <sendNACK+0x40>)
     32e:	4798      	blx	r3
	sendBusy = true;
     330:	4b01      	ldr	r3, [pc, #4]	; (338 <sendNACK+0x30>)
     332:	701c      	strb	r4, [r3, #0]
     334:	e7ed      	b.n	312 <sendNACK+0xa>
     336:	46c0      	nop			; (mov r8, r8)
     338:	200001f8 	.word	0x200001f8
     33c:	200009a0 	.word	0x200009a0
     340:	20002224 	.word	0x20002224
     344:	000002b9 	.word	0x000002b9
     348:	00002eb5 	.word	0x00002eb5

0000034c <sendMDOK>:
void sendMDOK(void) {
     34c:	b510      	push	{r4, lr}
	if(sendBusy)
     34e:	4b0b      	ldr	r3, [pc, #44]	; (37c <sendMDOK+0x30>)
     350:	781b      	ldrb	r3, [r3, #0]
     352:	2b00      	cmp	r3, #0
     354:	d000      	beq.n	358 <sendMDOK+0xc>
	appDataReq.size = MAX_ACK_SIZE;
	appDataReq.confirm = sendDonePKT;
	NWK_DataReq(&appDataReq);
	
	sendBusy = true;
}
     356:	bd10      	pop	{r4, pc}
	appDataReq.dstAddr = ARTIST_GROUND_ADDR;
     358:	4809      	ldr	r0, [pc, #36]	; (380 <sendMDOK+0x34>)
     35a:	330a      	adds	r3, #10
     35c:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_ENDPOINT;
     35e:	2401      	movs	r4, #1
     360:	7304      	strb	r4, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
     362:	7344      	strb	r4, [r0, #13]
	appDataReq.data = mdok;
     364:	4b07      	ldr	r3, [pc, #28]	; (384 <sendMDOK+0x38>)
     366:	6103      	str	r3, [r0, #16]
	appDataReq.size = MAX_ACK_SIZE;
     368:	2305      	movs	r3, #5
     36a:	7503      	strb	r3, [r0, #20]
	appDataReq.confirm = sendDonePKT;
     36c:	4b06      	ldr	r3, [pc, #24]	; (388 <sendMDOK+0x3c>)
     36e:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
     370:	4b06      	ldr	r3, [pc, #24]	; (38c <sendMDOK+0x40>)
     372:	4798      	blx	r3
	sendBusy = true;
     374:	4b01      	ldr	r3, [pc, #4]	; (37c <sendMDOK+0x30>)
     376:	701c      	strb	r4, [r3, #0]
     378:	e7ed      	b.n	356 <sendMDOK+0xa>
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	200001f8 	.word	0x200001f8
     380:	200009a0 	.word	0x200009a0
     384:	200009c0 	.word	0x200009c0
     388:	000002b9 	.word	0x000002b9
     38c:	00002eb5 	.word	0x00002eb5

00000390 <artist_radio_configure>:
void artist_radio_configure() {
     390:	b570      	push	{r4, r5, r6, lr}
	strcpy(nack, "NACK\0");
     392:	4c0c      	ldr	r4, [pc, #48]	; (3c4 <artist_radio_configure+0x34>)
     394:	2205      	movs	r2, #5
     396:	0021      	movs	r1, r4
     398:	480b      	ldr	r0, [pc, #44]	; (3c8 <artist_radio_configure+0x38>)
     39a:	4d0c      	ldr	r5, [pc, #48]	; (3cc <artist_radio_configure+0x3c>)
     39c:	47a8      	blx	r5
	strcpy(lnok, "LNOK\0");
     39e:	0021      	movs	r1, r4
     3a0:	3108      	adds	r1, #8
     3a2:	2205      	movs	r2, #5
     3a4:	480a      	ldr	r0, [pc, #40]	; (3d0 <artist_radio_configure+0x40>)
     3a6:	47a8      	blx	r5
	strcpy(mdok, "MDOK\0");
     3a8:	0021      	movs	r1, r4
     3aa:	3110      	adds	r1, #16
     3ac:	2205      	movs	r2, #5
     3ae:	4809      	ldr	r0, [pc, #36]	; (3d4 <artist_radio_configure+0x44>)
     3b0:	47a8      	blx	r5
	receivedLine = 0;
     3b2:	2300      	movs	r3, #0
     3b4:	4a08      	ldr	r2, [pc, #32]	; (3d8 <artist_radio_configure+0x48>)
     3b6:	6013      	str	r3, [r2, #0]
	sendBusy = false;
     3b8:	4a08      	ldr	r2, [pc, #32]	; (3dc <artist_radio_configure+0x4c>)
     3ba:	7013      	strb	r3, [r2, #0]
	my_state = RECVMODE;
     3bc:	4a08      	ldr	r2, [pc, #32]	; (3e0 <artist_radio_configure+0x50>)
     3be:	7013      	strb	r3, [r2, #0]
}
     3c0:	bd70      	pop	{r4, r5, r6, pc}
     3c2:	46c0      	nop			; (mov r8, r8)
     3c4:	0000aa78 	.word	0x0000aa78
     3c8:	20002224 	.word	0x20002224
     3cc:	00005411 	.word	0x00005411
     3d0:	20002208 	.word	0x20002208
     3d4:	200009c0 	.word	0x200009c0
     3d8:	20002220 	.word	0x20002220
     3dc:	200001f8 	.word	0x200001f8
     3e0:	20002206 	.word	0x20002206

000003e4 <handle_recvMode>:
void handle_recvMode(NWK_DataInd_t *ind) {
     3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3e6:	6883      	ldr	r3, [r0, #8]
     3e8:	781a      	ldrb	r2, [r3, #0]
     3ea:	2a01      	cmp	r2, #1
     3ec:	d000      	beq.n	3f0 <handle_recvMode+0xc>
}
     3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(ind->data[0] == 0x01 && ind->data[1] == 0x02) {
     3f0:	785a      	ldrb	r2, [r3, #1]
     3f2:	2a02      	cmp	r2, #2
     3f4:	d1fb      	bne.n	3ee <handle_recvMode+0xa>
		switch(ind->data[4]) { 
     3f6:	791a      	ldrb	r2, [r3, #4]
     3f8:	2a04      	cmp	r2, #4
     3fa:	d843      	bhi.n	484 <handle_recvMode+0xa0>
     3fc:	0093      	lsls	r3, r2, #2
     3fe:	4a2d      	ldr	r2, [pc, #180]	; (4b4 <handle_recvMode+0xd0>)
     400:	58d3      	ldr	r3, [r2, r3]
     402:	469f      	mov	pc, r3
				printf("STOP (WAIT)");
     404:	482c      	ldr	r0, [pc, #176]	; (4b8 <handle_recvMode+0xd4>)
     406:	4b2d      	ldr	r3, [pc, #180]	; (4bc <handle_recvMode+0xd8>)
     408:	4798      	blx	r3
				artist_front.state = WAIT;  
     40a:	2100      	movs	r1, #0
     40c:	23d8      	movs	r3, #216	; 0xd8
     40e:	4a2c      	ldr	r2, [pc, #176]	; (4c0 <handle_recvMode+0xdc>)
     410:	54d1      	strb	r1, [r2, r3]
     412:	2432      	movs	r4, #50	; 0x32
								usart_write_buffer_job(
     414:	4d2b      	ldr	r5, [pc, #172]	; (4c4 <handle_recvMode+0xe0>)
     416:	3518      	adds	r5, #24
     418:	4f2b      	ldr	r7, [pc, #172]	; (4c8 <handle_recvMode+0xe4>)
     41a:	4e2c      	ldr	r6, [pc, #176]	; (4cc <handle_recvMode+0xe8>)
     41c:	2205      	movs	r2, #5
     41e:	0029      	movs	r1, r5
     420:	0038      	movs	r0, r7
     422:	47b0      	blx	r6
     424:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     426:	2c00      	cmp	r4, #0
     428:	d1f8      	bne.n	41c <handle_recvMode+0x38>
				SYS_TimerStart(&sendM);
     42a:	4829      	ldr	r0, [pc, #164]	; (4d0 <handle_recvMode+0xec>)
     42c:	4b29      	ldr	r3, [pc, #164]	; (4d4 <handle_recvMode+0xf0>)
     42e:	4798      	blx	r3
				break;
     430:	e7dd      	b.n	3ee <handle_recvMode+0xa>
				printf("1\n"); 
     432:	4829      	ldr	r0, [pc, #164]	; (4d8 <handle_recvMode+0xf4>)
     434:	4b29      	ldr	r3, [pc, #164]	; (4dc <handle_recvMode+0xf8>)
     436:	4798      	blx	r3
				break;
     438:	e7d9      	b.n	3ee <handle_recvMode+0xa>
				printf("DRAW MODE\n");
     43a:	4829      	ldr	r0, [pc, #164]	; (4e0 <handle_recvMode+0xfc>)
     43c:	4b27      	ldr	r3, [pc, #156]	; (4dc <handle_recvMode+0xf8>)
     43e:	4798      	blx	r3
				my_state = RECVFRAME;
     440:	2201      	movs	r2, #1
     442:	4b28      	ldr	r3, [pc, #160]	; (4e4 <handle_recvMode+0x100>)
     444:	701a      	strb	r2, [r3, #0]
				artist_front.state = WAIT;
     446:	2100      	movs	r1, #0
     448:	23d8      	movs	r3, #216	; 0xd8
     44a:	4a1d      	ldr	r2, [pc, #116]	; (4c0 <handle_recvMode+0xdc>)
     44c:	54d1      	strb	r1, [r2, r3]
     44e:	240a      	movs	r4, #10
				usart_write_buffer_job(
     450:	4d1c      	ldr	r5, [pc, #112]	; (4c4 <handle_recvMode+0xe0>)
     452:	3518      	adds	r5, #24
     454:	4f1c      	ldr	r7, [pc, #112]	; (4c8 <handle_recvMode+0xe4>)
     456:	4e1d      	ldr	r6, [pc, #116]	; (4cc <handle_recvMode+0xe8>)
     458:	2205      	movs	r2, #5
     45a:	0029      	movs	r1, r5
     45c:	0038      	movs	r0, r7
     45e:	47b0      	blx	r6
     460:	3c01      	subs	r4, #1
				for (int i =0 ; i < 10; i ++)
     462:	2c00      	cmp	r4, #0
     464:	d1f8      	bne.n	458 <handle_recvMode+0x74>
				SYS_TimerStart(&sendM);
     466:	481a      	ldr	r0, [pc, #104]	; (4d0 <handle_recvMode+0xec>)
     468:	4b1a      	ldr	r3, [pc, #104]	; (4d4 <handle_recvMode+0xf0>)
     46a:	4798      	blx	r3
				break;
     46c:	e7bf      	b.n	3ee <handle_recvMode+0xa>
				printf("MAZE MODE\n");
     46e:	481e      	ldr	r0, [pc, #120]	; (4e8 <handle_recvMode+0x104>)
     470:	4b1a      	ldr	r3, [pc, #104]	; (4dc <handle_recvMode+0xf8>)
     472:	4798      	blx	r3
				artist_front.state = DOING_MAZE; 
     474:	2101      	movs	r1, #1
     476:	23d8      	movs	r3, #216	; 0xd8
     478:	4a11      	ldr	r2, [pc, #68]	; (4c0 <handle_recvMode+0xdc>)
     47a:	54d1      	strb	r1, [r2, r3]
				SYS_TimerStart(&sendM);
     47c:	4814      	ldr	r0, [pc, #80]	; (4d0 <handle_recvMode+0xec>)
     47e:	4b15      	ldr	r3, [pc, #84]	; (4d4 <handle_recvMode+0xf0>)
     480:	4798      	blx	r3
				break;	
     482:	e7b4      	b.n	3ee <handle_recvMode+0xa>
				printf("unknowm message (WAIT)");
     484:	4819      	ldr	r0, [pc, #100]	; (4ec <handle_recvMode+0x108>)
     486:	4b0d      	ldr	r3, [pc, #52]	; (4bc <handle_recvMode+0xd8>)
     488:	4798      	blx	r3
				artist_front.state = WAIT;
     48a:	2100      	movs	r1, #0
     48c:	23d8      	movs	r3, #216	; 0xd8
     48e:	4a0c      	ldr	r2, [pc, #48]	; (4c0 <handle_recvMode+0xdc>)
     490:	54d1      	strb	r1, [r2, r3]
     492:	2432      	movs	r4, #50	; 0x32
				usart_write_buffer_job(
     494:	4d0b      	ldr	r5, [pc, #44]	; (4c4 <handle_recvMode+0xe0>)
     496:	3518      	adds	r5, #24
     498:	4f0b      	ldr	r7, [pc, #44]	; (4c8 <handle_recvMode+0xe4>)
     49a:	4e0c      	ldr	r6, [pc, #48]	; (4cc <handle_recvMode+0xe8>)
     49c:	2205      	movs	r2, #5
     49e:	0029      	movs	r1, r5
     4a0:	0038      	movs	r0, r7
     4a2:	47b0      	blx	r6
     4a4:	3c01      	subs	r4, #1
				for (int i =0 ; i < 50; i ++)
     4a6:	2c00      	cmp	r4, #0
     4a8:	d1f8      	bne.n	49c <handle_recvMode+0xb8>
				printf("undefined message\n");
     4aa:	4811      	ldr	r0, [pc, #68]	; (4f0 <handle_recvMode+0x10c>)
     4ac:	4b0b      	ldr	r3, [pc, #44]	; (4dc <handle_recvMode+0xf8>)
     4ae:	4798      	blx	r3
}
     4b0:	e79d      	b.n	3ee <handle_recvMode+0xa>
     4b2:	46c0      	nop			; (mov r8, r8)
     4b4:	0000aa64 	.word	0x0000aa64
     4b8:	0000aaa4 	.word	0x0000aaa4
     4bc:	00005d15 	.word	0x00005d15
     4c0:	200008c4 	.word	0x200008c4
     4c4:	0000aa78 	.word	0x0000aa78
     4c8:	2000093c 	.word	0x2000093c
     4cc:	00001dcd 	.word	0x00001dcd
     4d0:	20000210 	.word	0x20000210
     4d4:	00004365 	.word	0x00004365
     4d8:	0000aab0 	.word	0x0000aab0
     4dc:	00005e31 	.word	0x00005e31
     4e0:	0000aab4 	.word	0x0000aab4
     4e4:	20002206 	.word	0x20002206
     4e8:	0000aac0 	.word	0x0000aac0
     4ec:	0000aacc 	.word	0x0000aacc
     4f0:	0000aae4 	.word	0x0000aae4

000004f4 <handle_recvFrame>:
void handle_recvFrame(NWK_DataInd_t *ind) {
     4f4:	b510      	push	{r4, lr}
	image_frame.height = ind->data[0];
     4f6:	6883      	ldr	r3, [r0, #8]
     4f8:	7819      	ldrb	r1, [r3, #0]
     4fa:	4c0c      	ldr	r4, [pc, #48]	; (52c <handle_recvFrame+0x38>)
     4fc:	7021      	strb	r1, [r4, #0]
	image_frame.width = ind->data[1];	
     4fe:	785a      	ldrb	r2, [r3, #1]
     500:	7062      	strb	r2, [r4, #1]
	printf("%d %d\n", image_frame.height, image_frame.width);
     502:	480b      	ldr	r0, [pc, #44]	; (530 <handle_recvFrame+0x3c>)
     504:	4b0b      	ldr	r3, [pc, #44]	; (534 <handle_recvFrame+0x40>)
     506:	4798      	blx	r3
	if(image_frame.height == 30 || image_frame.width == 30) {
     508:	7823      	ldrb	r3, [r4, #0]
     50a:	2b1e      	cmp	r3, #30
     50c:	d007      	beq.n	51e <handle_recvFrame+0x2a>
     50e:	4b07      	ldr	r3, [pc, #28]	; (52c <handle_recvFrame+0x38>)
     510:	785b      	ldrb	r3, [r3, #1]
     512:	2b1e      	cmp	r3, #30
     514:	d003      	beq.n	51e <handle_recvFrame+0x2a>
	receivedLine = 0;
     516:	2200      	movs	r2, #0
     518:	4b07      	ldr	r3, [pc, #28]	; (538 <handle_recvFrame+0x44>)
     51a:	601a      	str	r2, [r3, #0]
}
     51c:	bd10      	pop	{r4, pc}
		SYS_TimerStart(&sendL);		my_state = RECVLINE;
     51e:	4807      	ldr	r0, [pc, #28]	; (53c <handle_recvFrame+0x48>)
     520:	4b07      	ldr	r3, [pc, #28]	; (540 <handle_recvFrame+0x4c>)
     522:	4798      	blx	r3
     524:	2202      	movs	r2, #2
     526:	4b07      	ldr	r3, [pc, #28]	; (544 <handle_recvFrame+0x50>)
     528:	701a      	strb	r2, [r3, #0]
     52a:	e7f4      	b.n	516 <handle_recvFrame+0x22>
     52c:	200008c0 	.word	0x200008c0
     530:	0000aa98 	.word	0x0000aa98
     534:	00005d15 	.word	0x00005d15
     538:	20002220 	.word	0x20002220
     53c:	200001fc 	.word	0x200001fc
     540:	00004365 	.word	0x00004365
     544:	20002206 	.word	0x20002206

00000548 <handle_recvLine>:
void handle_recvLine(NWK_DataInd_t *ind) {
     548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     54a:	46ce      	mov	lr, r9
     54c:	4647      	mov	r7, r8
     54e:	b580      	push	{r7, lr}
	int packet_num = ind->data[0];
     550:	6883      	ldr	r3, [r0, #8]
     552:	781c      	ldrb	r4, [r3, #0]
     554:	0161      	lsls	r1, r4, #5
     556:	1b09      	subs	r1, r1, r4
     558:	4b22      	ldr	r3, [pc, #136]	; (5e4 <handle_recvLine+0x9c>)
     55a:	18c9      	adds	r1, r1, r3
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     55c:	2300      	movs	r3, #0
		r_data[packet_num][i] = ind->data[i];
     55e:	6882      	ldr	r2, [r0, #8]
     560:	5cd2      	ldrb	r2, [r2, r3]
     562:	54ca      	strb	r2, [r1, r3]
	for(int i = 0; i<MAX_FRAME_SIZE + 1; i++) {
     564:	3301      	adds	r3, #1
     566:	2b1f      	cmp	r3, #31
     568:	d1f9      	bne.n	55e <handle_recvLine+0x16>
	if(packet_num == receivedLine) {
     56a:	4b1f      	ldr	r3, [pc, #124]	; (5e8 <handle_recvLine+0xa0>)
     56c:	681b      	ldr	r3, [r3, #0]
     56e:	429c      	cmp	r4, r3
     570:	d00c      	beq.n	58c <handle_recvLine+0x44>
	else if(packet_num == receivedLine - 1) {
     572:	3b01      	subs	r3, #1
     574:	429c      	cmp	r4, r3
     576:	d011      	beq.n	59c <handle_recvLine+0x54>
	if(receivedLine == image_frame.height) {
     578:	4b1c      	ldr	r3, [pc, #112]	; (5ec <handle_recvLine+0xa4>)
     57a:	781b      	ldrb	r3, [r3, #0]
     57c:	4a1a      	ldr	r2, [pc, #104]	; (5e8 <handle_recvLine+0xa0>)
     57e:	6812      	ldr	r2, [r2, #0]
     580:	4293      	cmp	r3, r2
     582:	d00f      	beq.n	5a4 <handle_recvLine+0x5c>
}
     584:	bc0c      	pop	{r2, r3}
     586:	4690      	mov	r8, r2
     588:	4699      	mov	r9, r3
     58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYS_TimerStart(&sendL);
     58c:	4818      	ldr	r0, [pc, #96]	; (5f0 <handle_recvLine+0xa8>)
     58e:	4b19      	ldr	r3, [pc, #100]	; (5f4 <handle_recvLine+0xac>)
     590:	4798      	blx	r3
		receivedLine++;
     592:	4a15      	ldr	r2, [pc, #84]	; (5e8 <handle_recvLine+0xa0>)
     594:	6813      	ldr	r3, [r2, #0]
     596:	3301      	adds	r3, #1
     598:	6013      	str	r3, [r2, #0]
     59a:	e7ed      	b.n	578 <handle_recvLine+0x30>
		SYS_TimerStart(&sendN);
     59c:	4816      	ldr	r0, [pc, #88]	; (5f8 <handle_recvLine+0xb0>)
     59e:	4b15      	ldr	r3, [pc, #84]	; (5f4 <handle_recvLine+0xac>)
     5a0:	4798      	blx	r3
     5a2:	e7e9      	b.n	578 <handle_recvLine+0x30>
		my_state = RECVMODE;
     5a4:	2100      	movs	r1, #0
     5a6:	4a15      	ldr	r2, [pc, #84]	; (5fc <handle_recvLine+0xb4>)
     5a8:	7011      	strb	r1, [r2, #0]
		for(int i = 0; i<image_frame.height; i++) {
     5aa:	2b00      	cmp	r3, #0
     5ac:	ddea      	ble.n	584 <handle_recvLine+0x3c>
     5ae:	4c0d      	ldr	r4, [pc, #52]	; (5e4 <handle_recvLine+0x9c>)
     5b0:	2300      	movs	r3, #0
     5b2:	4698      	mov	r8, r3
				printf("%2d", r_data[i][j]);
     5b4:	4e12      	ldr	r6, [pc, #72]	; (600 <handle_recvLine+0xb8>)
     5b6:	4f13      	ldr	r7, [pc, #76]	; (604 <handle_recvLine+0xbc>)
			printf("\n");
     5b8:	4b13      	ldr	r3, [pc, #76]	; (608 <handle_recvLine+0xc0>)
     5ba:	4699      	mov	r9, r3
     5bc:	0025      	movs	r5, r4
     5be:	351f      	adds	r5, #31
				printf("%2d", r_data[i][j]);
     5c0:	7821      	ldrb	r1, [r4, #0]
     5c2:	0030      	movs	r0, r6
     5c4:	47b8      	blx	r7
     5c6:	3401      	adds	r4, #1
			for(int j = 0; j<MAX_FRAME_SIZE + 1; j++) {
     5c8:	42ac      	cmp	r4, r5
     5ca:	d1f9      	bne.n	5c0 <handle_recvLine+0x78>
			printf("\n");
     5cc:	200a      	movs	r0, #10
     5ce:	47c8      	blx	r9
		for(int i = 0; i<image_frame.height; i++) {
     5d0:	2301      	movs	r3, #1
     5d2:	469c      	mov	ip, r3
     5d4:	44e0      	add	r8, ip
     5d6:	002c      	movs	r4, r5
     5d8:	4b04      	ldr	r3, [pc, #16]	; (5ec <handle_recvLine+0xa4>)
     5da:	781b      	ldrb	r3, [r3, #0]
     5dc:	4543      	cmp	r3, r8
     5de:	dced      	bgt.n	5bc <handle_recvLine+0x74>
     5e0:	e7d0      	b.n	584 <handle_recvLine+0x3c>
     5e2:	46c0      	nop			; (mov r8, r8)
     5e4:	200009c8 	.word	0x200009c8
     5e8:	20002220 	.word	0x20002220
     5ec:	200008c0 	.word	0x200008c0
     5f0:	200001fc 	.word	0x200001fc
     5f4:	00004365 	.word	0x00004365
     5f8:	20000224 	.word	0x20000224
     5fc:	20002206 	.word	0x20002206
     600:	0000aaa0 	.word	0x0000aaa0
     604:	00005d15 	.word	0x00005d15
     608:	00005d49 	.word	0x00005d49

0000060c <receivePKT>:
bool receivePKT(NWK_DataInd_t *ind) {
     60c:	b510      	push	{r4, lr}
     60e:	0004      	movs	r4, r0
	printf("%s", ind->data);  
     610:	6881      	ldr	r1, [r0, #8]
     612:	480c      	ldr	r0, [pc, #48]	; (644 <receivePKT+0x38>)
     614:	4b0c      	ldr	r3, [pc, #48]	; (648 <receivePKT+0x3c>)
     616:	4798      	blx	r3
	switch (my_state) {
     618:	4b0c      	ldr	r3, [pc, #48]	; (64c <receivePKT+0x40>)
     61a:	781b      	ldrb	r3, [r3, #0]
     61c:	2b01      	cmp	r3, #1
     61e:	d009      	beq.n	634 <receivePKT+0x28>
     620:	2b00      	cmp	r3, #0
     622:	d003      	beq.n	62c <receivePKT+0x20>
     624:	2b02      	cmp	r3, #2
     626:	d009      	beq.n	63c <receivePKT+0x30>
}
     628:	2001      	movs	r0, #1
     62a:	bd10      	pop	{r4, pc}
			handle_recvMode(ind);
     62c:	0020      	movs	r0, r4
     62e:	4b08      	ldr	r3, [pc, #32]	; (650 <receivePKT+0x44>)
     630:	4798      	blx	r3
			break;
     632:	e7f9      	b.n	628 <receivePKT+0x1c>
			handle_recvFrame(ind);
     634:	0020      	movs	r0, r4
     636:	4b07      	ldr	r3, [pc, #28]	; (654 <receivePKT+0x48>)
     638:	4798      	blx	r3
			break;
     63a:	e7f5      	b.n	628 <receivePKT+0x1c>
			handle_recvLine(ind);
     63c:	0020      	movs	r0, r4
     63e:	4b06      	ldr	r3, [pc, #24]	; (658 <receivePKT+0x4c>)
     640:	4798      	blx	r3
			break;
     642:	e7f1      	b.n	628 <receivePKT+0x1c>
     644:	0000aaf8 	.word	0x0000aaf8
     648:	00005d15 	.word	0x00005d15
     64c:	20002206 	.word	0x20002206
     650:	000003e5 	.word	0x000003e5
     654:	000004f5 	.word	0x000004f5
     658:	00000549 	.word	0x00000549

0000065c <radioInit>:

void radioInit(void) {
     65c:	b510      	push	{r4, lr}
	artist_radio_configure();
     65e:	4b12      	ldr	r3, [pc, #72]	; (6a8 <radioInit+0x4c>)
     660:	4798      	blx	r3
	
	NWK_SetAddr(ARTIST_FRONT_ADDR);  //주소 설정
     662:	200b      	movs	r0, #11
     664:	4b11      	ldr	r3, [pc, #68]	; (6ac <radioInit+0x50>)
     666:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);  //PANID : Personal Area Network ID
     668:	4811      	ldr	r0, [pc, #68]	; (6b0 <radioInit+0x54>)
     66a:	4b12      	ldr	r3, [pc, #72]	; (6b4 <radioInit+0x58>)
     66c:	4798      	blx	r3
	PHY_SetChannel(ARTIST_CHANNEL);
     66e:	200e      	movs	r0, #14
     670:	4b11      	ldr	r3, [pc, #68]	; (6b8 <radioInit+0x5c>)
     672:	4798      	blx	r3
	PHY_SetRxState(true);
     674:	2001      	movs	r0, #1
     676:	4b11      	ldr	r3, [pc, #68]	; (6bc <radioInit+0x60>)
     678:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, receivePKT);
     67a:	4911      	ldr	r1, [pc, #68]	; (6c0 <radioInit+0x64>)
     67c:	2001      	movs	r0, #1
     67e:	4b11      	ldr	r3, [pc, #68]	; (6c4 <radioInit+0x68>)
     680:	4798      	blx	r3
	
	sendL.interval = 100;
     682:	4b11      	ldr	r3, [pc, #68]	; (6c8 <radioInit+0x6c>)
     684:	2164      	movs	r1, #100	; 0x64
     686:	6099      	str	r1, [r3, #8]
	sendL.mode = SYS_TIMER_INTERVAL_MODE;
     688:	2200      	movs	r2, #0
     68a:	731a      	strb	r2, [r3, #12]
	sendL.handler = sendLNOK;
     68c:	480f      	ldr	r0, [pc, #60]	; (6cc <radioInit+0x70>)
     68e:	6118      	str	r0, [r3, #16]
	
	sendN.interval = 100;
     690:	4b0f      	ldr	r3, [pc, #60]	; (6d0 <radioInit+0x74>)
     692:	6099      	str	r1, [r3, #8]
	sendN.mode = SYS_TIMER_INTERVAL_MODE;
     694:	731a      	strb	r2, [r3, #12]
	sendN.handler = sendNACK;
     696:	480f      	ldr	r0, [pc, #60]	; (6d4 <radioInit+0x78>)
     698:	6118      	str	r0, [r3, #16]
	
	sendM.interval = 100;
     69a:	4b0f      	ldr	r3, [pc, #60]	; (6d8 <radioInit+0x7c>)
     69c:	6099      	str	r1, [r3, #8]
	sendM.mode = SYS_TIMER_INTERVAL_MODE;
     69e:	731a      	strb	r2, [r3, #12]
	sendM.handler = sendMDOK;
     6a0:	4a0e      	ldr	r2, [pc, #56]	; (6dc <radioInit+0x80>)
     6a2:	611a      	str	r2, [r3, #16]
}
     6a4:	bd10      	pop	{r4, pc}
     6a6:	46c0      	nop			; (mov r8, r8)
     6a8:	00000391 	.word	0x00000391
     6ac:	00002e11 	.word	0x00002e11
     6b0:	00004567 	.word	0x00004567
     6b4:	00002e25 	.word	0x00002e25
     6b8:	0000408d 	.word	0x0000408d
     6bc:	00004079 	.word	0x00004079
     6c0:	0000060d 	.word	0x0000060d
     6c4:	00002e39 	.word	0x00002e39
     6c8:	200001fc 	.word	0x200001fc
     6cc:	000002c5 	.word	0x000002c5
     6d0:	20000224 	.word	0x20000224
     6d4:	00000309 	.word	0x00000309
     6d8:	20000210 	.word	0x20000210
     6dc:	0000034d 	.word	0x0000034d

000006e0 <artist_ultrasonic_configure>:
 */
#include "TheArtist.h"
#include "UltraSonic.h"

void artist_ultrasonic_configure (struct artist_ultrasonic_module * module, uint8_t echo, uint8_t trig) {
	module->echo_pin	= echo; 
     6e0:	7001      	strb	r1, [r0, #0]
	module->trigger_pin = trig;  
     6e2:	7042      	strb	r2, [r0, #1]
	module->filter_large_change_counts = 0; 
     6e4:	2300      	movs	r3, #0
     6e6:	7083      	strb	r3, [r0, #2]
	module->fliter_old_val = 0; 
     6e8:	2300      	movs	r3, #0
     6ea:	6043      	str	r3, [r0, #4]
}
     6ec:	4770      	bx	lr
	...

000006f0 <artist_ultrasonic_gpio_init>:

void artist_ultrasonic_gpio_init() {
     6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6f2:	b085      	sub	sp, #20
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     6f4:	a903      	add	r1, sp, #12
     6f6:	2201      	movs	r2, #1
     6f8:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     6fa:	2300      	movs	r3, #0
     6fc:	708b      	strb	r3, [r1, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     6fe:	ad02      	add	r5, sp, #8
     700:	702b      	strb	r3, [r5, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     702:	706a      	strb	r2, [r5, #1]
	config->powersave  = false;
     704:	70ab      	strb	r3, [r5, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     706:	4668      	mov	r0, sp
     708:	7003      	strb	r3, [r0, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     70a:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
     70c:	7083      	strb	r3, [r0, #2]
	config->direction  = PORT_PIN_DIR_INPUT;
     70e:	ac01      	add	r4, sp, #4
     710:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     712:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     714:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&pin_config_trig);
	port_get_config_defaults(&pin_config_echo_center);
	port_get_config_defaults(&pin_config_echo_right);
	port_get_config_defaults(&pin_config_echo_left);

	pin_config_trig.direction			=	PORT_PIN_DIR_OUTPUT;
     716:	700a      	strb	r2, [r1, #0]
	
	pin_config_echo_right.direction		=	PORT_PIN_DIR_INPUT;
	pin_config_echo_right.input_pull	=	PORT_PIN_PULL_UP;
	
	
	port_pin_set_config(artist_front.us_instance_center.trigger_pin, &pin_config_trig);
     718:	4f09      	ldr	r7, [pc, #36]	; (740 <artist_ultrasonic_gpio_init+0x50>)
     71a:	33b5      	adds	r3, #181	; 0xb5
     71c:	5cf8      	ldrb	r0, [r7, r3]
     71e:	4e09      	ldr	r6, [pc, #36]	; (744 <artist_ultrasonic_gpio_init+0x54>)
     720:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_center.echo_pin, &pin_config_echo_center);
     722:	23b4      	movs	r3, #180	; 0xb4
     724:	5cf8      	ldrb	r0, [r7, r3]
     726:	0029      	movs	r1, r5
     728:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_left.echo_pin, &pin_config_echo_left);
     72a:	23bc      	movs	r3, #188	; 0xbc
     72c:	5cf8      	ldrb	r0, [r7, r3]
     72e:	0021      	movs	r1, r4
     730:	47b0      	blx	r6
	port_pin_set_config(artist_front.us_instance_right.echo_pin, &pin_config_echo_right); 
     732:	23c4      	movs	r3, #196	; 0xc4
     734:	5cf8      	ldrb	r0, [r7, r3]
     736:	4669      	mov	r1, sp
     738:	47b0      	blx	r6
}
     73a:	b005      	add	sp, #20
     73c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     73e:	46c0      	nop			; (mov r8, r8)
     740:	200008c4 	.word	0x200008c4
     744:	000010ad 	.word	0x000010ad

00000748 <artist_ultrasonic_get_value>:
	printf("%5.2f, %5.2f, %5.2f\n", 
				artist_front.left_distance, 
				artist_front.center_distance, 
				artist_front.right_distance);  
}
float artist_ultrasonic_get_value(struct artist_ultrasonic_module * const module) {
     748:	b5f0      	push	{r4, r5, r6, r7, lr}
     74a:	b083      	sub	sp, #12
     74c:	0004      	movs	r4, r0
	// TODO : use timer callback function!
	uint16_t start, end;
	uint16_t count = 0;
	
	port_pin_set_output_level(module->trigger_pin, false);
     74e:	7842      	ldrb	r2, [r0, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     750:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     752:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     754:	2900      	cmp	r1, #0
     756:	d104      	bne.n	762 <artist_ultrasonic_get_value+0x1a>
		return &(ports[port_index]->Group[group_index]);
     758:	0953      	lsrs	r3, r2, #5
     75a:	01db      	lsls	r3, r3, #7
     75c:	495c      	ldr	r1, [pc, #368]	; (8d0 <artist_ultrasonic_get_value+0x188>)
     75e:	468c      	mov	ip, r1
     760:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     762:	211f      	movs	r1, #31
     764:	4011      	ands	r1, r2
     766:	2201      	movs	r2, #1
     768:	408a      	lsls	r2, r1

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     76a:	615a      	str	r2, [r3, #20]
	delay_us(40);
     76c:	2028      	movs	r0, #40	; 0x28
     76e:	4b59      	ldr	r3, [pc, #356]	; (8d4 <artist_ultrasonic_get_value+0x18c>)
     770:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, true);
     772:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     774:	09d1      	lsrs	r1, r2, #7
		return NULL;
     776:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     778:	2900      	cmp	r1, #0
     77a:	d104      	bne.n	786 <artist_ultrasonic_get_value+0x3e>
		return &(ports[port_index]->Group[group_index]);
     77c:	0953      	lsrs	r3, r2, #5
     77e:	01db      	lsls	r3, r3, #7
     780:	4953      	ldr	r1, [pc, #332]	; (8d0 <artist_ultrasonic_get_value+0x188>)
     782:	468c      	mov	ip, r1
     784:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     786:	211f      	movs	r1, #31
     788:	4011      	ands	r1, r2
     78a:	2201      	movs	r2, #1
     78c:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     78e:	619a      	str	r2, [r3, #24]
	delay_us(10);
     790:	200a      	movs	r0, #10
     792:	4b50      	ldr	r3, [pc, #320]	; (8d4 <artist_ultrasonic_get_value+0x18c>)
     794:	4798      	blx	r3
	port_pin_set_output_level(module->trigger_pin, false);
     796:	7862      	ldrb	r2, [r4, #1]
	if (port_index < PORT_INST_NUM) {
     798:	09d1      	lsrs	r1, r2, #7
		return NULL;
     79a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     79c:	2900      	cmp	r1, #0
     79e:	d104      	bne.n	7aa <artist_ultrasonic_get_value+0x62>
		return &(ports[port_index]->Group[group_index]);
     7a0:	0953      	lsrs	r3, r2, #5
     7a2:	01db      	lsls	r3, r3, #7
     7a4:	494a      	ldr	r1, [pc, #296]	; (8d0 <artist_ultrasonic_get_value+0x188>)
     7a6:	468c      	mov	ip, r1
     7a8:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7aa:	211f      	movs	r1, #31
     7ac:	4011      	ands	r1, r2
     7ae:	2201      	movs	r2, #1
     7b0:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     7b2:	615a      	str	r2, [r3, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     7b4:	4b48      	ldr	r3, [pc, #288]	; (8d8 <artist_ultrasonic_get_value+0x190>)
     7b6:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7b8:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     7ba:	b25b      	sxtb	r3, r3
     7bc:	2b00      	cmp	r3, #0
     7be:	dbfb      	blt.n	7b8 <artist_ultrasonic_get_value+0x70>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
     7c0:	2300      	movs	r3, #0
     7c2:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     7c4:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     7c6:	b25b      	sxtb	r3, r3
     7c8:	2b00      	cmp	r3, #0
     7ca:	dbfb      	blt.n	7c4 <artist_ultrasonic_get_value+0x7c>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
     7cc:	2340      	movs	r3, #64	; 0x40
     7ce:	7153      	strb	r3, [r2, #5]
	tc_start_counter(&(artist_front.tc_instance_ultrasonic)); 
	while (!(port_pin_get_input_level(module->echo_pin))) {
     7d0:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7d2:	221f      	movs	r2, #31
     7d4:	401a      	ands	r2, r3
     7d6:	2001      	movs	r0, #1
     7d8:	4090      	lsls	r0, r2
     7da:	09da      	lsrs	r2, r3, #7
     7dc:	2100      	movs	r1, #0
     7de:	2a00      	cmp	r2, #0
     7e0:	d104      	bne.n	7ec <artist_ultrasonic_get_value+0xa4>
     7e2:	0959      	lsrs	r1, r3, #5
     7e4:	01c9      	lsls	r1, r1, #7
     7e6:	4b3a      	ldr	r3, [pc, #232]	; (8d0 <artist_ultrasonic_get_value+0x188>)
     7e8:	469c      	mov	ip, r3
     7ea:	4461      	add	r1, ip
     7ec:	4b3b      	ldr	r3, [pc, #236]	; (8dc <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     7ee:	6a0a      	ldr	r2, [r1, #32]
     7f0:	4202      	tst	r2, r0
     7f2:	d105      	bne.n	800 <artist_ultrasonic_get_value+0xb8>
     7f4:	3b01      	subs	r3, #1
     7f6:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val; 
     7f8:	2b00      	cmp	r3, #0
     7fa:	d1f8      	bne.n	7ee <artist_ultrasonic_get_value+0xa6>
     7fc:	6860      	ldr	r0, [r4, #4]
     7fe:	e062      	b.n	8c6 <artist_ultrasonic_get_value+0x17e>
	}
	count =0; 
	start = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     800:	4835      	ldr	r0, [pc, #212]	; (8d8 <artist_ultrasonic_get_value+0x190>)
     802:	4b37      	ldr	r3, [pc, #220]	; (8e0 <artist_ultrasonic_get_value+0x198>)
     804:	4798      	blx	r3
     806:	0005      	movs	r5, r0
	while ((port_pin_get_input_level(module->echo_pin)))  {
     808:	7823      	ldrb	r3, [r4, #0]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     80a:	221f      	movs	r2, #31
     80c:	401a      	ands	r2, r3
     80e:	2001      	movs	r0, #1
     810:	4090      	lsls	r0, r2
     812:	09da      	lsrs	r2, r3, #7
     814:	2100      	movs	r1, #0
     816:	2a00      	cmp	r2, #0
     818:	d104      	bne.n	824 <artist_ultrasonic_get_value+0xdc>
     81a:	0959      	lsrs	r1, r3, #5
     81c:	01c9      	lsls	r1, r1, #7
     81e:	4b2c      	ldr	r3, [pc, #176]	; (8d0 <artist_ultrasonic_get_value+0x188>)
     820:	469c      	mov	ip, r3
     822:	4461      	add	r1, ip
     824:	4b2d      	ldr	r3, [pc, #180]	; (8dc <artist_ultrasonic_get_value+0x194>)
	return (port_base->IN.reg & pin_mask);
     826:	6a0a      	ldr	r2, [r1, #32]
     828:	4202      	tst	r2, r0
     82a:	d005      	beq.n	838 <artist_ultrasonic_get_value+0xf0>
     82c:	3b01      	subs	r3, #1
     82e:	b29b      	uxth	r3, r3
		count ++;
		if (count > 0xFF00) return module->fliter_old_val;  
     830:	2b00      	cmp	r3, #0
     832:	d1f8      	bne.n	826 <artist_ultrasonic_get_value+0xde>
     834:	6860      	ldr	r0, [r4, #4]
     836:	e046      	b.n	8c6 <artist_ultrasonic_get_value+0x17e>
	}
	end = tc_get_count_value(&(artist_front.tc_instance_ultrasonic));
     838:	4e27      	ldr	r6, [pc, #156]	; (8d8 <artist_ultrasonic_get_value+0x190>)
     83a:	0030      	movs	r0, r6
     83c:	4b28      	ldr	r3, [pc, #160]	; (8e0 <artist_ultrasonic_get_value+0x198>)
     83e:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     840:	6832      	ldr	r2, [r6, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     842:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     844:	b25b      	sxtb	r3, r3
     846:	2b00      	cmp	r3, #0
     848:	dbfb      	blt.n	842 <artist_ultrasonic_get_value+0xfa>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
     84a:	2380      	movs	r3, #128	; 0x80
     84c:	7153      	strb	r3, [r2, #5]
	tc_stop_counter(&(artist_front.tc_instance_ultrasonic));

	float new = ((float)(end - start)) * 0.017;
     84e:	0400      	lsls	r0, r0, #16
     850:	0c00      	lsrs	r0, r0, #16
     852:	042d      	lsls	r5, r5, #16
     854:	0c2d      	lsrs	r5, r5, #16
     856:	1b40      	subs	r0, r0, r5
     858:	4f22      	ldr	r7, [pc, #136]	; (8e4 <artist_ultrasonic_get_value+0x19c>)
     85a:	47b8      	blx	r7
     85c:	4b22      	ldr	r3, [pc, #136]	; (8e8 <artist_ultrasonic_get_value+0x1a0>)
     85e:	4798      	blx	r3
     860:	4a22      	ldr	r2, [pc, #136]	; (8ec <artist_ultrasonic_get_value+0x1a4>)
     862:	4b23      	ldr	r3, [pc, #140]	; (8f0 <artist_ultrasonic_get_value+0x1a8>)
     864:	4d23      	ldr	r5, [pc, #140]	; (8f4 <artist_ultrasonic_get_value+0x1ac>)
     866:	47a8      	blx	r5
     868:	4b23      	ldr	r3, [pc, #140]	; (8f8 <artist_ultrasonic_get_value+0x1b0>)
     86a:	4798      	blx	r3
     86c:	9001      	str	r0, [sp, #4]
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     86e:	6865      	ldr	r5, [r4, #4]
	if (new > old * module->filter_large_change_counts ||
     870:	78a6      	ldrb	r6, [r4, #2]
     872:	0030      	movs	r0, r6
     874:	47b8      	blx	r7
     876:	1c07      	adds	r7, r0, #0
     878:	1c01      	adds	r1, r0, #0
     87a:	1c28      	adds	r0, r5, #0
     87c:	4b1f      	ldr	r3, [pc, #124]	; (8fc <artist_ultrasonic_get_value+0x1b4>)
     87e:	4798      	blx	r3
     880:	1c01      	adds	r1, r0, #0
     882:	9801      	ldr	r0, [sp, #4]
     884:	4b1e      	ldr	r3, [pc, #120]	; (900 <artist_ultrasonic_get_value+0x1b8>)
     886:	4798      	blx	r3
     888:	2800      	cmp	r0, #0
     88a:	d109      	bne.n	8a0 <artist_ultrasonic_get_value+0x158>
	new < old * 1/module->filter_large_change_counts ) {
     88c:	1c39      	adds	r1, r7, #0
     88e:	1c28      	adds	r0, r5, #0
     890:	4b1c      	ldr	r3, [pc, #112]	; (904 <artist_ultrasonic_get_value+0x1bc>)
     892:	4798      	blx	r3
     894:	1c01      	adds	r1, r0, #0
	if (new > old * module->filter_large_change_counts ||
     896:	9801      	ldr	r0, [sp, #4]
     898:	4b1b      	ldr	r3, [pc, #108]	; (908 <artist_ultrasonic_get_value+0x1c0>)
     89a:	4798      	blx	r3
     89c:	2800      	cmp	r0, #0
     89e:	d005      	beq.n	8ac <artist_ultrasonic_get_value+0x164>
		module->filter_large_change_counts ++;
     8a0:	1c73      	adds	r3, r6, #1
     8a2:	b2db      	uxtb	r3, r3
		if (module->filter_large_change_counts > 3)		
     8a4:	2b03      	cmp	r3, #3
     8a6:	d810      	bhi.n	8ca <artist_ultrasonic_get_value+0x182>
		module->filter_large_change_counts ++;
     8a8:	70a3      	strb	r3, [r4, #2]
			new = old;
     8aa:	9501      	str	r5, [sp, #4]
	return (new * (1 - FILTER_VAL)) + (old * (FILTER_VAL));
     8ac:	4f13      	ldr	r7, [pc, #76]	; (8fc <artist_ultrasonic_get_value+0x1b4>)
     8ae:	4917      	ldr	r1, [pc, #92]	; (90c <artist_ultrasonic_get_value+0x1c4>)
     8b0:	9801      	ldr	r0, [sp, #4]
     8b2:	47b8      	blx	r7
     8b4:	1c06      	adds	r6, r0, #0
     8b6:	4916      	ldr	r1, [pc, #88]	; (910 <artist_ultrasonic_get_value+0x1c8>)
     8b8:	1c28      	adds	r0, r5, #0
     8ba:	47b8      	blx	r7
     8bc:	1c01      	adds	r1, r0, #0
     8be:	1c30      	adds	r0, r6, #0
     8c0:	4b14      	ldr	r3, [pc, #80]	; (914 <artist_ultrasonic_get_value+0x1cc>)
     8c2:	4798      	blx	r3
	module->fliter_old_val = artist_HC_SR04_filter(module, new, module->fliter_old_val, CONF_ARTIST_ULTRASONIC_FILTERVAL);
     8c4:	6060      	str	r0, [r4, #4]
	return module->fliter_old_val;
}
     8c6:	b003      	add	sp, #12
     8c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			module->filter_large_change_counts = 0;
     8ca:	2300      	movs	r3, #0
     8cc:	70a3      	strb	r3, [r4, #2]
     8ce:	e7ed      	b.n	8ac <artist_ultrasonic_get_value+0x164>
     8d0:	41004400 	.word	0x41004400
     8d4:	00000d6d 	.word	0x00000d6d
     8d8:	200008c4 	.word	0x200008c4
     8dc:	0000ff01 	.word	0x0000ff01
     8e0:	00002b89 	.word	0x00002b89
     8e4:	00008c61 	.word	0x00008c61
     8e8:	0000a851 	.word	0x0000a851
     8ec:	b020c49c 	.word	0xb020c49c
     8f0:	3f916872 	.word	0x3f916872
     8f4:	00009b89 	.word	0x00009b89
     8f8:	0000a8f5 	.word	0x0000a8f5
     8fc:	00008a21 	.word	0x00008a21
     900:	000082a1 	.word	0x000082a1
     904:	00008641 	.word	0x00008641
     908:	00008279 	.word	0x00008279
     90c:	3ecccccc 	.word	0x3ecccccc
     910:	3f19999a 	.word	0x3f19999a
     914:	0000831d 	.word	0x0000831d

00000918 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     918:	b5f0      	push	{r4, r5, r6, r7, lr}
     91a:	46c6      	mov	lr, r8
     91c:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     91e:	0080      	lsls	r0, r0, #2
     920:	4b0e      	ldr	r3, [pc, #56]	; (95c <_tcc_interrupt_handler+0x44>)
     922:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     924:	683b      	ldr	r3, [r7, #0]
     926:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     92a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     92c:	4013      	ands	r3, r2
     92e:	401e      	ands	r6, r3
     930:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     932:	4b0b      	ldr	r3, [pc, #44]	; (960 <_tcc_interrupt_handler+0x48>)
     934:	4698      	mov	r8, r3
     936:	e002      	b.n	93e <_tcc_interrupt_handler+0x26>
     938:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     93a:	2c30      	cmp	r4, #48	; 0x30
     93c:	d00a      	beq.n	954 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     93e:	4643      	mov	r3, r8
     940:	58e5      	ldr	r5, [r4, r3]
     942:	4235      	tst	r5, r6
     944:	d0f8      	beq.n	938 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     946:	193b      	adds	r3, r7, r4
     948:	685b      	ldr	r3, [r3, #4]
     94a:	0038      	movs	r0, r7
     94c:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     94e:	683b      	ldr	r3, [r7, #0]
     950:	62dd      	str	r5, [r3, #44]	; 0x2c
     952:	e7f1      	b.n	938 <_tcc_interrupt_handler+0x20>
		}
	}
}
     954:	bc04      	pop	{r2}
     956:	4690      	mov	r8, r2
     958:	bdf0      	pop	{r4, r5, r6, r7, pc}
     95a:	46c0      	nop			; (mov r8, r8)
     95c:	2000222c 	.word	0x2000222c
     960:	0000aafc 	.word	0x0000aafc

00000964 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     964:	b510      	push	{r4, lr}
     966:	2000      	movs	r0, #0
     968:	4b01      	ldr	r3, [pc, #4]	; (970 <TCC0_Handler+0xc>)
     96a:	4798      	blx	r3
     96c:	bd10      	pop	{r4, pc}
     96e:	46c0      	nop			; (mov r8, r8)
     970:	00000919 	.word	0x00000919

00000974 <TCC1_Handler>:
     974:	b510      	push	{r4, lr}
     976:	2001      	movs	r0, #1
     978:	4b01      	ldr	r3, [pc, #4]	; (980 <TCC1_Handler+0xc>)
     97a:	4798      	blx	r3
     97c:	bd10      	pop	{r4, pc}
     97e:	46c0      	nop			; (mov r8, r8)
     980:	00000919 	.word	0x00000919

00000984 <TCC2_Handler>:
     984:	b510      	push	{r4, lr}
     986:	2002      	movs	r0, #2
     988:	4b01      	ldr	r3, [pc, #4]	; (990 <TCC2_Handler+0xc>)
     98a:	4798      	blx	r3
     98c:	bd10      	pop	{r4, pc}
     98e:	46c0      	nop			; (mov r8, r8)
     990:	00000919 	.word	0x00000919

00000994 <usart_write_callback>:
	usart_read_buffer_job( usart_instance,
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	

}
void usart_write_callback(struct usart_module *const usart_module){}
     994:	4770      	bx	lr
	...

00000998 <usart_read_callback>:
{
     998:	b510      	push	{r4, lr}
     99a:	0004      	movs	r4, r0
	switch(rx_buffer[0]) {
     99c:	4b0b      	ldr	r3, [pc, #44]	; (9cc <usart_read_callback+0x34>)
     99e:	781b      	ldrb	r3, [r3, #0]
     9a0:	b2db      	uxtb	r3, r3
     9a2:	2b20      	cmp	r3, #32
     9a4:	d00b      	beq.n	9be <usart_read_callback+0x26>
     9a6:	2b77      	cmp	r3, #119	; 0x77
     9a8:	d103      	bne.n	9b2 <usart_read_callback+0x1a>
		usart_write_buffer_job(usart_instance, "mw\0\0\0", MAX_RX_BUFFER_LENGTH);
     9aa:	2205      	movs	r2, #5
     9ac:	4908      	ldr	r1, [pc, #32]	; (9d0 <usart_read_callback+0x38>)
     9ae:	4b09      	ldr	r3, [pc, #36]	; (9d4 <usart_read_callback+0x3c>)
     9b0:	4798      	blx	r3
	usart_read_buffer_job( usart_instance,
     9b2:	2205      	movs	r2, #5
     9b4:	4905      	ldr	r1, [pc, #20]	; (9cc <usart_read_callback+0x34>)
     9b6:	0020      	movs	r0, r4
     9b8:	4b07      	ldr	r3, [pc, #28]	; (9d8 <usart_read_callback+0x40>)
     9ba:	4798      	blx	r3
}
     9bc:	bd10      	pop	{r4, pc}
		usart_write_buffer_job(usart_instance, "m \0\0\0", MAX_RX_BUFFER_LENGTH);
     9be:	2205      	movs	r2, #5
     9c0:	4903      	ldr	r1, [pc, #12]	; (9d0 <usart_read_callback+0x38>)
     9c2:	3108      	adds	r1, #8
     9c4:	4b03      	ldr	r3, [pc, #12]	; (9d4 <usart_read_callback+0x3c>)
     9c6:	4798      	blx	r3
		break;
     9c8:	e7f3      	b.n	9b2 <usart_read_callback+0x1a>
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	20002200 	.word	0x20002200
     9d0:	0000ab2c 	.word	0x0000ab2c
     9d4:	00001dcd 	.word	0x00001dcd
     9d8:	00001ded 	.word	0x00001ded

000009dc <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     9dc:	b570      	push	{r4, r5, r6, lr}
     9de:	b082      	sub	sp, #8
     9e0:	0005      	movs	r5, r0
     9e2:	000e      	movs	r6, r1
	uint16_t temp = 0;
     9e4:	2200      	movs	r2, #0
     9e6:	466b      	mov	r3, sp
     9e8:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     9ea:	4c06      	ldr	r4, [pc, #24]	; (a04 <usart_serial_getchar+0x28>)
     9ec:	466b      	mov	r3, sp
     9ee:	1d99      	adds	r1, r3, #6
     9f0:	0028      	movs	r0, r5
     9f2:	47a0      	blx	r4
     9f4:	2800      	cmp	r0, #0
     9f6:	d1f9      	bne.n	9ec <usart_serial_getchar+0x10>

	*c = temp;
     9f8:	466b      	mov	r3, sp
     9fa:	3306      	adds	r3, #6
     9fc:	881b      	ldrh	r3, [r3, #0]
     9fe:	7033      	strb	r3, [r6, #0]
}
     a00:	b002      	add	sp, #8
     a02:	bd70      	pop	{r4, r5, r6, pc}
     a04:	00001cb9 	.word	0x00001cb9

00000a08 <usart_serial_putchar>:
{
     a08:	b570      	push	{r4, r5, r6, lr}
     a0a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     a0c:	b28c      	uxth	r4, r1
     a0e:	4e03      	ldr	r6, [pc, #12]	; (a1c <usart_serial_putchar+0x14>)
     a10:	0021      	movs	r1, r4
     a12:	0028      	movs	r0, r5
     a14:	47b0      	blx	r6
     a16:	2800      	cmp	r0, #0
     a18:	d1fa      	bne.n	a10 <usart_serial_putchar+0x8>
}
     a1a:	bd70      	pop	{r4, r5, r6, pc}
     a1c:	00001c8d 	.word	0x00001c8d

00000a20 <artist_ultrasonic_tc_configure>:
void artist_ultrasonic_tc_configure() {
     a20:	b510      	push	{r4, lr}
     a22:	b08e      	sub	sp, #56	; 0x38
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     a24:	aa01      	add	r2, sp, #4
     a26:	2300      	movs	r3, #0
     a28:	2100      	movs	r1, #0
     a2a:	7093      	strb	r3, [r2, #2]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     a2c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     a2e:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     a30:	2000      	movs	r0, #0
     a32:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     a34:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     a36:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     a38:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     a3a:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     a3c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     a3e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     a40:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     a42:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     a44:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     a46:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     a48:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     a4a:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     a4c:	8593      	strh	r3, [r2, #44]	; 0x2c
	config.clock_source = GCLK_GENERATOR_3;
     a4e:	3303      	adds	r3, #3
     a50:	7013      	strb	r3, [r2, #0]
	config.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     a52:	23c0      	movs	r3, #192	; 0xc0
     a54:	009b      	lsls	r3, r3, #2
     a56:	8093      	strh	r3, [r2, #4]
	config.enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = true;
     a58:	2301      	movs	r3, #1
     a5a:	72d3      	strb	r3, [r2, #11]
	tc_init(&(artist_front.tc_instance_ultrasonic), TC4, &config);
     a5c:	4c07      	ldr	r4, [pc, #28]	; (a7c <artist_ultrasonic_tc_configure+0x5c>)
     a5e:	4908      	ldr	r1, [pc, #32]	; (a80 <artist_ultrasonic_tc_configure+0x60>)
     a60:	0020      	movs	r0, r4
     a62:	4b08      	ldr	r3, [pc, #32]	; (a84 <artist_ultrasonic_tc_configure+0x64>)
     a64:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a66:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a68:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     a6a:	b25b      	sxtb	r3, r3
     a6c:	2b00      	cmp	r3, #0
     a6e:	dbfb      	blt.n	a68 <artist_ultrasonic_tc_configure+0x48>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     a70:	8813      	ldrh	r3, [r2, #0]
     a72:	2102      	movs	r1, #2
     a74:	430b      	orrs	r3, r1
     a76:	8013      	strh	r3, [r2, #0]
}
     a78:	b00e      	add	sp, #56	; 0x38
     a7a:	bd10      	pop	{r4, pc}
     a7c:	200008c4 	.word	0x200008c4
     a80:	42003000 	.word	0x42003000
     a84:	0000294d 	.word	0x0000294d

00000a88 <configure_usart_callbacks>:


void configure_usart_callbacks(struct usart_module * usart_instance)
{
     a88:	b570      	push	{r4, r5, r6, lr}
     a8a:	0004      	movs	r4, r0
	//! [setup_register_callbacks]
	usart_register_callback(usart_instance,
     a8c:	2200      	movs	r2, #0
     a8e:	4906      	ldr	r1, [pc, #24]	; (aa8 <configure_usart_callbacks+0x20>)
     a90:	4d06      	ldr	r5, [pc, #24]	; (aac <configure_usart_callbacks+0x24>)
     a92:	47a8      	blx	r5
	usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	
	usart_register_callback(usart_instance,
     a94:	2201      	movs	r2, #1
     a96:	4906      	ldr	r1, [pc, #24]	; (ab0 <configure_usart_callbacks+0x28>)
     a98:	0020      	movs	r0, r4
     a9a:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     a9c:	2231      	movs	r2, #49	; 0x31
     a9e:	5ca3      	ldrb	r3, [r4, r2]
     aa0:	2103      	movs	r1, #3
     aa2:	430b      	orrs	r3, r1
     aa4:	54a3      	strb	r3, [r4, r2]

	//! [setup_enable_callbacks]
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
     aa6:	bd70      	pop	{r4, r5, r6, pc}
     aa8:	00000995 	.word	0x00000995
     aac:	00001db5 	.word	0x00001db5
     ab0:	00000999 	.word	0x00000999

00000ab4 <artist_usart_configure>:

void artist_usart_configure(struct usart_module * usart_instance) {
     ab4:	b570      	push	{r4, r5, r6, lr}
     ab6:	b090      	sub	sp, #64	; 0x40
     ab8:	0004      	movs	r4, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     aba:	2380      	movs	r3, #128	; 0x80
     abc:	05db      	lsls	r3, r3, #23
     abe:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     ac0:	2300      	movs	r3, #0
     ac2:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     ac4:	22ff      	movs	r2, #255	; 0xff
     ac6:	4669      	mov	r1, sp
     ac8:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     aca:	2200      	movs	r2, #0
     acc:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     ace:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     ad0:	2196      	movs	r1, #150	; 0x96
     ad2:	0189      	lsls	r1, r1, #6
     ad4:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     ad6:	2101      	movs	r1, #1
     ad8:	2024      	movs	r0, #36	; 0x24
     ada:	466d      	mov	r5, sp
     adc:	5429      	strb	r1, [r5, r0]
	config->transmitter_enable = true;
     ade:	3001      	adds	r0, #1
     ae0:	5429      	strb	r1, [r5, r0]
	config->clock_polarity_inverted = false;
     ae2:	3125      	adds	r1, #37	; 0x25
     ae4:	546b      	strb	r3, [r5, r1]
	config->use_external_clock = false;
     ae6:	3101      	adds	r1, #1
     ae8:	546b      	strb	r3, [r5, r1]
	config->ext_clock_freq   = 0;
     aea:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     aec:	3105      	adds	r1, #5
     aee:	546b      	strb	r3, [r5, r1]
	config->generator_source = GCLK_GENERATOR_0;
     af0:	3101      	adds	r1, #1
     af2:	546b      	strb	r3, [r5, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     af4:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     af6:	822b      	strh	r3, [r5, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     af8:	76eb      	strb	r3, [r5, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     afa:	762a      	strb	r2, [r5, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     afc:	772a      	strb	r2, [r5, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     afe:	766a      	strb	r2, [r5, #25]
	config->receive_pulse_length                    = 19;
     b00:	2313      	movs	r3, #19
     b02:	76ab      	strb	r3, [r5, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     b04:	776a      	strb	r2, [r5, #29]
	struct usart_config config;
	usart_get_config_defaults(&config);
	config.baudrate = CONF_ARTIST_BAUDRATE;
	config.mux_setting	= EDBG_CDC_SERCOM_MUX_SETTING;
     b06:	2380      	movs	r3, #128	; 0x80
     b08:	035b      	lsls	r3, r3, #13
     b0a:	9303      	str	r3, [sp, #12]
	config.pinmux_pad0	= EDBG_CDC_SERCOM_PINMUX_PAD0;
     b0c:	4b1e      	ldr	r3, [pc, #120]	; (b88 <artist_usart_configure+0xd4>)
     b0e:	930c      	str	r3, [sp, #48]	; 0x30
	config.pinmux_pad1	= EDBG_CDC_SERCOM_PINMUX_PAD1;
     b10:	4b1e      	ldr	r3, [pc, #120]	; (b8c <artist_usart_configure+0xd8>)
     b12:	930d      	str	r3, [sp, #52]	; 0x34
	config.pinmux_pad2	= EDBG_CDC_SERCOM_PINMUX_PAD2;
     b14:	2301      	movs	r3, #1
     b16:	425b      	negs	r3, r3
     b18:	930e      	str	r3, [sp, #56]	; 0x38
	config.pinmux_pad3	= EDBG_CDC_SERCOM_PINMUX_PAD3;
     b1a:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(usart_instance, EDBG_CDC_MODULE, &config) != STATUS_OK);
     b1c:	4e1c      	ldr	r6, [pc, #112]	; (b90 <artist_usart_configure+0xdc>)
     b1e:	4d1d      	ldr	r5, [pc, #116]	; (b94 <artist_usart_configure+0xe0>)
     b20:	466a      	mov	r2, sp
     b22:	0031      	movs	r1, r6
     b24:	0020      	movs	r0, r4
     b26:	47a8      	blx	r5
     b28:	2800      	cmp	r0, #0
     b2a:	d1f9      	bne.n	b20 <artist_usart_configure+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     b2c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     b2e:	0028      	movs	r0, r5
     b30:	4b19      	ldr	r3, [pc, #100]	; (b98 <artist_usart_configure+0xe4>)
     b32:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b34:	231f      	movs	r3, #31
     b36:	4018      	ands	r0, r3
     b38:	3b1e      	subs	r3, #30
     b3a:	4083      	lsls	r3, r0
     b3c:	4a17      	ldr	r2, [pc, #92]	; (b9c <artist_usart_configure+0xe8>)
     b3e:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     b40:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     b42:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     b44:	2b00      	cmp	r3, #0
     b46:	d1fc      	bne.n	b42 <artist_usart_configure+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     b48:	682b      	ldr	r3, [r5, #0]
     b4a:	2202      	movs	r2, #2
     b4c:	4313      	orrs	r3, r2
     b4e:	602b      	str	r3, [r5, #0]
	
	
	usart_enable(usart_instance);
	configure_usart_callbacks(usart_instance);
     b50:	0020      	movs	r0, r4
     b52:	4b13      	ldr	r3, [pc, #76]	; (ba0 <artist_usart_configure+0xec>)
     b54:	4798      	blx	r3
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     b56:	4b13      	ldr	r3, [pc, #76]	; (ba4 <artist_usart_configure+0xf0>)
     b58:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     b5a:	4a13      	ldr	r2, [pc, #76]	; (ba8 <artist_usart_configure+0xf4>)
     b5c:	4b13      	ldr	r3, [pc, #76]	; (bac <artist_usart_configure+0xf8>)
     b5e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     b60:	4a13      	ldr	r2, [pc, #76]	; (bb0 <artist_usart_configure+0xfc>)
     b62:	4b14      	ldr	r3, [pc, #80]	; (bb4 <artist_usart_configure+0x100>)
     b64:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     b66:	466a      	mov	r2, sp
     b68:	4909      	ldr	r1, [pc, #36]	; (b90 <artist_usart_configure+0xdc>)
     b6a:	0020      	movs	r0, r4
     b6c:	4b09      	ldr	r3, [pc, #36]	; (b94 <artist_usart_configure+0xe0>)
     b6e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     b70:	4d11      	ldr	r5, [pc, #68]	; (bb8 <artist_usart_configure+0x104>)
     b72:	682b      	ldr	r3, [r5, #0]
     b74:	6898      	ldr	r0, [r3, #8]
     b76:	2100      	movs	r1, #0
     b78:	4c10      	ldr	r4, [pc, #64]	; (bbc <artist_usart_configure+0x108>)
     b7a:	47a0      	blx	r4
	setbuf(stdin, NULL);
     b7c:	682b      	ldr	r3, [r5, #0]
     b7e:	6858      	ldr	r0, [r3, #4]
     b80:	2100      	movs	r1, #0
     b82:	47a0      	blx	r4
	
	stdio_serial_init(usart_instance, EDBG_CDC_MODULE, &config);
}
     b84:	b010      	add	sp, #64	; 0x40
     b86:	bd70      	pop	{r4, r5, r6, pc}
     b88:	00040003 	.word	0x00040003
     b8c:	00050003 	.word	0x00050003
     b90:	42000800 	.word	0x42000800
     b94:	0000194d 	.word	0x0000194d
     b98:	00001505 	.word	0x00001505
     b9c:	e000e100 	.word	0xe000e100
     ba0:	00000a89 	.word	0x00000a89
     ba4:	200022a8 	.word	0x200022a8
     ba8:	00000a09 	.word	0x00000a09
     bac:	200022a4 	.word	0x200022a4
     bb0:	000009dd 	.word	0x000009dd
     bb4:	200022a0 	.word	0x200022a0
     bb8:	2000000c 	.word	0x2000000c
     bbc:	00005ebd 	.word	0x00005ebd

00000bc0 <artist_ultrasonic_update>:
	tcc_init(&(artist->tcc_instance), TCC0, &config);
	tcc_enable(&(artist->tcc_instance));
	*/
}

void artist_ultrasonic_update() {
     bc0:	b570      	push	{r4, r5, r6, lr}
	artist_front.center_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_center));
     bc2:	4e09      	ldr	r6, [pc, #36]	; (be8 <artist_ultrasonic_update+0x28>)
     bc4:	0030      	movs	r0, r6
     bc6:	4d09      	ldr	r5, [pc, #36]	; (bec <artist_ultrasonic_update+0x2c>)
     bc8:	47a8      	blx	r5
     bca:	0034      	movs	r4, r6
     bcc:	3cb4      	subs	r4, #180	; 0xb4
     bce:	61b0      	str	r0, [r6, #24]
	artist_front.right_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_right));
     bd0:	0020      	movs	r0, r4
     bd2:	30c4      	adds	r0, #196	; 0xc4
     bd4:	47a8      	blx	r5
     bd6:	23d4      	movs	r3, #212	; 0xd4
     bd8:	50e0      	str	r0, [r4, r3]
	artist_front.left_distance = artist_ultrasonic_get_value(&(artist_front.us_instance_left));
     bda:	0020      	movs	r0, r4
     bdc:	30bc      	adds	r0, #188	; 0xbc
     bde:	47a8      	blx	r5
     be0:	23d0      	movs	r3, #208	; 0xd0
     be2:	50e0      	str	r0, [r4, r3]
}
     be4:	bd70      	pop	{r4, r5, r6, pc}
     be6:	46c0      	nop			; (mov r8, r8)
     be8:	20000978 	.word	0x20000978
     bec:	00000749 	.word	0x00000749

00000bf0 <artist_scheduler_tc_configure>:

void artist_scheduler_tc_configure() {
     bf0:	b510      	push	{r4, lr}
     bf2:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     bf4:	aa01      	add	r2, sp, #4
     bf6:	2300      	movs	r3, #0
     bf8:	2100      	movs	r1, #0
     bfa:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     bfc:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     bfe:	2000      	movs	r0, #0
     c00:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     c02:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     c04:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     c06:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     c08:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     c0a:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     c0c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     c0e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     c10:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     c12:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     c14:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     c16:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
     c18:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     c1a:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     c1c:	8593      	strh	r3, [r2, #44]	; 0x2c
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     c1e:	3304      	adds	r3, #4
     c20:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_3;
     c22:	3b01      	subs	r3, #1
     c24:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024; //
     c26:	23e0      	movs	r3, #224	; 0xe0
     c28:	00db      	lsls	r3, r3, #3
     c2a:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = 50;
     c2c:	2132      	movs	r1, #50	; 0x32
     c2e:	2329      	movs	r3, #41	; 0x29
     c30:	54d1      	strb	r1, [r2, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 5;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	//! [setup_change_config]

	//! [20 Hz setup_set_config]
	tc_init(&(artist_front.tc_instance_timer), TC5, &config_tc);
     c32:	4c08      	ldr	r4, [pc, #32]	; (c54 <artist_scheduler_tc_configure+0x64>)
     c34:	4908      	ldr	r1, [pc, #32]	; (c58 <artist_scheduler_tc_configure+0x68>)
     c36:	0020      	movs	r0, r4
     c38:	4b08      	ldr	r3, [pc, #32]	; (c5c <artist_scheduler_tc_configure+0x6c>)
     c3a:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     c3c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     c3e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     c40:	b25b      	sxtb	r3, r3
     c42:	2b00      	cmp	r3, #0
     c44:	dbfb      	blt.n	c3e <artist_scheduler_tc_configure+0x4e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     c46:	8813      	ldrh	r3, [r2, #0]
     c48:	2102      	movs	r1, #2
     c4a:	430b      	orrs	r3, r1
     c4c:	8013      	strh	r3, [r2, #0]
	//! [setup_set_config]

	//! [setup_enable]
	tc_enable(&(artist_front.tc_instance_timer));
	//! [setup_enable]
}
     c4e:	b00e      	add	sp, #56	; 0x38
     c50:	bd10      	pop	{r4, pc}
     c52:	46c0      	nop			; (mov r8, r8)
     c54:	200008e0 	.word	0x200008e0
     c58:	42003400 	.word	0x42003400
     c5c:	0000294d 	.word	0x0000294d

00000c60 <do_state_maze>:


enum artist_state do_state_maze() {
     c60:	b510      	push	{r4, lr}
	// [ultra sonic]
	static uint16_t ultrasonic_counter		= 0;
	ultrasonic_counter ++;
     c62:	4a0e      	ldr	r2, [pc, #56]	; (c9c <do_state_maze+0x3c>)
     c64:	8813      	ldrh	r3, [r2, #0]
     c66:	3301      	adds	r3, #1
     c68:	b29b      	uxth	r3, r3
     c6a:	8013      	strh	r3, [r2, #0]
	if (ultrasonic_counter > 5) {
     c6c:	2b05      	cmp	r3, #5
     c6e:	d808      	bhi.n	c82 <do_state_maze+0x22>
	}
	
	
	
	static uint16_t maze_counter = 0;
	maze_counter ++;
     c70:	4a0b      	ldr	r2, [pc, #44]	; (ca0 <do_state_maze+0x40>)
     c72:	8813      	ldrh	r3, [r2, #0]
     c74:	3301      	adds	r3, #1
     c76:	b29b      	uxth	r3, r3
     c78:	8013      	strh	r3, [r2, #0]
	if (maze_counter > 10) {
     c7a:	2b0a      	cmp	r3, #10
     c7c:	d807      	bhi.n	c8e <do_state_maze+0x2e>
	#endif
	

	// ! [ultra sonic]
	return DOING_MAZE;
}
     c7e:	2001      	movs	r0, #1
     c80:	bd10      	pop	{r4, pc}
		artist_ultrasonic_update();
     c82:	4b08      	ldr	r3, [pc, #32]	; (ca4 <do_state_maze+0x44>)
     c84:	4798      	blx	r3
		ultrasonic_counter = 0;
     c86:	2200      	movs	r2, #0
     c88:	4b04      	ldr	r3, [pc, #16]	; (c9c <do_state_maze+0x3c>)
     c8a:	801a      	strh	r2, [r3, #0]
     c8c:	e7f0      	b.n	c70 <do_state_maze+0x10>
		artist_do_maze();
     c8e:	4b06      	ldr	r3, [pc, #24]	; (ca8 <do_state_maze+0x48>)
     c90:	4798      	blx	r3
		maze_counter = 0;
     c92:	2200      	movs	r2, #0
     c94:	4b02      	ldr	r3, [pc, #8]	; (ca0 <do_state_maze+0x40>)
     c96:	801a      	strh	r2, [r3, #0]
     c98:	e7f1      	b.n	c7e <do_state_maze+0x1e>
     c9a:	46c0      	nop			; (mov r8, r8)
     c9c:	2000023a 	.word	0x2000023a
     ca0:	20000238 	.word	0x20000238
     ca4:	00000bc1 	.word	0x00000bc1
     ca8:	0000012d 	.word	0x0000012d

00000cac <callbacks>:
enum artist_state do_state_tracing_line() { return TRACING_LINE; }
enum artist_state do_state_wait() {return WAIT; }

void callbacks (void) {
     cac:	b510      	push	{r4, lr}
	
	
	switch (artist_front.state) {
     cae:	23d8      	movs	r3, #216	; 0xd8
     cb0:	4a08      	ldr	r2, [pc, #32]	; (cd4 <callbacks+0x28>)
     cb2:	5cd3      	ldrb	r3, [r2, r3]
     cb4:	2b01      	cmp	r3, #1
     cb6:	d006      	beq.n	cc6 <callbacks+0x1a>
     cb8:	2b02      	cmp	r3, #2
     cba:	d009      	beq.n	cd0 <callbacks+0x24>
		artist_front.state = do_state_tracing_line();
		break;
		
		case WAIT:
		default : 
		artist_front.state = do_state_wait();
     cbc:	2100      	movs	r1, #0
     cbe:	23d8      	movs	r3, #216	; 0xd8
     cc0:	4a04      	ldr	r2, [pc, #16]	; (cd4 <callbacks+0x28>)
     cc2:	54d1      	strb	r1, [r2, r3]
	}
}
     cc4:	e004      	b.n	cd0 <callbacks+0x24>
		artist_front.state = do_state_maze();
     cc6:	4b04      	ldr	r3, [pc, #16]	; (cd8 <callbacks+0x2c>)
     cc8:	4798      	blx	r3
     cca:	23d8      	movs	r3, #216	; 0xd8
     ccc:	4a01      	ldr	r2, [pc, #4]	; (cd4 <callbacks+0x28>)
     cce:	54d0      	strb	r0, [r2, r3]
}
     cd0:	bd10      	pop	{r4, pc}
     cd2:	46c0      	nop			; (mov r8, r8)
     cd4:	200008c4 	.word	0x200008c4
     cd8:	00000c61 	.word	0x00000c61

00000cdc <artist_configure_tc_callbacks>:

void artist_configure_tc_callbacks(void)
{
     cdc:	b510      	push	{r4, lr}
	tc_register_callback(&(artist_front.tc_instance_timer), callbacks ,
     cde:	4c0d      	ldr	r4, [pc, #52]	; (d14 <artist_configure_tc_callbacks+0x38>)
     ce0:	2200      	movs	r2, #0
     ce2:	490d      	ldr	r1, [pc, #52]	; (d18 <artist_configure_tc_callbacks+0x3c>)
     ce4:	0020      	movs	r0, r4
     ce6:	4b0d      	ldr	r3, [pc, #52]	; (d1c <artist_configure_tc_callbacks+0x40>)
     ce8:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     cea:	6820      	ldr	r0, [r4, #0]
     cec:	3c1c      	subs	r4, #28
     cee:	4b0c      	ldr	r3, [pc, #48]	; (d20 <artist_configure_tc_callbacks+0x44>)
     cf0:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     cf2:	4b0c      	ldr	r3, [pc, #48]	; (d24 <artist_configure_tc_callbacks+0x48>)
     cf4:	5c1a      	ldrb	r2, [r3, r0]
     cf6:	231f      	movs	r3, #31
     cf8:	4013      	ands	r3, r2
     cfa:	2201      	movs	r2, #1
     cfc:	0011      	movs	r1, r2
     cfe:	4099      	lsls	r1, r3
     d00:	4b09      	ldr	r3, [pc, #36]	; (d28 <artist_configure_tc_callbacks+0x4c>)
     d02:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     d04:	2135      	movs	r1, #53	; 0x35
     d06:	5c63      	ldrb	r3, [r4, r1]
     d08:	2001      	movs	r0, #1
     d0a:	4303      	orrs	r3, r0
     d0c:	5463      	strb	r3, [r4, r1]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     d0e:	69e3      	ldr	r3, [r4, #28]
     d10:	735a      	strb	r2, [r3, #13]
	TC_CALLBACK_OVERFLOW);
	
	tc_enable_callback(&(artist_front.tc_instance_timer), TC_CALLBACK_OVERFLOW);
     d12:	bd10      	pop	{r4, pc}
     d14:	200008e0 	.word	0x200008e0
     d18:	00000cad 	.word	0x00000cad
     d1c:	0000284d 	.word	0x0000284d
     d20:	00002915 	.word	0x00002915
     d24:	0000ab3c 	.word	0x0000ab3c
     d28:	e000e100 	.word	0xe000e100

00000d2c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     d2c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     d2e:	2000      	movs	r0, #0
     d30:	4b08      	ldr	r3, [pc, #32]	; (d54 <delay_init+0x28>)
     d32:	4798      	blx	r3
     d34:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     d36:	4c08      	ldr	r4, [pc, #32]	; (d58 <delay_init+0x2c>)
     d38:	21fa      	movs	r1, #250	; 0xfa
     d3a:	0089      	lsls	r1, r1, #2
     d3c:	47a0      	blx	r4
     d3e:	4b07      	ldr	r3, [pc, #28]	; (d5c <delay_init+0x30>)
     d40:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     d42:	4907      	ldr	r1, [pc, #28]	; (d60 <delay_init+0x34>)
     d44:	0028      	movs	r0, r5
     d46:	47a0      	blx	r4
     d48:	4b06      	ldr	r3, [pc, #24]	; (d64 <delay_init+0x38>)
     d4a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     d4c:	2205      	movs	r2, #5
     d4e:	4b06      	ldr	r3, [pc, #24]	; (d68 <delay_init+0x3c>)
     d50:	601a      	str	r2, [r3, #0]
}
     d52:	bd70      	pop	{r4, r5, r6, pc}
     d54:	000025dd 	.word	0x000025dd
     d58:	00007eed 	.word	0x00007eed
     d5c:	20000000 	.word	0x20000000
     d60:	000f4240 	.word	0x000f4240
     d64:	20000004 	.word	0x20000004
     d68:	e000e010 	.word	0xe000e010

00000d6c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     d6c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     d6e:	4b08      	ldr	r3, [pc, #32]	; (d90 <delay_cycles_us+0x24>)
     d70:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     d72:	4a08      	ldr	r2, [pc, #32]	; (d94 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     d74:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d76:	2180      	movs	r1, #128	; 0x80
     d78:	0249      	lsls	r1, r1, #9
	while (n--) {
     d7a:	3801      	subs	r0, #1
     d7c:	d307      	bcc.n	d8e <delay_cycles_us+0x22>
	if (n > 0) {
     d7e:	2c00      	cmp	r4, #0
     d80:	d0fb      	beq.n	d7a <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     d82:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     d84:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d86:	6813      	ldr	r3, [r2, #0]
     d88:	420b      	tst	r3, r1
     d8a:	d0fc      	beq.n	d86 <delay_cycles_us+0x1a>
     d8c:	e7f5      	b.n	d7a <delay_cycles_us+0xe>
	}
}
     d8e:	bd30      	pop	{r4, r5, pc}
     d90:	20000004 	.word	0x20000004
     d94:	e000e010 	.word	0xe000e010

00000d98 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     d98:	4b0c      	ldr	r3, [pc, #48]	; (dcc <cpu_irq_enter_critical+0x34>)
     d9a:	681b      	ldr	r3, [r3, #0]
     d9c:	2b00      	cmp	r3, #0
     d9e:	d106      	bne.n	dae <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     da0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     da4:	2b00      	cmp	r3, #0
     da6:	d007      	beq.n	db8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     da8:	2200      	movs	r2, #0
     daa:	4b09      	ldr	r3, [pc, #36]	; (dd0 <cpu_irq_enter_critical+0x38>)
     dac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     dae:	4a07      	ldr	r2, [pc, #28]	; (dcc <cpu_irq_enter_critical+0x34>)
     db0:	6813      	ldr	r3, [r2, #0]
     db2:	3301      	adds	r3, #1
     db4:	6013      	str	r3, [r2, #0]
}
     db6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     db8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     dba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     dbe:	2200      	movs	r2, #0
     dc0:	4b04      	ldr	r3, [pc, #16]	; (dd4 <cpu_irq_enter_critical+0x3c>)
     dc2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     dc4:	3201      	adds	r2, #1
     dc6:	4b02      	ldr	r3, [pc, #8]	; (dd0 <cpu_irq_enter_critical+0x38>)
     dc8:	701a      	strb	r2, [r3, #0]
     dca:	e7f0      	b.n	dae <cpu_irq_enter_critical+0x16>
     dcc:	2000023c 	.word	0x2000023c
     dd0:	20000240 	.word	0x20000240
     dd4:	20000008 	.word	0x20000008

00000dd8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     dd8:	4b08      	ldr	r3, [pc, #32]	; (dfc <cpu_irq_leave_critical+0x24>)
     dda:	681a      	ldr	r2, [r3, #0]
     ddc:	3a01      	subs	r2, #1
     dde:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     de0:	681b      	ldr	r3, [r3, #0]
     de2:	2b00      	cmp	r3, #0
     de4:	d109      	bne.n	dfa <cpu_irq_leave_critical+0x22>
     de6:	4b06      	ldr	r3, [pc, #24]	; (e00 <cpu_irq_leave_critical+0x28>)
     de8:	781b      	ldrb	r3, [r3, #0]
     dea:	2b00      	cmp	r3, #0
     dec:	d005      	beq.n	dfa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     dee:	2201      	movs	r2, #1
     df0:	4b04      	ldr	r3, [pc, #16]	; (e04 <cpu_irq_leave_critical+0x2c>)
     df2:	701a      	strb	r2, [r3, #0]
     df4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     df8:	b662      	cpsie	i
	}
}
     dfa:	4770      	bx	lr
     dfc:	2000023c 	.word	0x2000023c
     e00:	20000240 	.word	0x20000240
     e04:	20000008 	.word	0x20000008

00000e08 <system_board_init>:




void system_board_init(void)
{
     e08:	b5f0      	push	{r4, r5, r6, r7, lr}
     e0a:	46c6      	mov	lr, r8
     e0c:	b500      	push	{lr}
     e0e:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     e10:	ac01      	add	r4, sp, #4
     e12:	2601      	movs	r6, #1
     e14:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     e16:	2700      	movs	r7, #0
     e18:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     e1a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     e1c:	0021      	movs	r1, r4
     e1e:	2013      	movs	r0, #19
     e20:	4d27      	ldr	r5, [pc, #156]	; (ec0 <system_board_init+0xb8>)
     e22:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     e24:	4b27      	ldr	r3, [pc, #156]	; (ec4 <system_board_init+0xbc>)
     e26:	4698      	mov	r8, r3
     e28:	2380      	movs	r3, #128	; 0x80
     e2a:	031b      	lsls	r3, r3, #12
     e2c:	4642      	mov	r2, r8
     e2e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e30:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     e32:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     e34:	0021      	movs	r1, r4
     e36:	201c      	movs	r0, #28
     e38:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
     e3a:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     e3c:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     e3e:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     e40:	0021      	movs	r1, r4
     e42:	2052      	movs	r0, #82	; 0x52
     e44:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     e46:	0021      	movs	r1, r4
     e48:	203e      	movs	r0, #62	; 0x3e
     e4a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     e4c:	0021      	movs	r1, r4
     e4e:	203f      	movs	r0, #63	; 0x3f
     e50:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     e52:	0021      	movs	r1, r4
     e54:	202f      	movs	r0, #47	; 0x2f
     e56:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     e58:	0021      	movs	r1, r4
     e5a:	2014      	movs	r0, #20
     e5c:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
     e5e:	2280      	movs	r2, #128	; 0x80
     e60:	02d2      	lsls	r2, r2, #11
     e62:	4b19      	ldr	r3, [pc, #100]	; (ec8 <system_board_init+0xc0>)
     e64:	619a      	str	r2, [r3, #24]
     e66:	4b19      	ldr	r3, [pc, #100]	; (ecc <system_board_init+0xc4>)
     e68:	2280      	movs	r2, #128	; 0x80
     e6a:	05d2      	lsls	r2, r2, #23
     e6c:	619a      	str	r2, [r3, #24]
     e6e:	2280      	movs	r2, #128	; 0x80
     e70:	0612      	lsls	r2, r2, #24
     e72:	619a      	str	r2, [r3, #24]
     e74:	2280      	movs	r2, #128	; 0x80
     e76:	0212      	lsls	r2, r2, #8
     e78:	619a      	str	r2, [r3, #24]
     e7a:	2380      	movs	r3, #128	; 0x80
     e7c:	035b      	lsls	r3, r3, #13
     e7e:	4642      	mov	r2, r8
     e80:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     e82:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     e84:	0021      	movs	r1, r4
     e86:	2053      	movs	r0, #83	; 0x53
     e88:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     e8a:	4a11      	ldr	r2, [pc, #68]	; (ed0 <system_board_init+0xc8>)
     e8c:	6a11      	ldr	r1, [r2, #32]
     e8e:	2380      	movs	r3, #128	; 0x80
     e90:	039b      	lsls	r3, r3, #14
     e92:	430b      	orrs	r3, r1
     e94:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     e96:	2204      	movs	r2, #4
     e98:	4b0e      	ldr	r3, [pc, #56]	; (ed4 <system_board_init+0xcc>)
     e9a:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e9c:	466b      	mov	r3, sp
     e9e:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     ea0:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     ea2:	2305      	movs	r3, #5
     ea4:	466a      	mov	r2, sp
     ea6:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     ea8:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     eaa:	4669      	mov	r1, sp
     eac:	2009      	movs	r0, #9
     eae:	4c0a      	ldr	r4, [pc, #40]	; (ed8 <system_board_init+0xd0>)
     eb0:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     eb2:	4669      	mov	r1, sp
     eb4:	200c      	movs	r0, #12
     eb6:	47a0      	blx	r4
#endif

}
     eb8:	b002      	add	sp, #8
     eba:	bc04      	pop	{r2}
     ebc:	4690      	mov	r8, r2
     ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ec0:	000010ad 	.word	0x000010ad
     ec4:	41004400 	.word	0x41004400
     ec8:	41004500 	.word	0x41004500
     ecc:	41004480 	.word	0x41004480
     ed0:	40000400 	.word	0x40000400
     ed4:	42005400 	.word	0x42005400
     ed8:	000027ed 	.word	0x000027ed

00000edc <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     edc:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     ede:	2a00      	cmp	r2, #0
     ee0:	d001      	beq.n	ee6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     ee2:	0018      	movs	r0, r3
     ee4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     ee6:	008b      	lsls	r3, r1, #2
     ee8:	4a06      	ldr	r2, [pc, #24]	; (f04 <extint_register_callback+0x28>)
     eea:	589b      	ldr	r3, [r3, r2]
     eec:	2b00      	cmp	r3, #0
     eee:	d003      	beq.n	ef8 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     ef0:	4283      	cmp	r3, r0
     ef2:	d005      	beq.n	f00 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     ef4:	231d      	movs	r3, #29
     ef6:	e7f4      	b.n	ee2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     ef8:	0089      	lsls	r1, r1, #2
     efa:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     efc:	2300      	movs	r3, #0
     efe:	e7f0      	b.n	ee2 <extint_register_callback+0x6>
		return STATUS_OK;
     f00:	2300      	movs	r3, #0
     f02:	e7ee      	b.n	ee2 <extint_register_callback+0x6>
     f04:	2000223c 	.word	0x2000223c

00000f08 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f08:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f0a:	2900      	cmp	r1, #0
     f0c:	d001      	beq.n	f12 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     f0e:	0018      	movs	r0, r3
     f10:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     f12:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     f14:	281f      	cmp	r0, #31
     f16:	d800      	bhi.n	f1a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     f18:	4a02      	ldr	r2, [pc, #8]	; (f24 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     f1a:	2301      	movs	r3, #1
     f1c:	4083      	lsls	r3, r0
     f1e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     f20:	2300      	movs	r3, #0
     f22:	e7f4      	b.n	f0e <extint_chan_enable_callback+0x6>
     f24:	40001800 	.word	0x40001800

00000f28 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     f28:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     f2a:	2900      	cmp	r1, #0
     f2c:	d001      	beq.n	f32 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     f2e:	0018      	movs	r0, r3
     f30:	4770      	bx	lr
		return NULL;
     f32:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     f34:	281f      	cmp	r0, #31
     f36:	d800      	bhi.n	f3a <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     f38:	4a02      	ldr	r2, [pc, #8]	; (f44 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     f3a:	2301      	movs	r3, #1
     f3c:	4083      	lsls	r3, r0
     f3e:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     f40:	2300      	movs	r3, #0
     f42:	e7f4      	b.n	f2e <extint_chan_disable_callback+0x6>
     f44:	40001800 	.word	0x40001800

00000f48 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     f48:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     f4a:	2200      	movs	r2, #0
     f4c:	4b10      	ldr	r3, [pc, #64]	; (f90 <EIC_Handler+0x48>)
     f4e:	701a      	strb	r2, [r3, #0]
     f50:	2300      	movs	r3, #0
     f52:	4910      	ldr	r1, [pc, #64]	; (f94 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     f54:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     f56:	4e10      	ldr	r6, [pc, #64]	; (f98 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     f58:	4c0d      	ldr	r4, [pc, #52]	; (f90 <EIC_Handler+0x48>)
     f5a:	e00a      	b.n	f72 <EIC_Handler+0x2a>
		return eics[eic_index];
     f5c:	490d      	ldr	r1, [pc, #52]	; (f94 <EIC_Handler+0x4c>)
     f5e:	e008      	b.n	f72 <EIC_Handler+0x2a>
     f60:	7823      	ldrb	r3, [r4, #0]
     f62:	3301      	adds	r3, #1
     f64:	b2db      	uxtb	r3, r3
     f66:	7023      	strb	r3, [r4, #0]
     f68:	2b0f      	cmp	r3, #15
     f6a:	d810      	bhi.n	f8e <EIC_Handler+0x46>
		return NULL;
     f6c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     f6e:	2b1f      	cmp	r3, #31
     f70:	d9f4      	bls.n	f5c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     f72:	0028      	movs	r0, r5
     f74:	4018      	ands	r0, r3
     f76:	2201      	movs	r2, #1
     f78:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     f7a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     f7c:	4210      	tst	r0, r2
     f7e:	d0ef      	beq.n	f60 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     f80:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     f82:	009b      	lsls	r3, r3, #2
     f84:	599b      	ldr	r3, [r3, r6]
     f86:	2b00      	cmp	r3, #0
     f88:	d0ea      	beq.n	f60 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     f8a:	4798      	blx	r3
     f8c:	e7e8      	b.n	f60 <EIC_Handler+0x18>
			}
		}
	}
}
     f8e:	bd70      	pop	{r4, r5, r6, pc}
     f90:	20002238 	.word	0x20002238
     f94:	40001800 	.word	0x40001800
     f98:	2000223c 	.word	0x2000223c

00000f9c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     f9c:	4a04      	ldr	r2, [pc, #16]	; (fb0 <_extint_enable+0x14>)
     f9e:	7813      	ldrb	r3, [r2, #0]
     fa0:	2102      	movs	r1, #2
     fa2:	430b      	orrs	r3, r1
     fa4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     fa6:	7853      	ldrb	r3, [r2, #1]
     fa8:	b25b      	sxtb	r3, r3
     faa:	2b00      	cmp	r3, #0
     fac:	dbfb      	blt.n	fa6 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     fae:	4770      	bx	lr
     fb0:	40001800 	.word	0x40001800

00000fb4 <_system_extint_init>:
{
     fb4:	b500      	push	{lr}
     fb6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     fb8:	4a12      	ldr	r2, [pc, #72]	; (1004 <_system_extint_init+0x50>)
     fba:	6993      	ldr	r3, [r2, #24]
     fbc:	2140      	movs	r1, #64	; 0x40
     fbe:	430b      	orrs	r3, r1
     fc0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     fc2:	a901      	add	r1, sp, #4
     fc4:	2300      	movs	r3, #0
     fc6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     fc8:	2005      	movs	r0, #5
     fca:	4b0f      	ldr	r3, [pc, #60]	; (1008 <_system_extint_init+0x54>)
     fcc:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     fce:	2005      	movs	r0, #5
     fd0:	4b0e      	ldr	r3, [pc, #56]	; (100c <_system_extint_init+0x58>)
     fd2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     fd4:	4a0e      	ldr	r2, [pc, #56]	; (1010 <_system_extint_init+0x5c>)
     fd6:	7813      	ldrb	r3, [r2, #0]
     fd8:	2101      	movs	r1, #1
     fda:	430b      	orrs	r3, r1
     fdc:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     fde:	7853      	ldrb	r3, [r2, #1]
     fe0:	b25b      	sxtb	r3, r3
     fe2:	2b00      	cmp	r3, #0
     fe4:	dbfb      	blt.n	fde <_system_extint_init+0x2a>
     fe6:	4b0b      	ldr	r3, [pc, #44]	; (1014 <_system_extint_init+0x60>)
     fe8:	0019      	movs	r1, r3
     fea:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     fec:	2200      	movs	r2, #0
     fee:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     ff0:	4299      	cmp	r1, r3
     ff2:	d1fc      	bne.n	fee <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ff4:	2210      	movs	r2, #16
     ff6:	4b08      	ldr	r3, [pc, #32]	; (1018 <_system_extint_init+0x64>)
     ff8:	601a      	str	r2, [r3, #0]
	_extint_enable();
     ffa:	4b08      	ldr	r3, [pc, #32]	; (101c <_system_extint_init+0x68>)
     ffc:	4798      	blx	r3
}
     ffe:	b003      	add	sp, #12
    1000:	bd00      	pop	{pc}
    1002:	46c0      	nop			; (mov r8, r8)
    1004:	40000400 	.word	0x40000400
    1008:	000026f5 	.word	0x000026f5
    100c:	00002669 	.word	0x00002669
    1010:	40001800 	.word	0x40001800
    1014:	2000223c 	.word	0x2000223c
    1018:	e000e100 	.word	0xe000e100
    101c:	00000f9d 	.word	0x00000f9d

00001020 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    1020:	2300      	movs	r3, #0
    1022:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    1024:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    1026:	2201      	movs	r2, #1
    1028:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    102a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    102c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    102e:	3302      	adds	r3, #2
    1030:	72c3      	strb	r3, [r0, #11]
}
    1032:	4770      	bx	lr

00001034 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    1034:	b5f0      	push	{r4, r5, r6, r7, lr}
    1036:	b083      	sub	sp, #12
    1038:	0005      	movs	r5, r0
    103a:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    103c:	a901      	add	r1, sp, #4
    103e:	2300      	movs	r3, #0
    1040:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    1042:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    1044:	7923      	ldrb	r3, [r4, #4]
    1046:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    1048:	7a23      	ldrb	r3, [r4, #8]
    104a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    104c:	7820      	ldrb	r0, [r4, #0]
    104e:	4b15      	ldr	r3, [pc, #84]	; (10a4 <extint_chan_set_config+0x70>)
    1050:	4798      	blx	r3
		return NULL;
    1052:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    1054:	2d1f      	cmp	r5, #31
    1056:	d800      	bhi.n	105a <extint_chan_set_config+0x26>
		return eics[eic_index];
    1058:	4813      	ldr	r0, [pc, #76]	; (10a8 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    105a:	2207      	movs	r2, #7
    105c:	402a      	ands	r2, r5
    105e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    1060:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    1062:	7aa3      	ldrb	r3, [r4, #10]
    1064:	2b00      	cmp	r3, #0
    1066:	d001      	beq.n	106c <extint_chan_set_config+0x38>
    1068:	2308      	movs	r3, #8
    106a:	431f      	orrs	r7, r3
    106c:	08eb      	lsrs	r3, r5, #3
    106e:	009b      	lsls	r3, r3, #2
    1070:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    1072:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    1074:	260f      	movs	r6, #15
    1076:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    1078:	43b1      	bics	r1, r6
			(new_config << config_pos);
    107a:	4097      	lsls	r7, r2
    107c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    107e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    1080:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    1082:	7a63      	ldrb	r3, [r4, #9]
    1084:	2b00      	cmp	r3, #0
    1086:	d106      	bne.n	1096 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    1088:	6943      	ldr	r3, [r0, #20]
    108a:	2201      	movs	r2, #1
    108c:	40aa      	lsls	r2, r5
    108e:	4393      	bics	r3, r2
    1090:	6143      	str	r3, [r0, #20]
	}
}
    1092:	b003      	add	sp, #12
    1094:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    1096:	6942      	ldr	r2, [r0, #20]
    1098:	2301      	movs	r3, #1
    109a:	40ab      	lsls	r3, r5
    109c:	4313      	orrs	r3, r2
    109e:	6143      	str	r3, [r0, #20]
    10a0:	e7f7      	b.n	1092 <extint_chan_set_config+0x5e>
    10a2:	46c0      	nop			; (mov r8, r8)
    10a4:	000027ed 	.word	0x000027ed
    10a8:	40001800 	.word	0x40001800

000010ac <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    10ac:	b500      	push	{lr}
    10ae:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    10b0:	ab01      	add	r3, sp, #4
    10b2:	2280      	movs	r2, #128	; 0x80
    10b4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    10b6:	780a      	ldrb	r2, [r1, #0]
    10b8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    10ba:	784a      	ldrb	r2, [r1, #1]
    10bc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    10be:	788a      	ldrb	r2, [r1, #2]
    10c0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    10c2:	0019      	movs	r1, r3
    10c4:	4b01      	ldr	r3, [pc, #4]	; (10cc <port_pin_set_config+0x20>)
    10c6:	4798      	blx	r3
}
    10c8:	b003      	add	sp, #12
    10ca:	bd00      	pop	{pc}
    10cc:	000027ed 	.word	0x000027ed

000010d0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    10d0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    10d2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    10d4:	2340      	movs	r3, #64	; 0x40
    10d6:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    10d8:	4281      	cmp	r1, r0
    10da:	d202      	bcs.n	10e2 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    10dc:	0018      	movs	r0, r3
    10de:	bd10      	pop	{r4, pc}
		baud_calculated++;
    10e0:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    10e2:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    10e4:	1c63      	adds	r3, r4, #1
    10e6:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    10e8:	4288      	cmp	r0, r1
    10ea:	d9f9      	bls.n	10e0 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    10ec:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    10ee:	2cff      	cmp	r4, #255	; 0xff
    10f0:	d8f4      	bhi.n	10dc <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    10f2:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    10f4:	2300      	movs	r3, #0
    10f6:	e7f1      	b.n	10dc <_sercom_get_sync_baud_val+0xc>

000010f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    10f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10fa:	46de      	mov	lr, fp
    10fc:	4657      	mov	r7, sl
    10fe:	464e      	mov	r6, r9
    1100:	4645      	mov	r5, r8
    1102:	b5e0      	push	{r5, r6, r7, lr}
    1104:	b089      	sub	sp, #36	; 0x24
    1106:	000c      	movs	r4, r1
    1108:	9205      	str	r2, [sp, #20]
    110a:	aa12      	add	r2, sp, #72	; 0x48
    110c:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    110e:	0005      	movs	r5, r0
    1110:	434d      	muls	r5, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1112:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1114:	42a5      	cmp	r5, r4
    1116:	d907      	bls.n	1128 <_sercom_get_async_baud_val+0x30>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1118:	0010      	movs	r0, r2
    111a:	b009      	add	sp, #36	; 0x24
    111c:	bc3c      	pop	{r2, r3, r4, r5}
    111e:	4690      	mov	r8, r2
    1120:	4699      	mov	r9, r3
    1122:	46a2      	mov	sl, r4
    1124:	46ab      	mov	fp, r5
    1126:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1128:	2b00      	cmp	r3, #0
    112a:	d155      	bne.n	11d8 <_sercom_get_async_baud_val+0xe0>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    112c:	0002      	movs	r2, r0
    112e:	0008      	movs	r0, r1
    1130:	2100      	movs	r1, #0
    1132:	4d63      	ldr	r5, [pc, #396]	; (12c0 <_sercom_get_async_baud_val+0x1c8>)
    1134:	47a8      	blx	r5
    1136:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1138:	0026      	movs	r6, r4
    113a:	2700      	movs	r7, #0
	uint64_t q = 0, r = 0, bit_shift;
    113c:	2300      	movs	r3, #0
    113e:	2400      	movs	r4, #0
    1140:	9300      	str	r3, [sp, #0]
    1142:	9401      	str	r4, [sp, #4]
    1144:	2200      	movs	r2, #0
    1146:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1148:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    114a:	2120      	movs	r1, #32
    114c:	468c      	mov	ip, r1
    114e:	391f      	subs	r1, #31
    1150:	9602      	str	r6, [sp, #8]
    1152:	9703      	str	r7, [sp, #12]
    1154:	e014      	b.n	1180 <_sercom_get_async_baud_val+0x88>
    1156:	4664      	mov	r4, ip
    1158:	1a24      	subs	r4, r4, r0
    115a:	000d      	movs	r5, r1
    115c:	40e5      	lsrs	r5, r4
    115e:	46a8      	mov	r8, r5
    1160:	e015      	b.n	118e <_sercom_get_async_baud_val+0x96>
			r = r - d;
    1162:	9c02      	ldr	r4, [sp, #8]
    1164:	9d03      	ldr	r5, [sp, #12]
    1166:	1b12      	subs	r2, r2, r4
    1168:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    116a:	464d      	mov	r5, r9
    116c:	9e00      	ldr	r6, [sp, #0]
    116e:	9f01      	ldr	r7, [sp, #4]
    1170:	4335      	orrs	r5, r6
    1172:	003c      	movs	r4, r7
    1174:	4646      	mov	r6, r8
    1176:	4334      	orrs	r4, r6
    1178:	9500      	str	r5, [sp, #0]
    117a:	9401      	str	r4, [sp, #4]
	for (i = 63; i >= 0; i--) {
    117c:	3801      	subs	r0, #1
    117e:	d31d      	bcc.n	11bc <_sercom_get_async_baud_val+0xc4>
		bit_shift = (uint64_t)1 << i;
    1180:	2420      	movs	r4, #32
    1182:	4264      	negs	r4, r4
    1184:	1904      	adds	r4, r0, r4
    1186:	d4e6      	bmi.n	1156 <_sercom_get_async_baud_val+0x5e>
    1188:	000d      	movs	r5, r1
    118a:	40a5      	lsls	r5, r4
    118c:	46a8      	mov	r8, r5
    118e:	000c      	movs	r4, r1
    1190:	4084      	lsls	r4, r0
    1192:	46a1      	mov	r9, r4
		r = r << 1;
    1194:	1892      	adds	r2, r2, r2
    1196:	415b      	adcs	r3, r3
    1198:	0014      	movs	r4, r2
    119a:	001d      	movs	r5, r3
		if (n & bit_shift) {
    119c:	4646      	mov	r6, r8
    119e:	465f      	mov	r7, fp
    11a0:	423e      	tst	r6, r7
    11a2:	d003      	beq.n	11ac <_sercom_get_async_baud_val+0xb4>
			r |= 0x01;
    11a4:	000e      	movs	r6, r1
    11a6:	4326      	orrs	r6, r4
    11a8:	0032      	movs	r2, r6
    11aa:	002b      	movs	r3, r5
		if (r >= d) {
    11ac:	9c02      	ldr	r4, [sp, #8]
    11ae:	9d03      	ldr	r5, [sp, #12]
    11b0:	429d      	cmp	r5, r3
    11b2:	d8e3      	bhi.n	117c <_sercom_get_async_baud_val+0x84>
    11b4:	d1d5      	bne.n	1162 <_sercom_get_async_baud_val+0x6a>
    11b6:	4294      	cmp	r4, r2
    11b8:	d8e0      	bhi.n	117c <_sercom_get_async_baud_val+0x84>
    11ba:	e7d2      	b.n	1162 <_sercom_get_async_baud_val+0x6a>
		scale = ((uint64_t)1 << SHIFT) - ratio;
    11bc:	2200      	movs	r2, #0
    11be:	2301      	movs	r3, #1
    11c0:	9800      	ldr	r0, [sp, #0]
    11c2:	9901      	ldr	r1, [sp, #4]
    11c4:	1a12      	subs	r2, r2, r0
    11c6:	418b      	sbcs	r3, r1
    11c8:	0019      	movs	r1, r3
		baud_calculated = (65536 * scale) >> SHIFT;
    11ca:	0c13      	lsrs	r3, r2, #16
    11cc:	040a      	lsls	r2, r1, #16
    11ce:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    11d0:	9b05      	ldr	r3, [sp, #20]
    11d2:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    11d4:	2200      	movs	r2, #0
    11d6:	e79f      	b.n	1118 <_sercom_get_async_baud_val+0x20>
	uint64_t baud_calculated = 0;
    11d8:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    11da:	2b01      	cmp	r3, #1
    11dc:	d1f8      	bne.n	11d0 <_sercom_get_async_baud_val+0xd8>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    11de:	0f63      	lsrs	r3, r4, #29
    11e0:	9304      	str	r3, [sp, #16]
    11e2:	00e3      	lsls	r3, r4, #3
    11e4:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    11e6:	000a      	movs	r2, r1
    11e8:	2300      	movs	r3, #0
    11ea:	2100      	movs	r1, #0
    11ec:	4c34      	ldr	r4, [pc, #208]	; (12c0 <_sercom_get_async_baud_val+0x1c8>)
    11ee:	47a0      	blx	r4
    11f0:	0004      	movs	r4, r0
    11f2:	000d      	movs	r5, r1
    11f4:	2300      	movs	r3, #0
    11f6:	469c      	mov	ip, r3
    11f8:	9306      	str	r3, [sp, #24]
		bit_shift = (uint64_t)1 << i;
    11fa:	3320      	adds	r3, #32
    11fc:	469b      	mov	fp, r3
    11fe:	2601      	movs	r6, #1
			if(baud_int < BAUD_INT_MAX) {
    1200:	4663      	mov	r3, ip
    1202:	9307      	str	r3, [sp, #28]
    1204:	e048      	b.n	1298 <_sercom_get_async_baud_val+0x1a0>
		bit_shift = (uint64_t)1 << i;
    1206:	4659      	mov	r1, fp
    1208:	1bc9      	subs	r1, r1, r7
    120a:	0030      	movs	r0, r6
    120c:	40c8      	lsrs	r0, r1
    120e:	4682      	mov	sl, r0
    1210:	e010      	b.n	1234 <_sercom_get_async_baud_val+0x13c>
			r = r - d;
    1212:	9800      	ldr	r0, [sp, #0]
    1214:	9901      	ldr	r1, [sp, #4]
    1216:	1a12      	subs	r2, r2, r0
    1218:	418b      	sbcs	r3, r1
			q |= bit_shift;
    121a:	9902      	ldr	r1, [sp, #8]
    121c:	4648      	mov	r0, r9
    121e:	4301      	orrs	r1, r0
    1220:	9102      	str	r1, [sp, #8]
	for (i = 63; i >= 0; i--) {
    1222:	3f01      	subs	r7, #1
    1224:	d325      	bcc.n	1272 <_sercom_get_async_baud_val+0x17a>
		bit_shift = (uint64_t)1 << i;
    1226:	2120      	movs	r1, #32
    1228:	4249      	negs	r1, r1
    122a:	1879      	adds	r1, r7, r1
    122c:	d4eb      	bmi.n	1206 <_sercom_get_async_baud_val+0x10e>
    122e:	0030      	movs	r0, r6
    1230:	4088      	lsls	r0, r1
    1232:	4682      	mov	sl, r0
    1234:	0031      	movs	r1, r6
    1236:	40b9      	lsls	r1, r7
    1238:	4689      	mov	r9, r1
		r = r << 1;
    123a:	1892      	adds	r2, r2, r2
    123c:	415b      	adcs	r3, r3
    123e:	0010      	movs	r0, r2
    1240:	0019      	movs	r1, r3
		if (n & bit_shift) {
    1242:	4644      	mov	r4, r8
    1244:	464d      	mov	r5, r9
    1246:	402c      	ands	r4, r5
    1248:	46a4      	mov	ip, r4
    124a:	4654      	mov	r4, sl
    124c:	9d04      	ldr	r5, [sp, #16]
    124e:	402c      	ands	r4, r5
    1250:	46a2      	mov	sl, r4
    1252:	4664      	mov	r4, ip
    1254:	4655      	mov	r5, sl
    1256:	432c      	orrs	r4, r5
    1258:	d003      	beq.n	1262 <_sercom_get_async_baud_val+0x16a>
			r |= 0x01;
    125a:	0034      	movs	r4, r6
    125c:	4304      	orrs	r4, r0
    125e:	0022      	movs	r2, r4
    1260:	000b      	movs	r3, r1
		if (r >= d) {
    1262:	9800      	ldr	r0, [sp, #0]
    1264:	9901      	ldr	r1, [sp, #4]
    1266:	4299      	cmp	r1, r3
    1268:	d8db      	bhi.n	1222 <_sercom_get_async_baud_val+0x12a>
    126a:	d1d2      	bne.n	1212 <_sercom_get_async_baud_val+0x11a>
    126c:	4290      	cmp	r0, r2
    126e:	d8d8      	bhi.n	1222 <_sercom_get_async_baud_val+0x12a>
    1270:	e7cf      	b.n	1212 <_sercom_get_async_baud_val+0x11a>
    1272:	9c00      	ldr	r4, [sp, #0]
    1274:	9d01      	ldr	r5, [sp, #4]
			baud_int -= baud_fp;
    1276:	9902      	ldr	r1, [sp, #8]
    1278:	9a07      	ldr	r2, [sp, #28]
    127a:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    127c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    127e:	4911      	ldr	r1, [pc, #68]	; (12c4 <_sercom_get_async_baud_val+0x1cc>)
    1280:	428b      	cmp	r3, r1
    1282:	d914      	bls.n	12ae <_sercom_get_async_baud_val+0x1b6>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1284:	9b06      	ldr	r3, [sp, #24]
    1286:	3301      	adds	r3, #1
    1288:	b2db      	uxtb	r3, r3
    128a:	0019      	movs	r1, r3
    128c:	9306      	str	r3, [sp, #24]
    128e:	0013      	movs	r3, r2
    1290:	3301      	adds	r3, #1
    1292:	9307      	str	r3, [sp, #28]
    1294:	2908      	cmp	r1, #8
    1296:	d008      	beq.n	12aa <_sercom_get_async_baud_val+0x1b2>
	uint64_t q = 0, r = 0, bit_shift;
    1298:	2300      	movs	r3, #0
    129a:	9302      	str	r3, [sp, #8]
    129c:	2200      	movs	r2, #0
    129e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    12a0:	213f      	movs	r1, #63	; 0x3f
    12a2:	9400      	str	r4, [sp, #0]
    12a4:	9501      	str	r5, [sp, #4]
    12a6:	000f      	movs	r7, r1
    12a8:	e7bd      	b.n	1226 <_sercom_get_async_baud_val+0x12e>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    12aa:	2240      	movs	r2, #64	; 0x40
    12ac:	e734      	b.n	1118 <_sercom_get_async_baud_val+0x20>
    12ae:	2240      	movs	r2, #64	; 0x40
		if(baud_fp == BAUD_FP_MAX) {
    12b0:	9906      	ldr	r1, [sp, #24]
    12b2:	2908      	cmp	r1, #8
    12b4:	d100      	bne.n	12b8 <_sercom_get_async_baud_val+0x1c0>
    12b6:	e72f      	b.n	1118 <_sercom_get_async_baud_val+0x20>
		baud_calculated = baud_int | (baud_fp << 13);
    12b8:	034a      	lsls	r2, r1, #13
    12ba:	431a      	orrs	r2, r3
    12bc:	e788      	b.n	11d0 <_sercom_get_async_baud_val+0xd8>
    12be:	46c0      	nop			; (mov r8, r8)
    12c0:	000082c9 	.word	0x000082c9
    12c4:	00001fff 	.word	0x00001fff

000012c8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    12c8:	b510      	push	{r4, lr}
    12ca:	b082      	sub	sp, #8
    12cc:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    12ce:	4b0e      	ldr	r3, [pc, #56]	; (1308 <sercom_set_gclk_generator+0x40>)
    12d0:	781b      	ldrb	r3, [r3, #0]
    12d2:	2b00      	cmp	r3, #0
    12d4:	d007      	beq.n	12e6 <sercom_set_gclk_generator+0x1e>
    12d6:	2900      	cmp	r1, #0
    12d8:	d105      	bne.n	12e6 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    12da:	4b0b      	ldr	r3, [pc, #44]	; (1308 <sercom_set_gclk_generator+0x40>)
    12dc:	785b      	ldrb	r3, [r3, #1]
    12de:	4283      	cmp	r3, r0
    12e0:	d010      	beq.n	1304 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    12e2:	201d      	movs	r0, #29
    12e4:	e00c      	b.n	1300 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    12e6:	a901      	add	r1, sp, #4
    12e8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    12ea:	2013      	movs	r0, #19
    12ec:	4b07      	ldr	r3, [pc, #28]	; (130c <sercom_set_gclk_generator+0x44>)
    12ee:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    12f0:	2013      	movs	r0, #19
    12f2:	4b07      	ldr	r3, [pc, #28]	; (1310 <sercom_set_gclk_generator+0x48>)
    12f4:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    12f6:	4b04      	ldr	r3, [pc, #16]	; (1308 <sercom_set_gclk_generator+0x40>)
    12f8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    12fa:	2201      	movs	r2, #1
    12fc:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    12fe:	2000      	movs	r0, #0
}
    1300:	b002      	add	sp, #8
    1302:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1304:	2000      	movs	r0, #0
    1306:	e7fb      	b.n	1300 <sercom_set_gclk_generator+0x38>
    1308:	20000244 	.word	0x20000244
    130c:	000026f5 	.word	0x000026f5
    1310:	00002669 	.word	0x00002669

00001314 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1314:	4b40      	ldr	r3, [pc, #256]	; (1418 <_sercom_get_default_pad+0x104>)
    1316:	4298      	cmp	r0, r3
    1318:	d031      	beq.n	137e <_sercom_get_default_pad+0x6a>
    131a:	d90a      	bls.n	1332 <_sercom_get_default_pad+0x1e>
    131c:	4b3f      	ldr	r3, [pc, #252]	; (141c <_sercom_get_default_pad+0x108>)
    131e:	4298      	cmp	r0, r3
    1320:	d04d      	beq.n	13be <_sercom_get_default_pad+0xaa>
    1322:	4b3f      	ldr	r3, [pc, #252]	; (1420 <_sercom_get_default_pad+0x10c>)
    1324:	4298      	cmp	r0, r3
    1326:	d05a      	beq.n	13de <_sercom_get_default_pad+0xca>
    1328:	4b3e      	ldr	r3, [pc, #248]	; (1424 <_sercom_get_default_pad+0x110>)
    132a:	4298      	cmp	r0, r3
    132c:	d037      	beq.n	139e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    132e:	2000      	movs	r0, #0
}
    1330:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1332:	4b3d      	ldr	r3, [pc, #244]	; (1428 <_sercom_get_default_pad+0x114>)
    1334:	4298      	cmp	r0, r3
    1336:	d00c      	beq.n	1352 <_sercom_get_default_pad+0x3e>
    1338:	4b3c      	ldr	r3, [pc, #240]	; (142c <_sercom_get_default_pad+0x118>)
    133a:	4298      	cmp	r0, r3
    133c:	d1f7      	bne.n	132e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    133e:	2901      	cmp	r1, #1
    1340:	d017      	beq.n	1372 <_sercom_get_default_pad+0x5e>
    1342:	2900      	cmp	r1, #0
    1344:	d05d      	beq.n	1402 <_sercom_get_default_pad+0xee>
    1346:	2902      	cmp	r1, #2
    1348:	d015      	beq.n	1376 <_sercom_get_default_pad+0x62>
    134a:	2903      	cmp	r1, #3
    134c:	d015      	beq.n	137a <_sercom_get_default_pad+0x66>
	return 0;
    134e:	2000      	movs	r0, #0
    1350:	e7ee      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1352:	2901      	cmp	r1, #1
    1354:	d007      	beq.n	1366 <_sercom_get_default_pad+0x52>
    1356:	2900      	cmp	r1, #0
    1358:	d051      	beq.n	13fe <_sercom_get_default_pad+0xea>
    135a:	2902      	cmp	r1, #2
    135c:	d005      	beq.n	136a <_sercom_get_default_pad+0x56>
    135e:	2903      	cmp	r1, #3
    1360:	d005      	beq.n	136e <_sercom_get_default_pad+0x5a>
	return 0;
    1362:	2000      	movs	r0, #0
    1364:	e7e4      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1366:	4832      	ldr	r0, [pc, #200]	; (1430 <_sercom_get_default_pad+0x11c>)
    1368:	e7e2      	b.n	1330 <_sercom_get_default_pad+0x1c>
    136a:	4832      	ldr	r0, [pc, #200]	; (1434 <_sercom_get_default_pad+0x120>)
    136c:	e7e0      	b.n	1330 <_sercom_get_default_pad+0x1c>
    136e:	4832      	ldr	r0, [pc, #200]	; (1438 <_sercom_get_default_pad+0x124>)
    1370:	e7de      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1372:	4832      	ldr	r0, [pc, #200]	; (143c <_sercom_get_default_pad+0x128>)
    1374:	e7dc      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1376:	4832      	ldr	r0, [pc, #200]	; (1440 <_sercom_get_default_pad+0x12c>)
    1378:	e7da      	b.n	1330 <_sercom_get_default_pad+0x1c>
    137a:	4832      	ldr	r0, [pc, #200]	; (1444 <_sercom_get_default_pad+0x130>)
    137c:	e7d8      	b.n	1330 <_sercom_get_default_pad+0x1c>
    137e:	2901      	cmp	r1, #1
    1380:	d007      	beq.n	1392 <_sercom_get_default_pad+0x7e>
    1382:	2900      	cmp	r1, #0
    1384:	d03f      	beq.n	1406 <_sercom_get_default_pad+0xf2>
    1386:	2902      	cmp	r1, #2
    1388:	d005      	beq.n	1396 <_sercom_get_default_pad+0x82>
    138a:	2903      	cmp	r1, #3
    138c:	d005      	beq.n	139a <_sercom_get_default_pad+0x86>
	return 0;
    138e:	2000      	movs	r0, #0
    1390:	e7ce      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1392:	482d      	ldr	r0, [pc, #180]	; (1448 <_sercom_get_default_pad+0x134>)
    1394:	e7cc      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1396:	482d      	ldr	r0, [pc, #180]	; (144c <_sercom_get_default_pad+0x138>)
    1398:	e7ca      	b.n	1330 <_sercom_get_default_pad+0x1c>
    139a:	482d      	ldr	r0, [pc, #180]	; (1450 <_sercom_get_default_pad+0x13c>)
    139c:	e7c8      	b.n	1330 <_sercom_get_default_pad+0x1c>
    139e:	2901      	cmp	r1, #1
    13a0:	d007      	beq.n	13b2 <_sercom_get_default_pad+0x9e>
    13a2:	2900      	cmp	r1, #0
    13a4:	d031      	beq.n	140a <_sercom_get_default_pad+0xf6>
    13a6:	2902      	cmp	r1, #2
    13a8:	d005      	beq.n	13b6 <_sercom_get_default_pad+0xa2>
    13aa:	2903      	cmp	r1, #3
    13ac:	d005      	beq.n	13ba <_sercom_get_default_pad+0xa6>
	return 0;
    13ae:	2000      	movs	r0, #0
    13b0:	e7be      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13b2:	4828      	ldr	r0, [pc, #160]	; (1454 <_sercom_get_default_pad+0x140>)
    13b4:	e7bc      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13b6:	4828      	ldr	r0, [pc, #160]	; (1458 <_sercom_get_default_pad+0x144>)
    13b8:	e7ba      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13ba:	4828      	ldr	r0, [pc, #160]	; (145c <_sercom_get_default_pad+0x148>)
    13bc:	e7b8      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13be:	2901      	cmp	r1, #1
    13c0:	d007      	beq.n	13d2 <_sercom_get_default_pad+0xbe>
    13c2:	2900      	cmp	r1, #0
    13c4:	d023      	beq.n	140e <_sercom_get_default_pad+0xfa>
    13c6:	2902      	cmp	r1, #2
    13c8:	d005      	beq.n	13d6 <_sercom_get_default_pad+0xc2>
    13ca:	2903      	cmp	r1, #3
    13cc:	d005      	beq.n	13da <_sercom_get_default_pad+0xc6>
	return 0;
    13ce:	2000      	movs	r0, #0
    13d0:	e7ae      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13d2:	4823      	ldr	r0, [pc, #140]	; (1460 <_sercom_get_default_pad+0x14c>)
    13d4:	e7ac      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13d6:	4823      	ldr	r0, [pc, #140]	; (1464 <_sercom_get_default_pad+0x150>)
    13d8:	e7aa      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13da:	4823      	ldr	r0, [pc, #140]	; (1468 <_sercom_get_default_pad+0x154>)
    13dc:	e7a8      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13de:	2901      	cmp	r1, #1
    13e0:	d007      	beq.n	13f2 <_sercom_get_default_pad+0xde>
    13e2:	2900      	cmp	r1, #0
    13e4:	d015      	beq.n	1412 <_sercom_get_default_pad+0xfe>
    13e6:	2902      	cmp	r1, #2
    13e8:	d005      	beq.n	13f6 <_sercom_get_default_pad+0xe2>
    13ea:	2903      	cmp	r1, #3
    13ec:	d005      	beq.n	13fa <_sercom_get_default_pad+0xe6>
	return 0;
    13ee:	2000      	movs	r0, #0
    13f0:	e79e      	b.n	1330 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    13f2:	481e      	ldr	r0, [pc, #120]	; (146c <_sercom_get_default_pad+0x158>)
    13f4:	e79c      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13f6:	481e      	ldr	r0, [pc, #120]	; (1470 <_sercom_get_default_pad+0x15c>)
    13f8:	e79a      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13fa:	481e      	ldr	r0, [pc, #120]	; (1474 <_sercom_get_default_pad+0x160>)
    13fc:	e798      	b.n	1330 <_sercom_get_default_pad+0x1c>
    13fe:	481e      	ldr	r0, [pc, #120]	; (1478 <_sercom_get_default_pad+0x164>)
    1400:	e796      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1402:	2003      	movs	r0, #3
    1404:	e794      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1406:	481d      	ldr	r0, [pc, #116]	; (147c <_sercom_get_default_pad+0x168>)
    1408:	e792      	b.n	1330 <_sercom_get_default_pad+0x1c>
    140a:	481d      	ldr	r0, [pc, #116]	; (1480 <_sercom_get_default_pad+0x16c>)
    140c:	e790      	b.n	1330 <_sercom_get_default_pad+0x1c>
    140e:	481d      	ldr	r0, [pc, #116]	; (1484 <_sercom_get_default_pad+0x170>)
    1410:	e78e      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1412:	481d      	ldr	r0, [pc, #116]	; (1488 <_sercom_get_default_pad+0x174>)
    1414:	e78c      	b.n	1330 <_sercom_get_default_pad+0x1c>
    1416:	46c0      	nop			; (mov r8, r8)
    1418:	42001000 	.word	0x42001000
    141c:	42001800 	.word	0x42001800
    1420:	42001c00 	.word	0x42001c00
    1424:	42001400 	.word	0x42001400
    1428:	42000800 	.word	0x42000800
    142c:	42000c00 	.word	0x42000c00
    1430:	00050003 	.word	0x00050003
    1434:	00060003 	.word	0x00060003
    1438:	00070003 	.word	0x00070003
    143c:	00010003 	.word	0x00010003
    1440:	001e0003 	.word	0x001e0003
    1444:	001f0003 	.word	0x001f0003
    1448:	000d0002 	.word	0x000d0002
    144c:	000e0002 	.word	0x000e0002
    1450:	000f0002 	.word	0x000f0002
    1454:	00110003 	.word	0x00110003
    1458:	00120003 	.word	0x00120003
    145c:	00130003 	.word	0x00130003
    1460:	003f0005 	.word	0x003f0005
    1464:	003e0005 	.word	0x003e0005
    1468:	00520005 	.word	0x00520005
    146c:	00170003 	.word	0x00170003
    1470:	00180003 	.word	0x00180003
    1474:	00190003 	.word	0x00190003
    1478:	00040003 	.word	0x00040003
    147c:	000c0002 	.word	0x000c0002
    1480:	00100003 	.word	0x00100003
    1484:	00530005 	.word	0x00530005
    1488:	00160003 	.word	0x00160003

0000148c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    148c:	b530      	push	{r4, r5, lr}
    148e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1490:	4b0b      	ldr	r3, [pc, #44]	; (14c0 <_sercom_get_sercom_inst_index+0x34>)
    1492:	466a      	mov	r2, sp
    1494:	cb32      	ldmia	r3!, {r1, r4, r5}
    1496:	c232      	stmia	r2!, {r1, r4, r5}
    1498:	cb32      	ldmia	r3!, {r1, r4, r5}
    149a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    149c:	9b00      	ldr	r3, [sp, #0]
    149e:	4283      	cmp	r3, r0
    14a0:	d00b      	beq.n	14ba <_sercom_get_sercom_inst_index+0x2e>
    14a2:	2301      	movs	r3, #1
    14a4:	009a      	lsls	r2, r3, #2
    14a6:	4669      	mov	r1, sp
    14a8:	5852      	ldr	r2, [r2, r1]
    14aa:	4282      	cmp	r2, r0
    14ac:	d006      	beq.n	14bc <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14ae:	3301      	adds	r3, #1
    14b0:	2b06      	cmp	r3, #6
    14b2:	d1f7      	bne.n	14a4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    14b4:	2000      	movs	r0, #0
}
    14b6:	b007      	add	sp, #28
    14b8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14ba:	2300      	movs	r3, #0
			return i;
    14bc:	b2d8      	uxtb	r0, r3
    14be:	e7fa      	b.n	14b6 <_sercom_get_sercom_inst_index+0x2a>
    14c0:	0000ab40 	.word	0x0000ab40

000014c4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    14c4:	4770      	bx	lr
	...

000014c8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    14c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    14ca:	4b0a      	ldr	r3, [pc, #40]	; (14f4 <_sercom_set_handler+0x2c>)
    14cc:	781b      	ldrb	r3, [r3, #0]
    14ce:	2b00      	cmp	r3, #0
    14d0:	d10c      	bne.n	14ec <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14d2:	4f09      	ldr	r7, [pc, #36]	; (14f8 <_sercom_set_handler+0x30>)
    14d4:	4e09      	ldr	r6, [pc, #36]	; (14fc <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    14d6:	4d0a      	ldr	r5, [pc, #40]	; (1500 <_sercom_set_handler+0x38>)
    14d8:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14da:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    14dc:	195a      	adds	r2, r3, r5
    14de:	6014      	str	r4, [r2, #0]
    14e0:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14e2:	2b18      	cmp	r3, #24
    14e4:	d1f9      	bne.n	14da <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    14e6:	2201      	movs	r2, #1
    14e8:	4b02      	ldr	r3, [pc, #8]	; (14f4 <_sercom_set_handler+0x2c>)
    14ea:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    14ec:	0080      	lsls	r0, r0, #2
    14ee:	4b02      	ldr	r3, [pc, #8]	; (14f8 <_sercom_set_handler+0x30>)
    14f0:	50c1      	str	r1, [r0, r3]
}
    14f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14f4:	20000246 	.word	0x20000246
    14f8:	20000248 	.word	0x20000248
    14fc:	000014c5 	.word	0x000014c5
    1500:	2000227c 	.word	0x2000227c

00001504 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1504:	b500      	push	{lr}
    1506:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1508:	2309      	movs	r3, #9
    150a:	466a      	mov	r2, sp
    150c:	7013      	strb	r3, [r2, #0]
    150e:	3301      	adds	r3, #1
    1510:	7053      	strb	r3, [r2, #1]
    1512:	3301      	adds	r3, #1
    1514:	7093      	strb	r3, [r2, #2]
    1516:	3301      	adds	r3, #1
    1518:	70d3      	strb	r3, [r2, #3]
    151a:	3301      	adds	r3, #1
    151c:	7113      	strb	r3, [r2, #4]
    151e:	3301      	adds	r3, #1
    1520:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1522:	4b03      	ldr	r3, [pc, #12]	; (1530 <_sercom_get_interrupt_vector+0x2c>)
    1524:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1526:	466b      	mov	r3, sp
    1528:	5618      	ldrsb	r0, [r3, r0]
}
    152a:	b003      	add	sp, #12
    152c:	bd00      	pop	{pc}
    152e:	46c0      	nop			; (mov r8, r8)
    1530:	0000148d 	.word	0x0000148d

00001534 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1534:	b510      	push	{r4, lr}
    1536:	4b02      	ldr	r3, [pc, #8]	; (1540 <SERCOM0_Handler+0xc>)
    1538:	681b      	ldr	r3, [r3, #0]
    153a:	2000      	movs	r0, #0
    153c:	4798      	blx	r3
    153e:	bd10      	pop	{r4, pc}
    1540:	20000248 	.word	0x20000248

00001544 <SERCOM1_Handler>:
    1544:	b510      	push	{r4, lr}
    1546:	4b02      	ldr	r3, [pc, #8]	; (1550 <SERCOM1_Handler+0xc>)
    1548:	685b      	ldr	r3, [r3, #4]
    154a:	2001      	movs	r0, #1
    154c:	4798      	blx	r3
    154e:	bd10      	pop	{r4, pc}
    1550:	20000248 	.word	0x20000248

00001554 <SERCOM2_Handler>:
    1554:	b510      	push	{r4, lr}
    1556:	4b02      	ldr	r3, [pc, #8]	; (1560 <SERCOM2_Handler+0xc>)
    1558:	689b      	ldr	r3, [r3, #8]
    155a:	2002      	movs	r0, #2
    155c:	4798      	blx	r3
    155e:	bd10      	pop	{r4, pc}
    1560:	20000248 	.word	0x20000248

00001564 <SERCOM3_Handler>:
    1564:	b510      	push	{r4, lr}
    1566:	4b02      	ldr	r3, [pc, #8]	; (1570 <SERCOM3_Handler+0xc>)
    1568:	68db      	ldr	r3, [r3, #12]
    156a:	2003      	movs	r0, #3
    156c:	4798      	blx	r3
    156e:	bd10      	pop	{r4, pc}
    1570:	20000248 	.word	0x20000248

00001574 <SERCOM4_Handler>:
    1574:	b510      	push	{r4, lr}
    1576:	4b02      	ldr	r3, [pc, #8]	; (1580 <SERCOM4_Handler+0xc>)
    1578:	691b      	ldr	r3, [r3, #16]
    157a:	2004      	movs	r0, #4
    157c:	4798      	blx	r3
    157e:	bd10      	pop	{r4, pc}
    1580:	20000248 	.word	0x20000248

00001584 <SERCOM5_Handler>:
    1584:	b510      	push	{r4, lr}
    1586:	4b02      	ldr	r3, [pc, #8]	; (1590 <SERCOM5_Handler+0xc>)
    1588:	695b      	ldr	r3, [r3, #20]
    158a:	2005      	movs	r0, #5
    158c:	4798      	blx	r3
    158e:	bd10      	pop	{r4, pc}
    1590:	20000248 	.word	0x20000248

00001594 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1594:	b5f0      	push	{r4, r5, r6, r7, lr}
    1596:	46d6      	mov	lr, sl
    1598:	464f      	mov	r7, r9
    159a:	b580      	push	{r7, lr}
    159c:	b08b      	sub	sp, #44	; 0x2c
    159e:	4681      	mov	r9, r0
    15a0:	000f      	movs	r7, r1
    15a2:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    15a4:	0003      	movs	r3, r0
    15a6:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    15a8:	680b      	ldr	r3, [r1, #0]
    15aa:	079b      	lsls	r3, r3, #30
    15ac:	d409      	bmi.n	15c2 <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    15ae:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    15b0:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    15b2:	07db      	lsls	r3, r3, #31
    15b4:	d400      	bmi.n	15b8 <spi_init+0x24>
    15b6:	e098      	b.n	16ea <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    15b8:	b00b      	add	sp, #44	; 0x2c
    15ba:	bc0c      	pop	{r2, r3}
    15bc:	4691      	mov	r9, r2
    15be:	469a      	mov	sl, r3
    15c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    15c2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15c4:	9305      	str	r3, [sp, #20]
    15c6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    15c8:	9306      	str	r3, [sp, #24]
    15ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
    15cc:	9307      	str	r3, [sp, #28]
    15ce:	6b53      	ldr	r3, [r2, #52]	; 0x34
    15d0:	9308      	str	r3, [sp, #32]
    15d2:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    15d4:	ab05      	add	r3, sp, #20
    15d6:	9301      	str	r3, [sp, #4]
    15d8:	e00a      	b.n	15f0 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    15da:	0038      	movs	r0, r7
    15dc:	4b93      	ldr	r3, [pc, #588]	; (182c <spi_init+0x298>)
    15de:	4798      	blx	r3
    15e0:	e00c      	b.n	15fc <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    15e2:	230f      	movs	r3, #15
    15e4:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    15e6:	4281      	cmp	r1, r0
    15e8:	d12d      	bne.n	1646 <spi_init+0xb2>
    15ea:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    15ec:	2e04      	cmp	r6, #4
    15ee:	d02f      	beq.n	1650 <spi_init+0xbc>
    15f0:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    15f2:	00b3      	lsls	r3, r6, #2
    15f4:	9a01      	ldr	r2, [sp, #4]
    15f6:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    15f8:	2800      	cmp	r0, #0
    15fa:	d0ee      	beq.n	15da <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    15fc:	1c43      	adds	r3, r0, #1
    15fe:	d0f4      	beq.n	15ea <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    1600:	0401      	lsls	r1, r0, #16
    1602:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1604:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    1606:	b2c3      	uxtb	r3, r0
    1608:	469c      	mov	ip, r3
		return NULL;
    160a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    160c:	0602      	lsls	r2, r0, #24
    160e:	d405      	bmi.n	161c <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    1610:	4663      	mov	r3, ip
    1612:	095b      	lsrs	r3, r3, #5
    1614:	01db      	lsls	r3, r3, #7
    1616:	4a86      	ldr	r2, [pc, #536]	; (1830 <spi_init+0x29c>)
    1618:	4692      	mov	sl, r2
    161a:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    161c:	221f      	movs	r2, #31
    161e:	4660      	mov	r0, ip
    1620:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    1622:	1898      	adds	r0, r3, r2
    1624:	3040      	adds	r0, #64	; 0x40
    1626:	7800      	ldrb	r0, [r0, #0]
    1628:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    162a:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    162c:	4655      	mov	r5, sl
    162e:	07ed      	lsls	r5, r5, #31
    1630:	d5d9      	bpl.n	15e6 <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    1632:	0852      	lsrs	r2, r2, #1
    1634:	189b      	adds	r3, r3, r2
    1636:	3330      	adds	r3, #48	; 0x30
    1638:	7818      	ldrb	r0, [r3, #0]
    163a:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    163c:	4663      	mov	r3, ip
    163e:	07db      	lsls	r3, r3, #31
    1640:	d5cf      	bpl.n	15e2 <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    1642:	0900      	lsrs	r0, r0, #4
    1644:	e7cf      	b.n	15e6 <spi_init+0x52>
			module->hw = NULL;
    1646:	2300      	movs	r3, #0
    1648:	464a      	mov	r2, r9
    164a:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    164c:	201c      	movs	r0, #28
    164e:	e7b3      	b.n	15b8 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    1650:	2013      	movs	r0, #19
    1652:	4b78      	ldr	r3, [pc, #480]	; (1834 <spi_init+0x2a0>)
    1654:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1656:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    1658:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    165a:	2a01      	cmp	r2, #1
    165c:	d027      	beq.n	16ae <spi_init+0x11a>
	ctrla |= config->mux_setting;
    165e:	6863      	ldr	r3, [r4, #4]
    1660:	68a2      	ldr	r2, [r4, #8]
    1662:	4313      	orrs	r3, r2
    1664:	68e2      	ldr	r2, [r4, #12]
    1666:	4313      	orrs	r3, r2
    1668:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    166a:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    166c:	7c61      	ldrb	r1, [r4, #17]
    166e:	2900      	cmp	r1, #0
    1670:	d001      	beq.n	1676 <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1672:	2180      	movs	r1, #128	; 0x80
    1674:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1676:	7ca1      	ldrb	r1, [r4, #18]
    1678:	2900      	cmp	r1, #0
    167a:	d002      	beq.n	1682 <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    167c:	2180      	movs	r1, #128	; 0x80
    167e:	0289      	lsls	r1, r1, #10
    1680:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    1682:	7ce1      	ldrb	r1, [r4, #19]
    1684:	2900      	cmp	r1, #0
    1686:	d002      	beq.n	168e <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1688:	2180      	movs	r1, #128	; 0x80
    168a:	0089      	lsls	r1, r1, #2
    168c:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    168e:	7d21      	ldrb	r1, [r4, #20]
    1690:	2900      	cmp	r1, #0
    1692:	d002      	beq.n	169a <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1694:	2180      	movs	r1, #128	; 0x80
    1696:	0189      	lsls	r1, r1, #6
    1698:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    169a:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    169c:	2002      	movs	r0, #2
    169e:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    16a0:	428b      	cmp	r3, r1
    16a2:	d018      	beq.n	16d6 <spi_init+0x142>
	module->hw = NULL;
    16a4:	2300      	movs	r3, #0
    16a6:	464a      	mov	r2, r9
    16a8:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    16aa:	201c      	movs	r0, #28
    16ac:	e784      	b.n	15b8 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    16ae:	aa04      	add	r2, sp, #16
    16b0:	0001      	movs	r1, r0
    16b2:	69a0      	ldr	r0, [r4, #24]
    16b4:	4b60      	ldr	r3, [pc, #384]	; (1838 <spi_init+0x2a4>)
    16b6:	4798      	blx	r3
    16b8:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    16ba:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    16bc:	2b00      	cmp	r3, #0
    16be:	d000      	beq.n	16c2 <spi_init+0x12e>
    16c0:	e77a      	b.n	15b8 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    16c2:	7b3b      	ldrb	r3, [r7, #12]
    16c4:	b2db      	uxtb	r3, r3
    16c6:	aa04      	add	r2, sp, #16
    16c8:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    16ca:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    16cc:	429a      	cmp	r2, r3
    16ce:	d000      	beq.n	16d2 <spi_init+0x13e>
    16d0:	e772      	b.n	15b8 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    16d2:	350c      	adds	r5, #12
    16d4:	e7c3      	b.n	165e <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    16d6:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    16d8:	4293      	cmp	r3, r2
    16da:	d1e3      	bne.n	16a4 <spi_init+0x110>
		module->mode           = config->mode;
    16dc:	7823      	ldrb	r3, [r4, #0]
    16de:	464a      	mov	r2, r9
    16e0:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    16e2:	7c23      	ldrb	r3, [r4, #16]
    16e4:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    16e6:	2000      	movs	r0, #0
    16e8:	e766      	b.n	15b8 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    16ea:	0008      	movs	r0, r1
    16ec:	4b53      	ldr	r3, [pc, #332]	; (183c <spi_init+0x2a8>)
    16ee:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    16f0:	4a53      	ldr	r2, [pc, #332]	; (1840 <spi_init+0x2ac>)
    16f2:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    16f4:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    16f6:	2301      	movs	r3, #1
    16f8:	40ab      	lsls	r3, r5
    16fa:	430b      	orrs	r3, r1
    16fc:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    16fe:	a909      	add	r1, sp, #36	; 0x24
    1700:	2624      	movs	r6, #36	; 0x24
    1702:	5da3      	ldrb	r3, [r4, r6]
    1704:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1706:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1708:	b2c5      	uxtb	r5, r0
    170a:	0028      	movs	r0, r5
    170c:	4b4d      	ldr	r3, [pc, #308]	; (1844 <spi_init+0x2b0>)
    170e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1710:	0028      	movs	r0, r5
    1712:	4b4d      	ldr	r3, [pc, #308]	; (1848 <spi_init+0x2b4>)
    1714:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1716:	5da0      	ldrb	r0, [r4, r6]
    1718:	2100      	movs	r1, #0
    171a:	4b4c      	ldr	r3, [pc, #304]	; (184c <spi_init+0x2b8>)
    171c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    171e:	7823      	ldrb	r3, [r4, #0]
    1720:	2b01      	cmp	r3, #1
    1722:	d019      	beq.n	1758 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1724:	464b      	mov	r3, r9
    1726:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1728:	ab04      	add	r3, sp, #16
    172a:	2280      	movs	r2, #128	; 0x80
    172c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    172e:	2200      	movs	r2, #0
    1730:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1732:	2101      	movs	r1, #1
    1734:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    1736:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1738:	7823      	ldrb	r3, [r4, #0]
    173a:	2b00      	cmp	r3, #0
    173c:	d101      	bne.n	1742 <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    173e:	ab04      	add	r3, sp, #16
    1740:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1742:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1744:	9305      	str	r3, [sp, #20]
    1746:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1748:	9306      	str	r3, [sp, #24]
    174a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    174c:	9307      	str	r3, [sp, #28]
    174e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1750:	9308      	str	r3, [sp, #32]
    1752:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1754:	ad05      	add	r5, sp, #20
    1756:	e011      	b.n	177c <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1758:	683b      	ldr	r3, [r7, #0]
    175a:	220c      	movs	r2, #12
    175c:	4313      	orrs	r3, r2
    175e:	603b      	str	r3, [r7, #0]
    1760:	e7e0      	b.n	1724 <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1762:	0030      	movs	r0, r6
    1764:	4b31      	ldr	r3, [pc, #196]	; (182c <spi_init+0x298>)
    1766:	4798      	blx	r3
    1768:	e00d      	b.n	1786 <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    176a:	a904      	add	r1, sp, #16
    176c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    176e:	0c00      	lsrs	r0, r0, #16
    1770:	b2c0      	uxtb	r0, r0
    1772:	4b37      	ldr	r3, [pc, #220]	; (1850 <spi_init+0x2bc>)
    1774:	4798      	blx	r3
    1776:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1778:	2f04      	cmp	r7, #4
    177a:	d007      	beq.n	178c <spi_init+0x1f8>
    177c:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    177e:	00bb      	lsls	r3, r7, #2
    1780:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    1782:	2800      	cmp	r0, #0
    1784:	d0ed      	beq.n	1762 <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    1786:	1c43      	adds	r3, r0, #1
    1788:	d1ef      	bne.n	176a <spi_init+0x1d6>
    178a:	e7f4      	b.n	1776 <spi_init+0x1e2>
	module->mode             = config->mode;
    178c:	7823      	ldrb	r3, [r4, #0]
    178e:	464a      	mov	r2, r9
    1790:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    1792:	7c23      	ldrb	r3, [r4, #16]
    1794:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    1796:	7ca3      	ldrb	r3, [r4, #18]
    1798:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    179a:	7d23      	ldrb	r3, [r4, #20]
    179c:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    179e:	2200      	movs	r2, #0
    17a0:	ab02      	add	r3, sp, #8
    17a2:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    17a4:	7823      	ldrb	r3, [r4, #0]
    17a6:	2b01      	cmp	r3, #1
    17a8:	d028      	beq.n	17fc <spi_init+0x268>
	ctrla |= config->transfer_mode;
    17aa:	6863      	ldr	r3, [r4, #4]
    17ac:	68a2      	ldr	r2, [r4, #8]
    17ae:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    17b0:	68e2      	ldr	r2, [r4, #12]
    17b2:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    17b4:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    17b6:	7c62      	ldrb	r2, [r4, #17]
    17b8:	2a00      	cmp	r2, #0
    17ba:	d103      	bne.n	17c4 <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    17bc:	4a25      	ldr	r2, [pc, #148]	; (1854 <spi_init+0x2c0>)
    17be:	7892      	ldrb	r2, [r2, #2]
    17c0:	0792      	lsls	r2, r2, #30
    17c2:	d501      	bpl.n	17c8 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    17c4:	2280      	movs	r2, #128	; 0x80
    17c6:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    17c8:	7ca2      	ldrb	r2, [r4, #18]
    17ca:	2a00      	cmp	r2, #0
    17cc:	d002      	beq.n	17d4 <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    17ce:	2280      	movs	r2, #128	; 0x80
    17d0:	0292      	lsls	r2, r2, #10
    17d2:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    17d4:	7ce2      	ldrb	r2, [r4, #19]
    17d6:	2a00      	cmp	r2, #0
    17d8:	d002      	beq.n	17e0 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    17da:	2280      	movs	r2, #128	; 0x80
    17dc:	0092      	lsls	r2, r2, #2
    17de:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    17e0:	7d22      	ldrb	r2, [r4, #20]
    17e2:	2a00      	cmp	r2, #0
    17e4:	d002      	beq.n	17ec <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    17e6:	2280      	movs	r2, #128	; 0x80
    17e8:	0192      	lsls	r2, r2, #6
    17ea:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    17ec:	6832      	ldr	r2, [r6, #0]
    17ee:	4313      	orrs	r3, r2
    17f0:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    17f2:	6873      	ldr	r3, [r6, #4]
    17f4:	430b      	orrs	r3, r1
    17f6:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    17f8:	2000      	movs	r0, #0
    17fa:	e6dd      	b.n	15b8 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    17fc:	464b      	mov	r3, r9
    17fe:	6818      	ldr	r0, [r3, #0]
    1800:	4b0e      	ldr	r3, [pc, #56]	; (183c <spi_init+0x2a8>)
    1802:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1804:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1806:	b2c0      	uxtb	r0, r0
    1808:	4b0a      	ldr	r3, [pc, #40]	; (1834 <spi_init+0x2a0>)
    180a:	4798      	blx	r3
    180c:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    180e:	ab02      	add	r3, sp, #8
    1810:	1d9a      	adds	r2, r3, #6
    1812:	69a0      	ldr	r0, [r4, #24]
    1814:	4b08      	ldr	r3, [pc, #32]	; (1838 <spi_init+0x2a4>)
    1816:	4798      	blx	r3
    1818:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    181a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    181c:	2b00      	cmp	r3, #0
    181e:	d000      	beq.n	1822 <spi_init+0x28e>
    1820:	e6ca      	b.n	15b8 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    1822:	ab02      	add	r3, sp, #8
    1824:	3306      	adds	r3, #6
    1826:	781b      	ldrb	r3, [r3, #0]
    1828:	7333      	strb	r3, [r6, #12]
    182a:	e7be      	b.n	17aa <spi_init+0x216>
    182c:	00001315 	.word	0x00001315
    1830:	41004400 	.word	0x41004400
    1834:	00002711 	.word	0x00002711
    1838:	000010d1 	.word	0x000010d1
    183c:	0000148d 	.word	0x0000148d
    1840:	40000400 	.word	0x40000400
    1844:	000026f5 	.word	0x000026f5
    1848:	00002669 	.word	0x00002669
    184c:	000012c9 	.word	0x000012c9
    1850:	000027ed 	.word	0x000027ed
    1854:	41002000 	.word	0x41002000

00001858 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1858:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    185a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    185c:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    185e:	2c01      	cmp	r4, #1
    1860:	d001      	beq.n	1866 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    1862:	0018      	movs	r0, r3
    1864:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    1866:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1868:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    186a:	2c00      	cmp	r4, #0
    186c:	d1f9      	bne.n	1862 <spi_select_slave+0xa>
		if (select) {
    186e:	2a00      	cmp	r2, #0
    1870:	d058      	beq.n	1924 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    1872:	784b      	ldrb	r3, [r1, #1]
    1874:	2b00      	cmp	r3, #0
    1876:	d044      	beq.n	1902 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1878:	6803      	ldr	r3, [r0, #0]
    187a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    187c:	07db      	lsls	r3, r3, #31
    187e:	d410      	bmi.n	18a2 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1880:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1882:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1884:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1886:	2900      	cmp	r1, #0
    1888:	d104      	bne.n	1894 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    188a:	0953      	lsrs	r3, r2, #5
    188c:	01db      	lsls	r3, r3, #7
    188e:	492e      	ldr	r1, [pc, #184]	; (1948 <spi_select_slave+0xf0>)
    1890:	468c      	mov	ip, r1
    1892:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1894:	211f      	movs	r1, #31
    1896:	4011      	ands	r1, r2
    1898:	2201      	movs	r2, #1
    189a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    189c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    189e:	2305      	movs	r3, #5
    18a0:	e7df      	b.n	1862 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    18a2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    18a4:	09d4      	lsrs	r4, r2, #7
		return NULL;
    18a6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    18a8:	2c00      	cmp	r4, #0
    18aa:	d104      	bne.n	18b6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    18ac:	0953      	lsrs	r3, r2, #5
    18ae:	01db      	lsls	r3, r3, #7
    18b0:	4c25      	ldr	r4, [pc, #148]	; (1948 <spi_select_slave+0xf0>)
    18b2:	46a4      	mov	ip, r4
    18b4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    18b6:	241f      	movs	r4, #31
    18b8:	4014      	ands	r4, r2
    18ba:	2201      	movs	r2, #1
    18bc:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    18be:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    18c0:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    18c2:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    18c4:	07d2      	lsls	r2, r2, #31
    18c6:	d501      	bpl.n	18cc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    18c8:	788a      	ldrb	r2, [r1, #2]
    18ca:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    18cc:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    18ce:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    18d0:	2a00      	cmp	r2, #0
    18d2:	d1c6      	bne.n	1862 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    18d4:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    18d6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    18d8:	7e13      	ldrb	r3, [r2, #24]
    18da:	420b      	tst	r3, r1
    18dc:	d0fc      	beq.n	18d8 <spi_select_slave+0x80>
    18de:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    18e0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    18e2:	0749      	lsls	r1, r1, #29
    18e4:	d5bd      	bpl.n	1862 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    18e6:	8b53      	ldrh	r3, [r2, #26]
    18e8:	075b      	lsls	r3, r3, #29
    18ea:	d501      	bpl.n	18f0 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    18ec:	2304      	movs	r3, #4
    18ee:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    18f0:	7983      	ldrb	r3, [r0, #6]
    18f2:	2b01      	cmp	r3, #1
    18f4:	d002      	beq.n	18fc <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    18f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    18f8:	2300      	movs	r3, #0
    18fa:	e7b2      	b.n	1862 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    18fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    18fe:	2300      	movs	r3, #0
    1900:	e7af      	b.n	1862 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1902:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1904:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1906:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1908:	2900      	cmp	r1, #0
    190a:	d104      	bne.n	1916 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    190c:	0953      	lsrs	r3, r2, #5
    190e:	01db      	lsls	r3, r3, #7
    1910:	490d      	ldr	r1, [pc, #52]	; (1948 <spi_select_slave+0xf0>)
    1912:	468c      	mov	ip, r1
    1914:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1916:	211f      	movs	r1, #31
    1918:	4011      	ands	r1, r2
    191a:	2201      	movs	r2, #1
    191c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    191e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    1920:	2300      	movs	r3, #0
    1922:	e79e      	b.n	1862 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    1924:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1926:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1928:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    192a:	2900      	cmp	r1, #0
    192c:	d104      	bne.n	1938 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    192e:	0953      	lsrs	r3, r2, #5
    1930:	01db      	lsls	r3, r3, #7
    1932:	4905      	ldr	r1, [pc, #20]	; (1948 <spi_select_slave+0xf0>)
    1934:	468c      	mov	ip, r1
    1936:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1938:	211f      	movs	r1, #31
    193a:	4011      	ands	r1, r2
    193c:	2201      	movs	r2, #1
    193e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1940:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    1942:	2300      	movs	r3, #0
    1944:	e78d      	b.n	1862 <spi_select_slave+0xa>
    1946:	46c0      	nop			; (mov r8, r8)
    1948:	41004400 	.word	0x41004400

0000194c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    194c:	b5f0      	push	{r4, r5, r6, r7, lr}
    194e:	46de      	mov	lr, fp
    1950:	4657      	mov	r7, sl
    1952:	464e      	mov	r6, r9
    1954:	4645      	mov	r5, r8
    1956:	b5e0      	push	{r5, r6, r7, lr}
    1958:	b091      	sub	sp, #68	; 0x44
    195a:	0005      	movs	r5, r0
    195c:	000c      	movs	r4, r1
    195e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1960:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1962:	0008      	movs	r0, r1
    1964:	4bbb      	ldr	r3, [pc, #748]	; (1c54 <usart_init+0x308>)
    1966:	4798      	blx	r3
    1968:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    196a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    196c:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    196e:	07db      	lsls	r3, r3, #31
    1970:	d506      	bpl.n	1980 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1972:	b011      	add	sp, #68	; 0x44
    1974:	bc3c      	pop	{r2, r3, r4, r5}
    1976:	4690      	mov	r8, r2
    1978:	4699      	mov	r9, r3
    197a:	46a2      	mov	sl, r4
    197c:	46ab      	mov	fp, r5
    197e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1980:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1982:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1984:	079b      	lsls	r3, r3, #30
    1986:	d4f4      	bmi.n	1972 <usart_init+0x26>
    1988:	49b3      	ldr	r1, [pc, #716]	; (1c58 <usart_init+0x30c>)
    198a:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    198c:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    198e:	2301      	movs	r3, #1
    1990:	40bb      	lsls	r3, r7
    1992:	4303      	orrs	r3, r0
    1994:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1996:	a90f      	add	r1, sp, #60	; 0x3c
    1998:	272d      	movs	r7, #45	; 0x2d
    199a:	5df3      	ldrb	r3, [r6, r7]
    199c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    199e:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19a0:	b2d3      	uxtb	r3, r2
    19a2:	9302      	str	r3, [sp, #8]
    19a4:	0018      	movs	r0, r3
    19a6:	4bad      	ldr	r3, [pc, #692]	; (1c5c <usart_init+0x310>)
    19a8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    19aa:	9802      	ldr	r0, [sp, #8]
    19ac:	4bac      	ldr	r3, [pc, #688]	; (1c60 <usart_init+0x314>)
    19ae:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    19b0:	5df0      	ldrb	r0, [r6, r7]
    19b2:	2100      	movs	r1, #0
    19b4:	4bab      	ldr	r3, [pc, #684]	; (1c64 <usart_init+0x318>)
    19b6:	4798      	blx	r3
	module->character_size = config->character_size;
    19b8:	7af3      	ldrb	r3, [r6, #11]
    19ba:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    19bc:	2324      	movs	r3, #36	; 0x24
    19be:	5cf3      	ldrb	r3, [r6, r3]
    19c0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    19c2:	2325      	movs	r3, #37	; 0x25
    19c4:	5cf3      	ldrb	r3, [r6, r3]
    19c6:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    19c8:	7ef3      	ldrb	r3, [r6, #27]
    19ca:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    19cc:	7f33      	ldrb	r3, [r6, #28]
    19ce:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    19d0:	682b      	ldr	r3, [r5, #0]
    19d2:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    19d4:	0018      	movs	r0, r3
    19d6:	4b9f      	ldr	r3, [pc, #636]	; (1c54 <usart_init+0x308>)
    19d8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    19da:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    19dc:	2200      	movs	r2, #0
    19de:	230e      	movs	r3, #14
    19e0:	a906      	add	r1, sp, #24
    19e2:	468c      	mov	ip, r1
    19e4:	4463      	add	r3, ip
    19e6:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    19e8:	8a32      	ldrh	r2, [r6, #16]
    19ea:	9202      	str	r2, [sp, #8]
    19ec:	2380      	movs	r3, #128	; 0x80
    19ee:	01db      	lsls	r3, r3, #7
    19f0:	429a      	cmp	r2, r3
    19f2:	d100      	bne.n	19f6 <usart_init+0xaa>
    19f4:	e09c      	b.n	1b30 <usart_init+0x1e4>
    19f6:	d90f      	bls.n	1a18 <usart_init+0xcc>
    19f8:	23c0      	movs	r3, #192	; 0xc0
    19fa:	01db      	lsls	r3, r3, #7
    19fc:	9a02      	ldr	r2, [sp, #8]
    19fe:	429a      	cmp	r2, r3
    1a00:	d100      	bne.n	1a04 <usart_init+0xb8>
    1a02:	e090      	b.n	1b26 <usart_init+0x1da>
    1a04:	2380      	movs	r3, #128	; 0x80
    1a06:	021b      	lsls	r3, r3, #8
    1a08:	429a      	cmp	r2, r3
    1a0a:	d000      	beq.n	1a0e <usart_init+0xc2>
    1a0c:	e11d      	b.n	1c4a <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1a0e:	2303      	movs	r3, #3
    1a10:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1a12:	2300      	movs	r3, #0
    1a14:	9307      	str	r3, [sp, #28]
    1a16:	e008      	b.n	1a2a <usart_init+0xde>
	switch (config->sample_rate) {
    1a18:	2380      	movs	r3, #128	; 0x80
    1a1a:	019b      	lsls	r3, r3, #6
    1a1c:	429a      	cmp	r2, r3
    1a1e:	d000      	beq.n	1a22 <usart_init+0xd6>
    1a20:	e113      	b.n	1c4a <usart_init+0x2fe>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1a22:	2310      	movs	r3, #16
    1a24:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1a26:	3b0f      	subs	r3, #15
    1a28:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1a2a:	6833      	ldr	r3, [r6, #0]
    1a2c:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1a2e:	68f3      	ldr	r3, [r6, #12]
    1a30:	469b      	mov	fp, r3
		config->sample_adjustment |
    1a32:	6973      	ldr	r3, [r6, #20]
    1a34:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a36:	7e33      	ldrb	r3, [r6, #24]
    1a38:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a3a:	2326      	movs	r3, #38	; 0x26
    1a3c:	5cf3      	ldrb	r3, [r6, r3]
    1a3e:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1a40:	6873      	ldr	r3, [r6, #4]
    1a42:	4699      	mov	r9, r3
	switch (transfer_mode)
    1a44:	2b00      	cmp	r3, #0
    1a46:	d100      	bne.n	1a4a <usart_init+0xfe>
    1a48:	e09e      	b.n	1b88 <usart_init+0x23c>
    1a4a:	2380      	movs	r3, #128	; 0x80
    1a4c:	055b      	lsls	r3, r3, #21
    1a4e:	4599      	cmp	r9, r3
    1a50:	d100      	bne.n	1a54 <usart_init+0x108>
    1a52:	e082      	b.n	1b5a <usart_init+0x20e>
	if(config->encoding_format_enable) {
    1a54:	7e73      	ldrb	r3, [r6, #25]
    1a56:	2b00      	cmp	r3, #0
    1a58:	d002      	beq.n	1a60 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1a5a:	7eb3      	ldrb	r3, [r6, #26]
    1a5c:	4642      	mov	r2, r8
    1a5e:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1a60:	682a      	ldr	r2, [r5, #0]
    1a62:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1a64:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1a66:	2b00      	cmp	r3, #0
    1a68:	d1fc      	bne.n	1a64 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1a6a:	330e      	adds	r3, #14
    1a6c:	aa06      	add	r2, sp, #24
    1a6e:	4694      	mov	ip, r2
    1a70:	4463      	add	r3, ip
    1a72:	881b      	ldrh	r3, [r3, #0]
    1a74:	4642      	mov	r2, r8
    1a76:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1a78:	9b05      	ldr	r3, [sp, #20]
    1a7a:	465a      	mov	r2, fp
    1a7c:	4313      	orrs	r3, r2
    1a7e:	9a03      	ldr	r2, [sp, #12]
    1a80:	4313      	orrs	r3, r2
    1a82:	464a      	mov	r2, r9
    1a84:	4313      	orrs	r3, r2
    1a86:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a88:	9b04      	ldr	r3, [sp, #16]
    1a8a:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1a8c:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a8e:	4653      	mov	r3, sl
    1a90:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1a92:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1a94:	2327      	movs	r3, #39	; 0x27
    1a96:	5cf3      	ldrb	r3, [r6, r3]
    1a98:	2b00      	cmp	r3, #0
    1a9a:	d101      	bne.n	1aa0 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1a9c:	3304      	adds	r3, #4
    1a9e:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1aa0:	7e73      	ldrb	r3, [r6, #25]
    1aa2:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1aa4:	7f32      	ldrb	r2, [r6, #28]
    1aa6:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1aa8:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1aaa:	7f72      	ldrb	r2, [r6, #29]
    1aac:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1aae:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1ab0:	2224      	movs	r2, #36	; 0x24
    1ab2:	5cb2      	ldrb	r2, [r6, r2]
    1ab4:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ab6:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1ab8:	2225      	movs	r2, #37	; 0x25
    1aba:	5cb2      	ldrb	r2, [r6, r2]
    1abc:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1abe:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1ac0:	7af1      	ldrb	r1, [r6, #11]
    1ac2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1ac4:	8933      	ldrh	r3, [r6, #8]
    1ac6:	2bff      	cmp	r3, #255	; 0xff
    1ac8:	d100      	bne.n	1acc <usart_init+0x180>
    1aca:	e081      	b.n	1bd0 <usart_init+0x284>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1acc:	2280      	movs	r2, #128	; 0x80
    1ace:	0452      	lsls	r2, r2, #17
    1ad0:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1ad2:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1ad4:	232c      	movs	r3, #44	; 0x2c
    1ad6:	5cf3      	ldrb	r3, [r6, r3]
    1ad8:	2b00      	cmp	r3, #0
    1ada:	d103      	bne.n	1ae4 <usart_init+0x198>
    1adc:	4b62      	ldr	r3, [pc, #392]	; (1c68 <usart_init+0x31c>)
    1ade:	789b      	ldrb	r3, [r3, #2]
    1ae0:	079b      	lsls	r3, r3, #30
    1ae2:	d501      	bpl.n	1ae8 <usart_init+0x19c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1ae4:	2380      	movs	r3, #128	; 0x80
    1ae6:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ae8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1aea:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1aec:	2b00      	cmp	r3, #0
    1aee:	d1fc      	bne.n	1aea <usart_init+0x19e>
	usart_hw->CTRLB.reg = ctrlb;
    1af0:	4643      	mov	r3, r8
    1af2:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1af4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1af6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1af8:	2b00      	cmp	r3, #0
    1afa:	d1fc      	bne.n	1af6 <usart_init+0x1aa>
	usart_hw->CTRLA.reg = ctrla;
    1afc:	4643      	mov	r3, r8
    1afe:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b00:	ab0e      	add	r3, sp, #56	; 0x38
    1b02:	2280      	movs	r2, #128	; 0x80
    1b04:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b06:	2200      	movs	r2, #0
    1b08:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1b0a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1b0c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1b0e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1b10:	930a      	str	r3, [sp, #40]	; 0x28
    1b12:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1b14:	930b      	str	r3, [sp, #44]	; 0x2c
    1b16:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1b18:	930c      	str	r3, [sp, #48]	; 0x30
    1b1a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1b1c:	9302      	str	r3, [sp, #8]
    1b1e:	930d      	str	r3, [sp, #52]	; 0x34
    1b20:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1b22:	ae0a      	add	r6, sp, #40	; 0x28
    1b24:	e063      	b.n	1bee <usart_init+0x2a2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b26:	2308      	movs	r3, #8
    1b28:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b2a:	3b07      	subs	r3, #7
    1b2c:	9307      	str	r3, [sp, #28]
    1b2e:	e77c      	b.n	1a2a <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1b30:	6833      	ldr	r3, [r6, #0]
    1b32:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1b34:	68f3      	ldr	r3, [r6, #12]
    1b36:	469b      	mov	fp, r3
		config->sample_adjustment |
    1b38:	6973      	ldr	r3, [r6, #20]
    1b3a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b3c:	7e33      	ldrb	r3, [r6, #24]
    1b3e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b40:	2326      	movs	r3, #38	; 0x26
    1b42:	5cf3      	ldrb	r3, [r6, r3]
    1b44:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b46:	6873      	ldr	r3, [r6, #4]
    1b48:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b4a:	2b00      	cmp	r3, #0
    1b4c:	d018      	beq.n	1b80 <usart_init+0x234>
    1b4e:	2380      	movs	r3, #128	; 0x80
    1b50:	055b      	lsls	r3, r3, #21
    1b52:	4599      	cmp	r9, r3
    1b54:	d001      	beq.n	1b5a <usart_init+0x20e>
	enum status_code status_code = STATUS_OK;
    1b56:	2000      	movs	r0, #0
    1b58:	e025      	b.n	1ba6 <usart_init+0x25a>
			if (!config->use_external_clock) {
    1b5a:	2327      	movs	r3, #39	; 0x27
    1b5c:	5cf3      	ldrb	r3, [r6, r3]
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d000      	beq.n	1b64 <usart_init+0x218>
    1b62:	e777      	b.n	1a54 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1b64:	6a33      	ldr	r3, [r6, #32]
    1b66:	001f      	movs	r7, r3
    1b68:	b2c0      	uxtb	r0, r0
    1b6a:	4b40      	ldr	r3, [pc, #256]	; (1c6c <usart_init+0x320>)
    1b6c:	4798      	blx	r3
    1b6e:	0001      	movs	r1, r0
    1b70:	220e      	movs	r2, #14
    1b72:	ab06      	add	r3, sp, #24
    1b74:	469c      	mov	ip, r3
    1b76:	4462      	add	r2, ip
    1b78:	0038      	movs	r0, r7
    1b7a:	4b3d      	ldr	r3, [pc, #244]	; (1c70 <usart_init+0x324>)
    1b7c:	4798      	blx	r3
    1b7e:	e012      	b.n	1ba6 <usart_init+0x25a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b80:	2308      	movs	r3, #8
    1b82:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b84:	2300      	movs	r3, #0
    1b86:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1b88:	2327      	movs	r3, #39	; 0x27
    1b8a:	5cf3      	ldrb	r3, [r6, r3]
    1b8c:	2b00      	cmp	r3, #0
    1b8e:	d00e      	beq.n	1bae <usart_init+0x262>
				status_code =
    1b90:	9b06      	ldr	r3, [sp, #24]
    1b92:	9300      	str	r3, [sp, #0]
    1b94:	9b07      	ldr	r3, [sp, #28]
    1b96:	220e      	movs	r2, #14
    1b98:	a906      	add	r1, sp, #24
    1b9a:	468c      	mov	ip, r1
    1b9c:	4462      	add	r2, ip
    1b9e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1ba0:	6a30      	ldr	r0, [r6, #32]
    1ba2:	4f34      	ldr	r7, [pc, #208]	; (1c74 <usart_init+0x328>)
    1ba4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1ba6:	2800      	cmp	r0, #0
    1ba8:	d000      	beq.n	1bac <usart_init+0x260>
    1baa:	e6e2      	b.n	1972 <usart_init+0x26>
    1bac:	e752      	b.n	1a54 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1bae:	6a33      	ldr	r3, [r6, #32]
    1bb0:	001f      	movs	r7, r3
    1bb2:	b2c0      	uxtb	r0, r0
    1bb4:	4b2d      	ldr	r3, [pc, #180]	; (1c6c <usart_init+0x320>)
    1bb6:	4798      	blx	r3
    1bb8:	0001      	movs	r1, r0
				status_code =
    1bba:	9b06      	ldr	r3, [sp, #24]
    1bbc:	9300      	str	r3, [sp, #0]
    1bbe:	9b07      	ldr	r3, [sp, #28]
    1bc0:	220e      	movs	r2, #14
    1bc2:	a806      	add	r0, sp, #24
    1bc4:	4684      	mov	ip, r0
    1bc6:	4462      	add	r2, ip
    1bc8:	0038      	movs	r0, r7
    1bca:	4f2a      	ldr	r7, [pc, #168]	; (1c74 <usart_init+0x328>)
    1bcc:	47b8      	blx	r7
    1bce:	e7ea      	b.n	1ba6 <usart_init+0x25a>
		if(config->lin_slave_enable) {
    1bd0:	7ef3      	ldrb	r3, [r6, #27]
    1bd2:	2b00      	cmp	r3, #0
    1bd4:	d100      	bne.n	1bd8 <usart_init+0x28c>
    1bd6:	e77d      	b.n	1ad4 <usart_init+0x188>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1bd8:	2380      	movs	r3, #128	; 0x80
    1bda:	04db      	lsls	r3, r3, #19
    1bdc:	431f      	orrs	r7, r3
    1bde:	e779      	b.n	1ad4 <usart_init+0x188>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1be0:	0020      	movs	r0, r4
    1be2:	4b25      	ldr	r3, [pc, #148]	; (1c78 <usart_init+0x32c>)
    1be4:	4798      	blx	r3
    1be6:	e007      	b.n	1bf8 <usart_init+0x2ac>
    1be8:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1bea:	2f04      	cmp	r7, #4
    1bec:	d00d      	beq.n	1c0a <usart_init+0x2be>
    1bee:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1bf0:	00bb      	lsls	r3, r7, #2
    1bf2:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1bf4:	2800      	cmp	r0, #0
    1bf6:	d0f3      	beq.n	1be0 <usart_init+0x294>
		if (current_pinmux != PINMUX_UNUSED) {
    1bf8:	1c43      	adds	r3, r0, #1
    1bfa:	d0f5      	beq.n	1be8 <usart_init+0x29c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1bfc:	a90e      	add	r1, sp, #56	; 0x38
    1bfe:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1c00:	0c00      	lsrs	r0, r0, #16
    1c02:	b2c0      	uxtb	r0, r0
    1c04:	4b1d      	ldr	r3, [pc, #116]	; (1c7c <usart_init+0x330>)
    1c06:	4798      	blx	r3
    1c08:	e7ee      	b.n	1be8 <usart_init+0x29c>
		module->callback[i]            = NULL;
    1c0a:	2300      	movs	r3, #0
    1c0c:	60eb      	str	r3, [r5, #12]
    1c0e:	612b      	str	r3, [r5, #16]
    1c10:	616b      	str	r3, [r5, #20]
    1c12:	61ab      	str	r3, [r5, #24]
    1c14:	61eb      	str	r3, [r5, #28]
    1c16:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1c18:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1c1a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1c1c:	2200      	movs	r2, #0
    1c1e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1c20:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1c22:	3330      	adds	r3, #48	; 0x30
    1c24:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1c26:	3301      	adds	r3, #1
    1c28:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1c2a:	3301      	adds	r3, #1
    1c2c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1c2e:	3301      	adds	r3, #1
    1c30:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1c32:	6828      	ldr	r0, [r5, #0]
    1c34:	4b07      	ldr	r3, [pc, #28]	; (1c54 <usart_init+0x308>)
    1c36:	4798      	blx	r3
    1c38:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1c3a:	4911      	ldr	r1, [pc, #68]	; (1c80 <usart_init+0x334>)
    1c3c:	4b11      	ldr	r3, [pc, #68]	; (1c84 <usart_init+0x338>)
    1c3e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1c40:	00a4      	lsls	r4, r4, #2
    1c42:	4b11      	ldr	r3, [pc, #68]	; (1c88 <usart_init+0x33c>)
    1c44:	50e5      	str	r5, [r4, r3]
	return status_code;
    1c46:	2000      	movs	r0, #0
    1c48:	e693      	b.n	1972 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1c4a:	2310      	movs	r3, #16
    1c4c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c4e:	2300      	movs	r3, #0
    1c50:	9307      	str	r3, [sp, #28]
    1c52:	e6ea      	b.n	1a2a <usart_init+0xde>
    1c54:	0000148d 	.word	0x0000148d
    1c58:	40000400 	.word	0x40000400
    1c5c:	000026f5 	.word	0x000026f5
    1c60:	00002669 	.word	0x00002669
    1c64:	000012c9 	.word	0x000012c9
    1c68:	41002000 	.word	0x41002000
    1c6c:	00002711 	.word	0x00002711
    1c70:	000010d1 	.word	0x000010d1
    1c74:	000010f9 	.word	0x000010f9
    1c78:	00001315 	.word	0x00001315
    1c7c:	000027ed 	.word	0x000027ed
    1c80:	00001e0d 	.word	0x00001e0d
    1c84:	000014c9 	.word	0x000014c9
    1c88:	2000227c 	.word	0x2000227c

00001c8c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1c8c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1c8e:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1c90:	2a00      	cmp	r2, #0
    1c92:	d101      	bne.n	1c98 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1c94:	0018      	movs	r0, r3
    1c96:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1c98:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1c9a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1c9c:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1c9e:	2a00      	cmp	r2, #0
    1ca0:	d1f8      	bne.n	1c94 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ca2:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1ca4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1ca6:	2a00      	cmp	r2, #0
    1ca8:	d1fc      	bne.n	1ca4 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1caa:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1cac:	2102      	movs	r1, #2
    1cae:	7e1a      	ldrb	r2, [r3, #24]
    1cb0:	420a      	tst	r2, r1
    1cb2:	d0fc      	beq.n	1cae <usart_write_wait+0x22>
	return STATUS_OK;
    1cb4:	2300      	movs	r3, #0
    1cb6:	e7ed      	b.n	1c94 <usart_write_wait+0x8>

00001cb8 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1cb8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1cba:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1cbc:	2a00      	cmp	r2, #0
    1cbe:	d101      	bne.n	1cc4 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1cc0:	0018      	movs	r0, r3
    1cc2:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1cc4:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1cc6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1cc8:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1cca:	2a00      	cmp	r2, #0
    1ccc:	d1f8      	bne.n	1cc0 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cce:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1cd0:	7e10      	ldrb	r0, [r2, #24]
    1cd2:	0740      	lsls	r0, r0, #29
    1cd4:	d5f4      	bpl.n	1cc0 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1cd6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1cd8:	2b00      	cmp	r3, #0
    1cda:	d1fc      	bne.n	1cd6 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1cdc:	8b53      	ldrh	r3, [r2, #26]
    1cde:	b2db      	uxtb	r3, r3
	if (error_code) {
    1ce0:	0698      	lsls	r0, r3, #26
    1ce2:	d01d      	beq.n	1d20 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1ce4:	0798      	lsls	r0, r3, #30
    1ce6:	d503      	bpl.n	1cf0 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1ce8:	2302      	movs	r3, #2
    1cea:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1cec:	3318      	adds	r3, #24
    1cee:	e7e7      	b.n	1cc0 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1cf0:	0758      	lsls	r0, r3, #29
    1cf2:	d503      	bpl.n	1cfc <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1cf4:	2304      	movs	r3, #4
    1cf6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1cf8:	331a      	adds	r3, #26
    1cfa:	e7e1      	b.n	1cc0 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1cfc:	07d8      	lsls	r0, r3, #31
    1cfe:	d503      	bpl.n	1d08 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1d00:	2301      	movs	r3, #1
    1d02:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1d04:	3312      	adds	r3, #18
    1d06:	e7db      	b.n	1cc0 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1d08:	06d8      	lsls	r0, r3, #27
    1d0a:	d503      	bpl.n	1d14 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1d0c:	2310      	movs	r3, #16
    1d0e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1d10:	3332      	adds	r3, #50	; 0x32
    1d12:	e7d5      	b.n	1cc0 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1d14:	069b      	lsls	r3, r3, #26
    1d16:	d503      	bpl.n	1d20 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1d18:	2320      	movs	r3, #32
    1d1a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1d1c:	3321      	adds	r3, #33	; 0x21
    1d1e:	e7cf      	b.n	1cc0 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1d20:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1d22:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1d24:	2300      	movs	r3, #0
    1d26:	e7cb      	b.n	1cc0 <usart_read_wait+0x8>

00001d28 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d2a:	0006      	movs	r6, r0
    1d2c:	000c      	movs	r4, r1
    1d2e:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d30:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1d32:	4b0a      	ldr	r3, [pc, #40]	; (1d5c <_usart_write_buffer+0x34>)
    1d34:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1d36:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1d38:	b29b      	uxth	r3, r3
    1d3a:	2b00      	cmp	r3, #0
    1d3c:	d003      	beq.n	1d46 <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1d3e:	4b08      	ldr	r3, [pc, #32]	; (1d60 <_usart_write_buffer+0x38>)
    1d40:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1d42:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1d46:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1d48:	4b05      	ldr	r3, [pc, #20]	; (1d60 <_usart_write_buffer+0x38>)
    1d4a:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1d4c:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1d4e:	2205      	movs	r2, #5
    1d50:	2333      	movs	r3, #51	; 0x33
    1d52:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1d54:	3b32      	subs	r3, #50	; 0x32
    1d56:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1d58:	2000      	movs	r0, #0
    1d5a:	e7f3      	b.n	1d44 <_usart_write_buffer+0x1c>
    1d5c:	00000d99 	.word	0x00000d99
    1d60:	00000dd9 	.word	0x00000dd9

00001d64 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d66:	0004      	movs	r4, r0
    1d68:	000d      	movs	r5, r1
    1d6a:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d6c:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1d6e:	4b0f      	ldr	r3, [pc, #60]	; (1dac <_usart_read_buffer+0x48>)
    1d70:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1d72:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1d74:	b29b      	uxth	r3, r3
    1d76:	2b00      	cmp	r3, #0
    1d78:	d003      	beq.n	1d82 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1d7a:	4b0d      	ldr	r3, [pc, #52]	; (1db0 <_usart_read_buffer+0x4c>)
    1d7c:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1d7e:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1d82:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1d84:	4b0a      	ldr	r3, [pc, #40]	; (1db0 <_usart_read_buffer+0x4c>)
    1d86:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1d88:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1d8a:	2205      	movs	r2, #5
    1d8c:	2332      	movs	r3, #50	; 0x32
    1d8e:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1d90:	3b2e      	subs	r3, #46	; 0x2e
    1d92:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1d94:	7a23      	ldrb	r3, [r4, #8]
    1d96:	2b00      	cmp	r3, #0
    1d98:	d001      	beq.n	1d9e <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1d9a:	2320      	movs	r3, #32
    1d9c:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1d9e:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1da0:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1da2:	2b00      	cmp	r3, #0
    1da4:	d0ec      	beq.n	1d80 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1da6:	2308      	movs	r3, #8
    1da8:	75bb      	strb	r3, [r7, #22]
    1daa:	e7e9      	b.n	1d80 <_usart_read_buffer+0x1c>
    1dac:	00000d99 	.word	0x00000d99
    1db0:	00000dd9 	.word	0x00000dd9

00001db4 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1db4:	1c93      	adds	r3, r2, #2
    1db6:	009b      	lsls	r3, r3, #2
    1db8:	18c3      	adds	r3, r0, r3
    1dba:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1dbc:	2130      	movs	r1, #48	; 0x30
    1dbe:	2301      	movs	r3, #1
    1dc0:	4093      	lsls	r3, r2
    1dc2:	001a      	movs	r2, r3
    1dc4:	5c43      	ldrb	r3, [r0, r1]
    1dc6:	4313      	orrs	r3, r2
    1dc8:	5443      	strb	r3, [r0, r1]
}
    1dca:	4770      	bx	lr

00001dcc <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1dcc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1dce:	2317      	movs	r3, #23
	if (length == 0) {
    1dd0:	2a00      	cmp	r2, #0
    1dd2:	d101      	bne.n	1dd8 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1dd4:	0018      	movs	r0, r3
    1dd6:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1dd8:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1dda:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1ddc:	2c00      	cmp	r4, #0
    1dde:	d0f9      	beq.n	1dd4 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1de0:	4b01      	ldr	r3, [pc, #4]	; (1de8 <usart_write_buffer_job+0x1c>)
    1de2:	4798      	blx	r3
    1de4:	0003      	movs	r3, r0
    1de6:	e7f5      	b.n	1dd4 <usart_write_buffer_job+0x8>
    1de8:	00001d29 	.word	0x00001d29

00001dec <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1dec:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1dee:	2317      	movs	r3, #23
	if (length == 0) {
    1df0:	2a00      	cmp	r2, #0
    1df2:	d101      	bne.n	1df8 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1df4:	0018      	movs	r0, r3
    1df6:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1df8:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1dfa:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1dfc:	2c00      	cmp	r4, #0
    1dfe:	d0f9      	beq.n	1df4 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1e00:	4b01      	ldr	r3, [pc, #4]	; (1e08 <usart_read_buffer_job+0x1c>)
    1e02:	4798      	blx	r3
    1e04:	0003      	movs	r3, r0
    1e06:	e7f5      	b.n	1df4 <usart_read_buffer_job+0x8>
    1e08:	00001d65 	.word	0x00001d65

00001e0c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1e0e:	0080      	lsls	r0, r0, #2
    1e10:	4b62      	ldr	r3, [pc, #392]	; (1f9c <_usart_interrupt_handler+0x190>)
    1e12:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1e14:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1e16:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1e18:	2b00      	cmp	r3, #0
    1e1a:	d1fc      	bne.n	1e16 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1e1c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1e1e:	7da6      	ldrb	r6, [r4, #22]
    1e20:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1e22:	2330      	movs	r3, #48	; 0x30
    1e24:	5ceb      	ldrb	r3, [r5, r3]
    1e26:	2231      	movs	r2, #49	; 0x31
    1e28:	5caf      	ldrb	r7, [r5, r2]
    1e2a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1e2c:	07f3      	lsls	r3, r6, #31
    1e2e:	d522      	bpl.n	1e76 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1e30:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1e32:	b29b      	uxth	r3, r3
    1e34:	2b00      	cmp	r3, #0
    1e36:	d01c      	beq.n	1e72 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1e38:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1e3a:	7813      	ldrb	r3, [r2, #0]
    1e3c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1e3e:	1c51      	adds	r1, r2, #1
    1e40:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1e42:	7969      	ldrb	r1, [r5, #5]
    1e44:	2901      	cmp	r1, #1
    1e46:	d00e      	beq.n	1e66 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1e48:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1e4a:	05db      	lsls	r3, r3, #23
    1e4c:	0ddb      	lsrs	r3, r3, #23
    1e4e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1e50:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1e52:	3b01      	subs	r3, #1
    1e54:	b29b      	uxth	r3, r3
    1e56:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1e58:	2b00      	cmp	r3, #0
    1e5a:	d10c      	bne.n	1e76 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e5c:	3301      	adds	r3, #1
    1e5e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1e60:	3301      	adds	r3, #1
    1e62:	75a3      	strb	r3, [r4, #22]
    1e64:	e007      	b.n	1e76 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1e66:	7851      	ldrb	r1, [r2, #1]
    1e68:	0209      	lsls	r1, r1, #8
    1e6a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1e6c:	3202      	adds	r2, #2
    1e6e:	62aa      	str	r2, [r5, #40]	; 0x28
    1e70:	e7eb      	b.n	1e4a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e72:	2301      	movs	r3, #1
    1e74:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1e76:	07b3      	lsls	r3, r6, #30
    1e78:	d506      	bpl.n	1e88 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1e7a:	2302      	movs	r3, #2
    1e7c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1e7e:	2200      	movs	r2, #0
    1e80:	3331      	adds	r3, #49	; 0x31
    1e82:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1e84:	07fb      	lsls	r3, r7, #31
    1e86:	d41a      	bmi.n	1ebe <_usart_interrupt_handler+0xb2>

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1e88:	0773      	lsls	r3, r6, #29
    1e8a:	d565      	bpl.n	1f58 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1e8c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1e8e:	b29b      	uxth	r3, r3
    1e90:	2b00      	cmp	r3, #0
    1e92:	d05f      	beq.n	1f54 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e94:	8b63      	ldrh	r3, [r4, #26]
    1e96:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1e98:	071a      	lsls	r2, r3, #28
    1e9a:	d414      	bmi.n	1ec6 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e9c:	223f      	movs	r2, #63	; 0x3f
    1e9e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1ea0:	2b00      	cmp	r3, #0
    1ea2:	d034      	beq.n	1f0e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1ea4:	079a      	lsls	r2, r3, #30
    1ea6:	d511      	bpl.n	1ecc <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1ea8:	221a      	movs	r2, #26
    1eaa:	2332      	movs	r3, #50	; 0x32
    1eac:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1eae:	3b30      	subs	r3, #48	; 0x30
    1eb0:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1eb2:	077b      	lsls	r3, r7, #29
    1eb4:	d550      	bpl.n	1f58 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1eb6:	0028      	movs	r0, r5
    1eb8:	696b      	ldr	r3, [r5, #20]
    1eba:	4798      	blx	r3
    1ebc:	e04c      	b.n	1f58 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1ebe:	0028      	movs	r0, r5
    1ec0:	68eb      	ldr	r3, [r5, #12]
    1ec2:	4798      	blx	r3
    1ec4:	e7e0      	b.n	1e88 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1ec6:	2237      	movs	r2, #55	; 0x37
    1ec8:	4013      	ands	r3, r2
    1eca:	e7e9      	b.n	1ea0 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1ecc:	075a      	lsls	r2, r3, #29
    1ece:	d505      	bpl.n	1edc <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1ed0:	221e      	movs	r2, #30
    1ed2:	2332      	movs	r3, #50	; 0x32
    1ed4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1ed6:	3b2e      	subs	r3, #46	; 0x2e
    1ed8:	8363      	strh	r3, [r4, #26]
    1eda:	e7ea      	b.n	1eb2 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1edc:	07da      	lsls	r2, r3, #31
    1ede:	d505      	bpl.n	1eec <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1ee0:	2213      	movs	r2, #19
    1ee2:	2332      	movs	r3, #50	; 0x32
    1ee4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1ee6:	3b31      	subs	r3, #49	; 0x31
    1ee8:	8363      	strh	r3, [r4, #26]
    1eea:	e7e2      	b.n	1eb2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1eec:	06da      	lsls	r2, r3, #27
    1eee:	d505      	bpl.n	1efc <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1ef0:	2242      	movs	r2, #66	; 0x42
    1ef2:	2332      	movs	r3, #50	; 0x32
    1ef4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1ef6:	3b22      	subs	r3, #34	; 0x22
    1ef8:	8363      	strh	r3, [r4, #26]
    1efa:	e7da      	b.n	1eb2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1efc:	2220      	movs	r2, #32
    1efe:	421a      	tst	r2, r3
    1f00:	d0d7      	beq.n	1eb2 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1f02:	3221      	adds	r2, #33	; 0x21
    1f04:	2332      	movs	r3, #50	; 0x32
    1f06:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1f08:	3b12      	subs	r3, #18
    1f0a:	8363      	strh	r3, [r4, #26]
    1f0c:	e7d1      	b.n	1eb2 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1f0e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1f10:	05db      	lsls	r3, r3, #23
    1f12:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1f14:	b2da      	uxtb	r2, r3
    1f16:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1f18:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1f1a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1f1c:	1c51      	adds	r1, r2, #1
    1f1e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f20:	7969      	ldrb	r1, [r5, #5]
    1f22:	2901      	cmp	r1, #1
    1f24:	d010      	beq.n	1f48 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1f26:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1f28:	3b01      	subs	r3, #1
    1f2a:	b29b      	uxth	r3, r3
    1f2c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d112      	bne.n	1f58 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1f32:	3304      	adds	r3, #4
    1f34:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1f36:	2200      	movs	r2, #0
    1f38:	332e      	adds	r3, #46	; 0x2e
    1f3a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1f3c:	07bb      	lsls	r3, r7, #30
    1f3e:	d50b      	bpl.n	1f58 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1f40:	0028      	movs	r0, r5
    1f42:	692b      	ldr	r3, [r5, #16]
    1f44:	4798      	blx	r3
    1f46:	e007      	b.n	1f58 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1f48:	0a1b      	lsrs	r3, r3, #8
    1f4a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1f4c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1f4e:	3301      	adds	r3, #1
    1f50:	626b      	str	r3, [r5, #36]	; 0x24
    1f52:	e7e8      	b.n	1f26 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1f54:	2304      	movs	r3, #4
    1f56:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1f58:	06f3      	lsls	r3, r6, #27
    1f5a:	d504      	bpl.n	1f66 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1f5c:	2310      	movs	r3, #16
    1f5e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1f60:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1f62:	06fb      	lsls	r3, r7, #27
    1f64:	d40e      	bmi.n	1f84 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1f66:	06b3      	lsls	r3, r6, #26
    1f68:	d504      	bpl.n	1f74 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1f6a:	2320      	movs	r3, #32
    1f6c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1f6e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1f70:	073b      	lsls	r3, r7, #28
    1f72:	d40b      	bmi.n	1f8c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1f74:	0733      	lsls	r3, r6, #28
    1f76:	d504      	bpl.n	1f82 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1f78:	2308      	movs	r3, #8
    1f7a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1f7c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1f7e:	06bb      	lsls	r3, r7, #26
    1f80:	d408      	bmi.n	1f94 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1f84:	0028      	movs	r0, r5
    1f86:	69eb      	ldr	r3, [r5, #28]
    1f88:	4798      	blx	r3
    1f8a:	e7ec      	b.n	1f66 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1f8c:	0028      	movs	r0, r5
    1f8e:	69ab      	ldr	r3, [r5, #24]
    1f90:	4798      	blx	r3
    1f92:	e7ef      	b.n	1f74 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1f94:	6a2b      	ldr	r3, [r5, #32]
    1f96:	0028      	movs	r0, r5
    1f98:	4798      	blx	r3
}
    1f9a:	e7f2      	b.n	1f82 <_usart_interrupt_handler+0x176>
    1f9c:	2000227c 	.word	0x2000227c

00001fa0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1fa0:	b510      	push	{r4, lr}
	switch (clock_source) {
    1fa2:	2808      	cmp	r0, #8
    1fa4:	d803      	bhi.n	1fae <system_clock_source_get_hz+0xe>
    1fa6:	0080      	lsls	r0, r0, #2
    1fa8:	4b1b      	ldr	r3, [pc, #108]	; (2018 <STACK_SIZE+0x18>)
    1faa:	581b      	ldr	r3, [r3, r0]
    1fac:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1fae:	2000      	movs	r0, #0
    1fb0:	e030      	b.n	2014 <STACK_SIZE+0x14>
		return _system_clock_inst.xosc.frequency;
    1fb2:	4b1a      	ldr	r3, [pc, #104]	; (201c <STACK_SIZE+0x1c>)
    1fb4:	6918      	ldr	r0, [r3, #16]
    1fb6:	e02d      	b.n	2014 <STACK_SIZE+0x14>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1fb8:	4b19      	ldr	r3, [pc, #100]	; (2020 <STACK_SIZE+0x20>)
    1fba:	6a1b      	ldr	r3, [r3, #32]
    1fbc:	059b      	lsls	r3, r3, #22
    1fbe:	0f9b      	lsrs	r3, r3, #30
    1fc0:	4818      	ldr	r0, [pc, #96]	; (2024 <STACK_SIZE+0x24>)
    1fc2:	40d8      	lsrs	r0, r3
    1fc4:	e026      	b.n	2014 <STACK_SIZE+0x14>
		return _system_clock_inst.xosc32k.frequency;
    1fc6:	4b15      	ldr	r3, [pc, #84]	; (201c <STACK_SIZE+0x1c>)
    1fc8:	6958      	ldr	r0, [r3, #20]
    1fca:	e023      	b.n	2014 <STACK_SIZE+0x14>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1fcc:	4b13      	ldr	r3, [pc, #76]	; (201c <STACK_SIZE+0x1c>)
    1fce:	681b      	ldr	r3, [r3, #0]
			return 0;
    1fd0:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1fd2:	079b      	lsls	r3, r3, #30
    1fd4:	d51e      	bpl.n	2014 <STACK_SIZE+0x14>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1fd6:	4912      	ldr	r1, [pc, #72]	; (2020 <STACK_SIZE+0x20>)
    1fd8:	2210      	movs	r2, #16
    1fda:	68cb      	ldr	r3, [r1, #12]
    1fdc:	421a      	tst	r2, r3
    1fde:	d0fc      	beq.n	1fda <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1fe0:	4b0e      	ldr	r3, [pc, #56]	; (201c <STACK_SIZE+0x1c>)
    1fe2:	681b      	ldr	r3, [r3, #0]
    1fe4:	075b      	lsls	r3, r3, #29
    1fe6:	d401      	bmi.n	1fec <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1fe8:	480f      	ldr	r0, [pc, #60]	; (2028 <STACK_SIZE+0x28>)
    1fea:	e013      	b.n	2014 <STACK_SIZE+0x14>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1fec:	2000      	movs	r0, #0
    1fee:	4b0f      	ldr	r3, [pc, #60]	; (202c <STACK_SIZE+0x2c>)
    1ff0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1ff2:	4b0a      	ldr	r3, [pc, #40]	; (201c <STACK_SIZE+0x1c>)
    1ff4:	689b      	ldr	r3, [r3, #8]
    1ff6:	041b      	lsls	r3, r3, #16
    1ff8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1ffa:	4358      	muls	r0, r3
    1ffc:	e00a      	b.n	2014 <STACK_SIZE+0x14>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1ffe:	2350      	movs	r3, #80	; 0x50
    2000:	4a07      	ldr	r2, [pc, #28]	; (2020 <STACK_SIZE+0x20>)
    2002:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2004:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2006:	075b      	lsls	r3, r3, #29
    2008:	d504      	bpl.n	2014 <STACK_SIZE+0x14>
		return _system_clock_inst.dpll.frequency;
    200a:	4b04      	ldr	r3, [pc, #16]	; (201c <STACK_SIZE+0x1c>)
    200c:	68d8      	ldr	r0, [r3, #12]
    200e:	e001      	b.n	2014 <STACK_SIZE+0x14>
		return 32768UL;
    2010:	2080      	movs	r0, #128	; 0x80
    2012:	0200      	lsls	r0, r0, #8
	}
}
    2014:	bd10      	pop	{r4, pc}
    2016:	46c0      	nop			; (mov r8, r8)
    2018:	0000ab58 	.word	0x0000ab58
    201c:	20000260 	.word	0x20000260
    2020:	40000800 	.word	0x40000800
    2024:	007a1200 	.word	0x007a1200
    2028:	02dc6c00 	.word	0x02dc6c00
    202c:	00002711 	.word	0x00002711

00002030 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2030:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2032:	490c      	ldr	r1, [pc, #48]	; (2064 <system_clock_source_osc8m_set_config+0x34>)
    2034:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2036:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2038:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    203a:	7840      	ldrb	r0, [r0, #1]
    203c:	2201      	movs	r2, #1
    203e:	4010      	ands	r0, r2
    2040:	0180      	lsls	r0, r0, #6
    2042:	2640      	movs	r6, #64	; 0x40
    2044:	43b3      	bics	r3, r6
    2046:	4303      	orrs	r3, r0
    2048:	402a      	ands	r2, r5
    204a:	01d2      	lsls	r2, r2, #7
    204c:	2080      	movs	r0, #128	; 0x80
    204e:	4383      	bics	r3, r0
    2050:	4313      	orrs	r3, r2
    2052:	2203      	movs	r2, #3
    2054:	4022      	ands	r2, r4
    2056:	0212      	lsls	r2, r2, #8
    2058:	4803      	ldr	r0, [pc, #12]	; (2068 <system_clock_source_osc8m_set_config+0x38>)
    205a:	4003      	ands	r3, r0
    205c:	4313      	orrs	r3, r2
    205e:	620b      	str	r3, [r1, #32]
}
    2060:	bd70      	pop	{r4, r5, r6, pc}
    2062:	46c0      	nop			; (mov r8, r8)
    2064:	40000800 	.word	0x40000800
    2068:	fffffcff 	.word	0xfffffcff

0000206c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    206c:	b5f0      	push	{r4, r5, r6, r7, lr}
    206e:	46ce      	mov	lr, r9
    2070:	4647      	mov	r7, r8
    2072:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    2074:	4b19      	ldr	r3, [pc, #100]	; (20dc <system_clock_source_osc32k_set_config+0x70>)
    2076:	4699      	mov	r9, r3
    2078:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    207a:	7841      	ldrb	r1, [r0, #1]
    207c:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    207e:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2080:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2082:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    2084:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    2086:	7880      	ldrb	r0, [r0, #2]
    2088:	2101      	movs	r1, #1
    208a:	4008      	ands	r0, r1
    208c:	0080      	lsls	r0, r0, #2
    208e:	2204      	movs	r2, #4
    2090:	4393      	bics	r3, r2
    2092:	4303      	orrs	r3, r0
    2094:	4660      	mov	r0, ip
    2096:	4008      	ands	r0, r1
    2098:	00c0      	lsls	r0, r0, #3
    209a:	3204      	adds	r2, #4
    209c:	4393      	bics	r3, r2
    209e:	4303      	orrs	r3, r0
    20a0:	0038      	movs	r0, r7
    20a2:	4008      	ands	r0, r1
    20a4:	0180      	lsls	r0, r0, #6
    20a6:	2740      	movs	r7, #64	; 0x40
    20a8:	43bb      	bics	r3, r7
    20aa:	4303      	orrs	r3, r0
    20ac:	0030      	movs	r0, r6
    20ae:	4008      	ands	r0, r1
    20b0:	01c0      	lsls	r0, r0, #7
    20b2:	2680      	movs	r6, #128	; 0x80
    20b4:	43b3      	bics	r3, r6
    20b6:	4303      	orrs	r3, r0
    20b8:	2007      	movs	r0, #7
    20ba:	4005      	ands	r5, r0
    20bc:	022d      	lsls	r5, r5, #8
    20be:	4808      	ldr	r0, [pc, #32]	; (20e0 <system_clock_source_osc32k_set_config+0x74>)
    20c0:	4003      	ands	r3, r0
    20c2:	432b      	orrs	r3, r5
    20c4:	4021      	ands	r1, r4
    20c6:	0309      	lsls	r1, r1, #12
    20c8:	4806      	ldr	r0, [pc, #24]	; (20e4 <system_clock_source_osc32k_set_config+0x78>)
    20ca:	4003      	ands	r3, r0
    20cc:	430b      	orrs	r3, r1
    20ce:	464a      	mov	r2, r9
    20d0:	6193      	str	r3, [r2, #24]
}
    20d2:	bc0c      	pop	{r2, r3}
    20d4:	4690      	mov	r8, r2
    20d6:	4699      	mov	r9, r3
    20d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20da:	46c0      	nop			; (mov r8, r8)
    20dc:	40000800 	.word	0x40000800
    20e0:	fffff8ff 	.word	0xfffff8ff
    20e4:	ffffefff 	.word	0xffffefff

000020e8 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    20e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ea:	46de      	mov	lr, fp
    20ec:	4657      	mov	r7, sl
    20ee:	464e      	mov	r6, r9
    20f0:	4645      	mov	r5, r8
    20f2:	b5e0      	push	{r5, r6, r7, lr}
    20f4:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    20f6:	4b26      	ldr	r3, [pc, #152]	; (2190 <system_clock_source_xosc32k_set_config+0xa8>)
    20f8:	469b      	mov	fp, r3
    20fa:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    20fc:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    20fe:	7800      	ldrb	r0, [r0, #0]
    2100:	4242      	negs	r2, r0
    2102:	4142      	adcs	r2, r0
    2104:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    2106:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    2108:	78ca      	ldrb	r2, [r1, #3]
    210a:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    210c:	790a      	ldrb	r2, [r1, #4]
    210e:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    2110:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2112:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    2114:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    2116:	688a      	ldr	r2, [r1, #8]
    2118:	491e      	ldr	r1, [pc, #120]	; (2194 <system_clock_source_xosc32k_set_config+0xac>)
    211a:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    211c:	2101      	movs	r1, #1
    211e:	464a      	mov	r2, r9
    2120:	0092      	lsls	r2, r2, #2
    2122:	4691      	mov	r9, r2
    2124:	2204      	movs	r2, #4
    2126:	4393      	bics	r3, r2
    2128:	464a      	mov	r2, r9
    212a:	4313      	orrs	r3, r2
    212c:	4642      	mov	r2, r8
    212e:	400a      	ands	r2, r1
    2130:	00d2      	lsls	r2, r2, #3
    2132:	4690      	mov	r8, r2
    2134:	2208      	movs	r2, #8
    2136:	4393      	bics	r3, r2
    2138:	4642      	mov	r2, r8
    213a:	4313      	orrs	r3, r2
    213c:	4662      	mov	r2, ip
    213e:	400a      	ands	r2, r1
    2140:	0112      	lsls	r2, r2, #4
    2142:	4694      	mov	ip, r2
    2144:	2210      	movs	r2, #16
    2146:	4393      	bics	r3, r2
    2148:	4662      	mov	r2, ip
    214a:	4313      	orrs	r3, r2
    214c:	4008      	ands	r0, r1
    214e:	0140      	lsls	r0, r0, #5
    2150:	2220      	movs	r2, #32
    2152:	4393      	bics	r3, r2
    2154:	4303      	orrs	r3, r0
    2156:	400f      	ands	r7, r1
    2158:	01bf      	lsls	r7, r7, #6
    215a:	2040      	movs	r0, #64	; 0x40
    215c:	4383      	bics	r3, r0
    215e:	433b      	orrs	r3, r7
    2160:	400e      	ands	r6, r1
    2162:	01f6      	lsls	r6, r6, #7
    2164:	3040      	adds	r0, #64	; 0x40
    2166:	4383      	bics	r3, r0
    2168:	4333      	orrs	r3, r6
    216a:	3879      	subs	r0, #121	; 0x79
    216c:	4005      	ands	r5, r0
    216e:	022d      	lsls	r5, r5, #8
    2170:	4809      	ldr	r0, [pc, #36]	; (2198 <system_clock_source_xosc32k_set_config+0xb0>)
    2172:	4003      	ands	r3, r0
    2174:	432b      	orrs	r3, r5
    2176:	4021      	ands	r1, r4
    2178:	0309      	lsls	r1, r1, #12
    217a:	4808      	ldr	r0, [pc, #32]	; (219c <system_clock_source_xosc32k_set_config+0xb4>)
    217c:	4003      	ands	r3, r0
    217e:	430b      	orrs	r3, r1
    2180:	465a      	mov	r2, fp
    2182:	8293      	strh	r3, [r2, #20]
}
    2184:	bc3c      	pop	{r2, r3, r4, r5}
    2186:	4690      	mov	r8, r2
    2188:	4699      	mov	r9, r3
    218a:	46a2      	mov	sl, r4
    218c:	46ab      	mov	fp, r5
    218e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2190:	40000800 	.word	0x40000800
    2194:	20000260 	.word	0x20000260
    2198:	fffff8ff 	.word	0xfffff8ff
    219c:	ffffefff 	.word	0xffffefff

000021a0 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    21a0:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21a2:	7a03      	ldrb	r3, [r0, #8]
    21a4:	069b      	lsls	r3, r3, #26
    21a6:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    21a8:	8942      	ldrh	r2, [r0, #10]
    21aa:	0592      	lsls	r2, r2, #22
    21ac:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    21ae:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    21b0:	4918      	ldr	r1, [pc, #96]	; (2214 <system_clock_source_dfll_set_config+0x74>)
    21b2:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    21b4:	7983      	ldrb	r3, [r0, #6]
    21b6:	79c2      	ldrb	r2, [r0, #7]
    21b8:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    21ba:	8842      	ldrh	r2, [r0, #2]
    21bc:	8884      	ldrh	r4, [r0, #4]
    21be:	4322      	orrs	r2, r4
    21c0:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    21c2:	7842      	ldrb	r2, [r0, #1]
    21c4:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    21c6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    21c8:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    21ca:	7803      	ldrb	r3, [r0, #0]
    21cc:	2b04      	cmp	r3, #4
    21ce:	d011      	beq.n	21f4 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    21d0:	2b20      	cmp	r3, #32
    21d2:	d10e      	bne.n	21f2 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    21d4:	7b03      	ldrb	r3, [r0, #12]
    21d6:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    21d8:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    21da:	4313      	orrs	r3, r2
    21dc:	89c2      	ldrh	r2, [r0, #14]
    21de:	0412      	lsls	r2, r2, #16
    21e0:	490d      	ldr	r1, [pc, #52]	; (2218 <system_clock_source_dfll_set_config+0x78>)
    21e2:	400a      	ands	r2, r1
    21e4:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    21e6:	4a0b      	ldr	r2, [pc, #44]	; (2214 <system_clock_source_dfll_set_config+0x74>)
    21e8:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    21ea:	6811      	ldr	r1, [r2, #0]
    21ec:	4b0b      	ldr	r3, [pc, #44]	; (221c <system_clock_source_dfll_set_config+0x7c>)
    21ee:	430b      	orrs	r3, r1
    21f0:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    21f2:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    21f4:	7b03      	ldrb	r3, [r0, #12]
    21f6:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    21f8:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    21fa:	4313      	orrs	r3, r2
    21fc:	89c2      	ldrh	r2, [r0, #14]
    21fe:	0412      	lsls	r2, r2, #16
    2200:	4905      	ldr	r1, [pc, #20]	; (2218 <system_clock_source_dfll_set_config+0x78>)
    2202:	400a      	ands	r2, r1
    2204:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    2206:	4a03      	ldr	r2, [pc, #12]	; (2214 <system_clock_source_dfll_set_config+0x74>)
    2208:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    220a:	6813      	ldr	r3, [r2, #0]
    220c:	2104      	movs	r1, #4
    220e:	430b      	orrs	r3, r1
    2210:	6013      	str	r3, [r2, #0]
    2212:	e7ee      	b.n	21f2 <system_clock_source_dfll_set_config+0x52>
    2214:	20000260 	.word	0x20000260
    2218:	03ff0000 	.word	0x03ff0000
    221c:	00000424 	.word	0x00000424

00002220 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2220:	2808      	cmp	r0, #8
    2222:	d803      	bhi.n	222c <system_clock_source_enable+0xc>
    2224:	0080      	lsls	r0, r0, #2
    2226:	4b25      	ldr	r3, [pc, #148]	; (22bc <system_clock_source_enable+0x9c>)
    2228:	581b      	ldr	r3, [r3, r0]
    222a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    222c:	2017      	movs	r0, #23
    222e:	e044      	b.n	22ba <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2230:	4a23      	ldr	r2, [pc, #140]	; (22c0 <system_clock_source_enable+0xa0>)
    2232:	6a13      	ldr	r3, [r2, #32]
    2234:	2102      	movs	r1, #2
    2236:	430b      	orrs	r3, r1
    2238:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    223a:	2000      	movs	r0, #0
    223c:	e03d      	b.n	22ba <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    223e:	4a20      	ldr	r2, [pc, #128]	; (22c0 <system_clock_source_enable+0xa0>)
    2240:	6993      	ldr	r3, [r2, #24]
    2242:	2102      	movs	r1, #2
    2244:	430b      	orrs	r3, r1
    2246:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2248:	2000      	movs	r0, #0
		break;
    224a:	e036      	b.n	22ba <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    224c:	4a1c      	ldr	r2, [pc, #112]	; (22c0 <system_clock_source_enable+0xa0>)
    224e:	8a13      	ldrh	r3, [r2, #16]
    2250:	2102      	movs	r1, #2
    2252:	430b      	orrs	r3, r1
    2254:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2256:	2000      	movs	r0, #0
		break;
    2258:	e02f      	b.n	22ba <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    225a:	4a19      	ldr	r2, [pc, #100]	; (22c0 <system_clock_source_enable+0xa0>)
    225c:	8a93      	ldrh	r3, [r2, #20]
    225e:	2102      	movs	r1, #2
    2260:	430b      	orrs	r3, r1
    2262:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2264:	2000      	movs	r0, #0
		break;
    2266:	e028      	b.n	22ba <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2268:	4916      	ldr	r1, [pc, #88]	; (22c4 <system_clock_source_enable+0xa4>)
    226a:	680b      	ldr	r3, [r1, #0]
    226c:	2202      	movs	r2, #2
    226e:	4313      	orrs	r3, r2
    2270:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2272:	4b13      	ldr	r3, [pc, #76]	; (22c0 <system_clock_source_enable+0xa0>)
    2274:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2276:	0019      	movs	r1, r3
    2278:	320e      	adds	r2, #14
    227a:	68cb      	ldr	r3, [r1, #12]
    227c:	421a      	tst	r2, r3
    227e:	d0fc      	beq.n	227a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2280:	4a10      	ldr	r2, [pc, #64]	; (22c4 <system_clock_source_enable+0xa4>)
    2282:	6891      	ldr	r1, [r2, #8]
    2284:	4b0e      	ldr	r3, [pc, #56]	; (22c0 <system_clock_source_enable+0xa0>)
    2286:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2288:	6852      	ldr	r2, [r2, #4]
    228a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    228c:	2200      	movs	r2, #0
    228e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2290:	0019      	movs	r1, r3
    2292:	3210      	adds	r2, #16
    2294:	68cb      	ldr	r3, [r1, #12]
    2296:	421a      	tst	r2, r3
    2298:	d0fc      	beq.n	2294 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    229a:	4b0a      	ldr	r3, [pc, #40]	; (22c4 <system_clock_source_enable+0xa4>)
    229c:	681b      	ldr	r3, [r3, #0]
    229e:	b29b      	uxth	r3, r3
    22a0:	4a07      	ldr	r2, [pc, #28]	; (22c0 <system_clock_source_enable+0xa0>)
    22a2:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    22a4:	2000      	movs	r0, #0
    22a6:	e008      	b.n	22ba <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    22a8:	4905      	ldr	r1, [pc, #20]	; (22c0 <system_clock_source_enable+0xa0>)
    22aa:	2244      	movs	r2, #68	; 0x44
    22ac:	5c8b      	ldrb	r3, [r1, r2]
    22ae:	2002      	movs	r0, #2
    22b0:	4303      	orrs	r3, r0
    22b2:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    22b4:	2000      	movs	r0, #0
		break;
    22b6:	e000      	b.n	22ba <system_clock_source_enable+0x9a>
		return STATUS_OK;
    22b8:	2000      	movs	r0, #0
}
    22ba:	4770      	bx	lr
    22bc:	0000ab7c 	.word	0x0000ab7c
    22c0:	40000800 	.word	0x40000800
    22c4:	20000260 	.word	0x20000260

000022c8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    22c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    22ca:	46d6      	mov	lr, sl
    22cc:	464f      	mov	r7, r9
    22ce:	4646      	mov	r6, r8
    22d0:	b5c0      	push	{r6, r7, lr}
    22d2:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    22d4:	22c2      	movs	r2, #194	; 0xc2
    22d6:	00d2      	lsls	r2, r2, #3
    22d8:	4b69      	ldr	r3, [pc, #420]	; (2480 <system_clock_init+0x1b8>)
    22da:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    22dc:	4a69      	ldr	r2, [pc, #420]	; (2484 <system_clock_init+0x1bc>)
    22de:	6853      	ldr	r3, [r2, #4]
    22e0:	211e      	movs	r1, #30
    22e2:	438b      	bics	r3, r1
    22e4:	391a      	subs	r1, #26
    22e6:	430b      	orrs	r3, r1
    22e8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    22ea:	2205      	movs	r2, #5
    22ec:	ab01      	add	r3, sp, #4
    22ee:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    22f0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    22f2:	4d65      	ldr	r5, [pc, #404]	; (2488 <system_clock_init+0x1c0>)
    22f4:	b2e0      	uxtb	r0, r4
    22f6:	a901      	add	r1, sp, #4
    22f8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    22fa:	3401      	adds	r4, #1
    22fc:	2c25      	cmp	r4, #37	; 0x25
    22fe:	d1f9      	bne.n	22f4 <system_clock_init+0x2c>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2300:	a80c      	add	r0, sp, #48	; 0x30
    2302:	2300      	movs	r3, #0
    2304:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    2306:	2280      	movs	r2, #128	; 0x80
    2308:	0212      	lsls	r2, r2, #8
    230a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    230c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    230e:	2201      	movs	r2, #1
    2310:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2312:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    2314:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2316:	2106      	movs	r1, #6
    2318:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    231a:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    231c:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    231e:	4b5b      	ldr	r3, [pc, #364]	; (248c <system_clock_init+0x1c4>)
    2320:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2322:	2005      	movs	r0, #5
    2324:	4b5a      	ldr	r3, [pc, #360]	; (2490 <system_clock_init+0x1c8>)
    2326:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2328:	4955      	ldr	r1, [pc, #340]	; (2480 <system_clock_init+0x1b8>)
    232a:	2202      	movs	r2, #2
    232c:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    232e:	421a      	tst	r2, r3
    2330:	d0fc      	beq.n	232c <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    2332:	4953      	ldr	r1, [pc, #332]	; (2480 <system_clock_init+0x1b8>)
    2334:	8a8b      	ldrh	r3, [r1, #20]
    2336:	2280      	movs	r2, #128	; 0x80
    2338:	4313      	orrs	r3, r2
    233a:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    233c:	4c55      	ldr	r4, [pc, #340]	; (2494 <system_clock_init+0x1cc>)
	SYSCTRL->OSC32K.bit.CALIB =
    233e:	6823      	ldr	r3, [r4, #0]
    2340:	04db      	lsls	r3, r3, #19
    2342:	698a      	ldr	r2, [r1, #24]
    2344:	0e5b      	lsrs	r3, r3, #25
    2346:	041b      	lsls	r3, r3, #16
    2348:	4853      	ldr	r0, [pc, #332]	; (2498 <system_clock_init+0x1d0>)
    234a:	4002      	ands	r2, r0
    234c:	4313      	orrs	r3, r2
    234e:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    2350:	a80a      	add	r0, sp, #40	; 0x28
    2352:	2301      	movs	r3, #1
    2354:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    2356:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    2358:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    235a:	2207      	movs	r2, #7
    235c:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    235e:	2500      	movs	r5, #0
    2360:	7145      	strb	r5, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    2362:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2364:	4b4d      	ldr	r3, [pc, #308]	; (249c <system_clock_init+0x1d4>)
    2366:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2368:	2004      	movs	r0, #4
    236a:	4b49      	ldr	r3, [pc, #292]	; (2490 <system_clock_init+0x1c8>)
    236c:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    236e:	ab05      	add	r3, sp, #20
    2370:	2200      	movs	r2, #0
    2372:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2374:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2376:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2378:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    237a:	213f      	movs	r1, #63	; 0x3f
    237c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    237e:	393b      	subs	r1, #59	; 0x3b
    2380:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    2382:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2384:	6823      	ldr	r3, [r4, #0]
    2386:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2388:	2b3f      	cmp	r3, #63	; 0x3f
    238a:	d100      	bne.n	238e <system_clock_init+0xc6>
    238c:	e075      	b.n	247a <system_clock_init+0x1b2>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    238e:	a805      	add	r0, sp, #20
    2390:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    2392:	23b7      	movs	r3, #183	; 0xb7
    2394:	00db      	lsls	r3, r3, #3
    2396:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2398:	2307      	movs	r3, #7
    239a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    239c:	3338      	adds	r3, #56	; 0x38
    239e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    23a0:	4b3f      	ldr	r3, [pc, #252]	; (24a0 <system_clock_init+0x1d8>)
    23a2:	4798      	blx	r3
	config->run_in_standby  = false;
    23a4:	a804      	add	r0, sp, #16
    23a6:	2500      	movs	r5, #0
    23a8:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    23aa:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    23ac:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    23ae:	4b3d      	ldr	r3, [pc, #244]	; (24a4 <system_clock_init+0x1dc>)
    23b0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    23b2:	2006      	movs	r0, #6
    23b4:	4b36      	ldr	r3, [pc, #216]	; (2490 <system_clock_init+0x1c8>)
    23b6:	4699      	mov	r9, r3
    23b8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    23ba:	4b3b      	ldr	r3, [pc, #236]	; (24a8 <system_clock_init+0x1e0>)
    23bc:	4798      	blx	r3
	config->division_factor    = 1;
    23be:	ac01      	add	r4, sp, #4
    23c0:	2601      	movs	r6, #1
    23c2:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    23c4:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    23c6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    23c8:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    23ca:	2305      	movs	r3, #5
    23cc:	7023      	strb	r3, [r4, #0]
    23ce:	0021      	movs	r1, r4
    23d0:	2001      	movs	r0, #1
    23d2:	4b36      	ldr	r3, [pc, #216]	; (24ac <system_clock_init+0x1e4>)
    23d4:	4698      	mov	r8, r3
    23d6:	4798      	blx	r3
    23d8:	2001      	movs	r0, #1
    23da:	4f35      	ldr	r7, [pc, #212]	; (24b0 <system_clock_init+0x1e8>)
    23dc:	47b8      	blx	r7
	config->high_when_disabled = false;
    23de:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    23e0:	7265      	strb	r5, [r4, #9]
    23e2:	2304      	movs	r3, #4
    23e4:	7023      	strb	r3, [r4, #0]
    23e6:	331c      	adds	r3, #28
    23e8:	469a      	mov	sl, r3
    23ea:	6063      	str	r3, [r4, #4]
    23ec:	7226      	strb	r6, [r4, #8]
    23ee:	0021      	movs	r1, r4
    23f0:	2002      	movs	r0, #2
    23f2:	47c0      	blx	r8
    23f4:	2002      	movs	r0, #2
    23f6:	47b8      	blx	r7
	config->division_factor    = 1;
    23f8:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    23fa:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    23fc:	2306      	movs	r3, #6
    23fe:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    2400:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2402:	7265      	strb	r5, [r4, #9]
    2404:	0021      	movs	r1, r4
    2406:	2003      	movs	r0, #3
    2408:	47c0      	blx	r8
    240a:	2003      	movs	r0, #3
    240c:	47b8      	blx	r7
	config->high_when_disabled = false;
    240e:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    2410:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2412:	7265      	strb	r5, [r4, #9]
    2414:	2303      	movs	r3, #3
    2416:	7023      	strb	r3, [r4, #0]
    2418:	4653      	mov	r3, sl
    241a:	6063      	str	r3, [r4, #4]
    241c:	0021      	movs	r1, r4
    241e:	2004      	movs	r0, #4
    2420:	47c0      	blx	r8
    2422:	2004      	movs	r0, #4
    2424:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    2426:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    2428:	0021      	movs	r1, r4
    242a:	2000      	movs	r0, #0
    242c:	4b16      	ldr	r3, [pc, #88]	; (2488 <system_clock_init+0x1c0>)
    242e:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    2430:	2000      	movs	r0, #0
    2432:	4b20      	ldr	r3, [pc, #128]	; (24b4 <system_clock_init+0x1ec>)
    2434:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2436:	2007      	movs	r0, #7
    2438:	47c8      	blx	r9
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    243a:	4911      	ldr	r1, [pc, #68]	; (2480 <system_clock_init+0x1b8>)
    243c:	22d0      	movs	r2, #208	; 0xd0
    243e:	68cb      	ldr	r3, [r1, #12]
    2440:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2442:	2bd0      	cmp	r3, #208	; 0xd0
    2444:	d1fb      	bne.n	243e <system_clock_init+0x176>
	PM->CPUSEL.reg = (uint32_t)divider;
    2446:	4a1c      	ldr	r2, [pc, #112]	; (24b8 <system_clock_init+0x1f0>)
    2448:	2300      	movs	r3, #0
    244a:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    244c:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    244e:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2450:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    2452:	a901      	add	r1, sp, #4
    2454:	2201      	movs	r2, #1
    2456:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2458:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    245a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    245c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    245e:	3307      	adds	r3, #7
    2460:	700b      	strb	r3, [r1, #0]
    2462:	2000      	movs	r0, #0
    2464:	4b11      	ldr	r3, [pc, #68]	; (24ac <system_clock_init+0x1e4>)
    2466:	4798      	blx	r3
    2468:	2000      	movs	r0, #0
    246a:	4b11      	ldr	r3, [pc, #68]	; (24b0 <system_clock_init+0x1e8>)
    246c:	4798      	blx	r3
#endif
}
    246e:	b010      	add	sp, #64	; 0x40
    2470:	bc1c      	pop	{r2, r3, r4}
    2472:	4690      	mov	r8, r2
    2474:	4699      	mov	r9, r3
    2476:	46a2      	mov	sl, r4
    2478:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    247a:	3b20      	subs	r3, #32
    247c:	e787      	b.n	238e <system_clock_init+0xc6>
    247e:	46c0      	nop			; (mov r8, r8)
    2480:	40000800 	.word	0x40000800
    2484:	41004000 	.word	0x41004000
    2488:	000026f5 	.word	0x000026f5
    248c:	000020e9 	.word	0x000020e9
    2490:	00002221 	.word	0x00002221
    2494:	00806024 	.word	0x00806024
    2498:	ff80ffff 	.word	0xff80ffff
    249c:	0000206d 	.word	0x0000206d
    24a0:	000021a1 	.word	0x000021a1
    24a4:	00002031 	.word	0x00002031
    24a8:	000024bd 	.word	0x000024bd
    24ac:	000024e1 	.word	0x000024e1
    24b0:	00002599 	.word	0x00002599
    24b4:	00002669 	.word	0x00002669
    24b8:	40000400 	.word	0x40000400

000024bc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    24bc:	4a06      	ldr	r2, [pc, #24]	; (24d8 <system_gclk_init+0x1c>)
    24be:	6993      	ldr	r3, [r2, #24]
    24c0:	2108      	movs	r1, #8
    24c2:	430b      	orrs	r3, r1
    24c4:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    24c6:	2201      	movs	r2, #1
    24c8:	4b04      	ldr	r3, [pc, #16]	; (24dc <system_gclk_init+0x20>)
    24ca:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    24cc:	0019      	movs	r1, r3
    24ce:	780b      	ldrb	r3, [r1, #0]
    24d0:	4213      	tst	r3, r2
    24d2:	d1fc      	bne.n	24ce <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    24d4:	4770      	bx	lr
    24d6:	46c0      	nop			; (mov r8, r8)
    24d8:	40000400 	.word	0x40000400
    24dc:	40000c00 	.word	0x40000c00

000024e0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    24e0:	b570      	push	{r4, r5, r6, lr}
    24e2:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    24e4:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    24e6:	780d      	ldrb	r5, [r1, #0]
    24e8:	022d      	lsls	r5, r5, #8
    24ea:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    24ec:	784b      	ldrb	r3, [r1, #1]
    24ee:	2b00      	cmp	r3, #0
    24f0:	d002      	beq.n	24f8 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    24f2:	2380      	movs	r3, #128	; 0x80
    24f4:	02db      	lsls	r3, r3, #11
    24f6:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    24f8:	7a4b      	ldrb	r3, [r1, #9]
    24fa:	2b00      	cmp	r3, #0
    24fc:	d002      	beq.n	2504 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    24fe:	2380      	movs	r3, #128	; 0x80
    2500:	031b      	lsls	r3, r3, #12
    2502:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2504:	6848      	ldr	r0, [r1, #4]
    2506:	2801      	cmp	r0, #1
    2508:	d910      	bls.n	252c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    250a:	1e43      	subs	r3, r0, #1
    250c:	4218      	tst	r0, r3
    250e:	d134      	bne.n	257a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2510:	2802      	cmp	r0, #2
    2512:	d930      	bls.n	2576 <system_gclk_gen_set_config+0x96>
    2514:	2302      	movs	r3, #2
    2516:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2518:	3201      	adds	r2, #1
						mask <<= 1) {
    251a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    251c:	4298      	cmp	r0, r3
    251e:	d8fb      	bhi.n	2518 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2520:	0212      	lsls	r2, r2, #8
    2522:	4332      	orrs	r2, r6
    2524:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2526:	2380      	movs	r3, #128	; 0x80
    2528:	035b      	lsls	r3, r3, #13
    252a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    252c:	7a0b      	ldrb	r3, [r1, #8]
    252e:	2b00      	cmp	r3, #0
    2530:	d002      	beq.n	2538 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2532:	2380      	movs	r3, #128	; 0x80
    2534:	039b      	lsls	r3, r3, #14
    2536:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2538:	4a13      	ldr	r2, [pc, #76]	; (2588 <system_gclk_gen_set_config+0xa8>)
    253a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    253c:	b25b      	sxtb	r3, r3
    253e:	2b00      	cmp	r3, #0
    2540:	dbfb      	blt.n	253a <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2542:	4b12      	ldr	r3, [pc, #72]	; (258c <system_gclk_gen_set_config+0xac>)
    2544:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2546:	4b12      	ldr	r3, [pc, #72]	; (2590 <system_gclk_gen_set_config+0xb0>)
    2548:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    254a:	4a0f      	ldr	r2, [pc, #60]	; (2588 <system_gclk_gen_set_config+0xa8>)
    254c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    254e:	b25b      	sxtb	r3, r3
    2550:	2b00      	cmp	r3, #0
    2552:	dbfb      	blt.n	254c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2554:	4b0c      	ldr	r3, [pc, #48]	; (2588 <system_gclk_gen_set_config+0xa8>)
    2556:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2558:	001a      	movs	r2, r3
    255a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    255c:	b25b      	sxtb	r3, r3
    255e:	2b00      	cmp	r3, #0
    2560:	dbfb      	blt.n	255a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2562:	4a09      	ldr	r2, [pc, #36]	; (2588 <system_gclk_gen_set_config+0xa8>)
    2564:	6853      	ldr	r3, [r2, #4]
    2566:	2180      	movs	r1, #128	; 0x80
    2568:	0249      	lsls	r1, r1, #9
    256a:	400b      	ands	r3, r1
    256c:	431d      	orrs	r5, r3
    256e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2570:	4b08      	ldr	r3, [pc, #32]	; (2594 <system_gclk_gen_set_config+0xb4>)
    2572:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2574:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2576:	2200      	movs	r2, #0
    2578:	e7d2      	b.n	2520 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    257a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    257c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    257e:	2380      	movs	r3, #128	; 0x80
    2580:	029b      	lsls	r3, r3, #10
    2582:	431d      	orrs	r5, r3
    2584:	e7d2      	b.n	252c <system_gclk_gen_set_config+0x4c>
    2586:	46c0      	nop			; (mov r8, r8)
    2588:	40000c00 	.word	0x40000c00
    258c:	00000d99 	.word	0x00000d99
    2590:	40000c08 	.word	0x40000c08
    2594:	00000dd9 	.word	0x00000dd9

00002598 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2598:	b510      	push	{r4, lr}
    259a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    259c:	4a0b      	ldr	r2, [pc, #44]	; (25cc <system_gclk_gen_enable+0x34>)
    259e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25a0:	b25b      	sxtb	r3, r3
    25a2:	2b00      	cmp	r3, #0
    25a4:	dbfb      	blt.n	259e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    25a6:	4b0a      	ldr	r3, [pc, #40]	; (25d0 <system_gclk_gen_enable+0x38>)
    25a8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25aa:	4b0a      	ldr	r3, [pc, #40]	; (25d4 <system_gclk_gen_enable+0x3c>)
    25ac:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25ae:	4a07      	ldr	r2, [pc, #28]	; (25cc <system_gclk_gen_enable+0x34>)
    25b0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25b2:	b25b      	sxtb	r3, r3
    25b4:	2b00      	cmp	r3, #0
    25b6:	dbfb      	blt.n	25b0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25b8:	4a04      	ldr	r2, [pc, #16]	; (25cc <system_gclk_gen_enable+0x34>)
    25ba:	6851      	ldr	r1, [r2, #4]
    25bc:	2380      	movs	r3, #128	; 0x80
    25be:	025b      	lsls	r3, r3, #9
    25c0:	430b      	orrs	r3, r1
    25c2:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    25c4:	4b04      	ldr	r3, [pc, #16]	; (25d8 <system_gclk_gen_enable+0x40>)
    25c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25c8:	bd10      	pop	{r4, pc}
    25ca:	46c0      	nop			; (mov r8, r8)
    25cc:	40000c00 	.word	0x40000c00
    25d0:	00000d99 	.word	0x00000d99
    25d4:	40000c04 	.word	0x40000c04
    25d8:	00000dd9 	.word	0x00000dd9

000025dc <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    25dc:	b570      	push	{r4, r5, r6, lr}
    25de:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25e0:	4a1a      	ldr	r2, [pc, #104]	; (264c <system_gclk_gen_get_hz+0x70>)
    25e2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25e4:	b25b      	sxtb	r3, r3
    25e6:	2b00      	cmp	r3, #0
    25e8:	dbfb      	blt.n	25e2 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    25ea:	4b19      	ldr	r3, [pc, #100]	; (2650 <system_gclk_gen_get_hz+0x74>)
    25ec:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25ee:	4b19      	ldr	r3, [pc, #100]	; (2654 <system_gclk_gen_get_hz+0x78>)
    25f0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25f2:	4a16      	ldr	r2, [pc, #88]	; (264c <system_gclk_gen_get_hz+0x70>)
    25f4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25f6:	b25b      	sxtb	r3, r3
    25f8:	2b00      	cmp	r3, #0
    25fa:	dbfb      	blt.n	25f4 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    25fc:	4e13      	ldr	r6, [pc, #76]	; (264c <system_gclk_gen_get_hz+0x70>)
    25fe:	6870      	ldr	r0, [r6, #4]
    2600:	04c0      	lsls	r0, r0, #19
    2602:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2604:	4b14      	ldr	r3, [pc, #80]	; (2658 <system_gclk_gen_get_hz+0x7c>)
    2606:	4798      	blx	r3
    2608:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    260a:	4b12      	ldr	r3, [pc, #72]	; (2654 <system_gclk_gen_get_hz+0x78>)
    260c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    260e:	6876      	ldr	r6, [r6, #4]
    2610:	02f6      	lsls	r6, r6, #11
    2612:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2614:	4b11      	ldr	r3, [pc, #68]	; (265c <system_gclk_gen_get_hz+0x80>)
    2616:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2618:	4a0c      	ldr	r2, [pc, #48]	; (264c <system_gclk_gen_get_hz+0x70>)
    261a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    261c:	b25b      	sxtb	r3, r3
    261e:	2b00      	cmp	r3, #0
    2620:	dbfb      	blt.n	261a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2622:	4b0a      	ldr	r3, [pc, #40]	; (264c <system_gclk_gen_get_hz+0x70>)
    2624:	689c      	ldr	r4, [r3, #8]
    2626:	0224      	lsls	r4, r4, #8
    2628:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    262a:	4b0d      	ldr	r3, [pc, #52]	; (2660 <system_gclk_gen_get_hz+0x84>)
    262c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    262e:	2e00      	cmp	r6, #0
    2630:	d107      	bne.n	2642 <system_gclk_gen_get_hz+0x66>
    2632:	2c01      	cmp	r4, #1
    2634:	d907      	bls.n	2646 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2636:	0021      	movs	r1, r4
    2638:	0028      	movs	r0, r5
    263a:	4b0a      	ldr	r3, [pc, #40]	; (2664 <system_gclk_gen_get_hz+0x88>)
    263c:	4798      	blx	r3
    263e:	0005      	movs	r5, r0
    2640:	e001      	b.n	2646 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2642:	3401      	adds	r4, #1
    2644:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2646:	0028      	movs	r0, r5
    2648:	bd70      	pop	{r4, r5, r6, pc}
    264a:	46c0      	nop			; (mov r8, r8)
    264c:	40000c00 	.word	0x40000c00
    2650:	00000d99 	.word	0x00000d99
    2654:	40000c04 	.word	0x40000c04
    2658:	00001fa1 	.word	0x00001fa1
    265c:	40000c08 	.word	0x40000c08
    2660:	00000dd9 	.word	0x00000dd9
    2664:	00007eed 	.word	0x00007eed

00002668 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2668:	b510      	push	{r4, lr}
    266a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    266c:	4b06      	ldr	r3, [pc, #24]	; (2688 <system_gclk_chan_enable+0x20>)
    266e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2670:	4b06      	ldr	r3, [pc, #24]	; (268c <system_gclk_chan_enable+0x24>)
    2672:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2674:	4a06      	ldr	r2, [pc, #24]	; (2690 <system_gclk_chan_enable+0x28>)
    2676:	8853      	ldrh	r3, [r2, #2]
    2678:	2180      	movs	r1, #128	; 0x80
    267a:	01c9      	lsls	r1, r1, #7
    267c:	430b      	orrs	r3, r1
    267e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2680:	4b04      	ldr	r3, [pc, #16]	; (2694 <system_gclk_chan_enable+0x2c>)
    2682:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2684:	bd10      	pop	{r4, pc}
    2686:	46c0      	nop			; (mov r8, r8)
    2688:	00000d99 	.word	0x00000d99
    268c:	40000c02 	.word	0x40000c02
    2690:	40000c00 	.word	0x40000c00
    2694:	00000dd9 	.word	0x00000dd9

00002698 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2698:	b510      	push	{r4, lr}
    269a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    269c:	4b0f      	ldr	r3, [pc, #60]	; (26dc <system_gclk_chan_disable+0x44>)
    269e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26a0:	4b0f      	ldr	r3, [pc, #60]	; (26e0 <system_gclk_chan_disable+0x48>)
    26a2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    26a4:	4a0f      	ldr	r2, [pc, #60]	; (26e4 <system_gclk_chan_disable+0x4c>)
    26a6:	8853      	ldrh	r3, [r2, #2]
    26a8:	051b      	lsls	r3, r3, #20
    26aa:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26ac:	8853      	ldrh	r3, [r2, #2]
    26ae:	490e      	ldr	r1, [pc, #56]	; (26e8 <system_gclk_chan_disable+0x50>)
    26b0:	400b      	ands	r3, r1
    26b2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26b4:	8853      	ldrh	r3, [r2, #2]
    26b6:	490d      	ldr	r1, [pc, #52]	; (26ec <system_gclk_chan_disable+0x54>)
    26b8:	400b      	ands	r3, r1
    26ba:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26bc:	0011      	movs	r1, r2
    26be:	2280      	movs	r2, #128	; 0x80
    26c0:	01d2      	lsls	r2, r2, #7
    26c2:	884b      	ldrh	r3, [r1, #2]
    26c4:	4213      	tst	r3, r2
    26c6:	d1fc      	bne.n	26c2 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    26c8:	4906      	ldr	r1, [pc, #24]	; (26e4 <system_gclk_chan_disable+0x4c>)
    26ca:	884a      	ldrh	r2, [r1, #2]
    26cc:	0203      	lsls	r3, r0, #8
    26ce:	4806      	ldr	r0, [pc, #24]	; (26e8 <system_gclk_chan_disable+0x50>)
    26d0:	4002      	ands	r2, r0
    26d2:	4313      	orrs	r3, r2
    26d4:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    26d6:	4b06      	ldr	r3, [pc, #24]	; (26f0 <system_gclk_chan_disable+0x58>)
    26d8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26da:	bd10      	pop	{r4, pc}
    26dc:	00000d99 	.word	0x00000d99
    26e0:	40000c02 	.word	0x40000c02
    26e4:	40000c00 	.word	0x40000c00
    26e8:	fffff0ff 	.word	0xfffff0ff
    26ec:	ffffbfff 	.word	0xffffbfff
    26f0:	00000dd9 	.word	0x00000dd9

000026f4 <system_gclk_chan_set_config>:
{
    26f4:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    26f6:	780c      	ldrb	r4, [r1, #0]
    26f8:	0224      	lsls	r4, r4, #8
    26fa:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    26fc:	4b02      	ldr	r3, [pc, #8]	; (2708 <system_gclk_chan_set_config+0x14>)
    26fe:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2700:	b2a4      	uxth	r4, r4
    2702:	4b02      	ldr	r3, [pc, #8]	; (270c <system_gclk_chan_set_config+0x18>)
    2704:	805c      	strh	r4, [r3, #2]
}
    2706:	bd10      	pop	{r4, pc}
    2708:	00002699 	.word	0x00002699
    270c:	40000c00 	.word	0x40000c00

00002710 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2710:	b510      	push	{r4, lr}
    2712:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2714:	4b06      	ldr	r3, [pc, #24]	; (2730 <system_gclk_chan_get_hz+0x20>)
    2716:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2718:	4b06      	ldr	r3, [pc, #24]	; (2734 <system_gclk_chan_get_hz+0x24>)
    271a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    271c:	4b06      	ldr	r3, [pc, #24]	; (2738 <system_gclk_chan_get_hz+0x28>)
    271e:	885c      	ldrh	r4, [r3, #2]
    2720:	0524      	lsls	r4, r4, #20
    2722:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2724:	4b05      	ldr	r3, [pc, #20]	; (273c <system_gclk_chan_get_hz+0x2c>)
    2726:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2728:	0020      	movs	r0, r4
    272a:	4b05      	ldr	r3, [pc, #20]	; (2740 <system_gclk_chan_get_hz+0x30>)
    272c:	4798      	blx	r3
}
    272e:	bd10      	pop	{r4, pc}
    2730:	00000d99 	.word	0x00000d99
    2734:	40000c02 	.word	0x40000c02
    2738:	40000c00 	.word	0x40000c00
    273c:	00000dd9 	.word	0x00000dd9
    2740:	000025dd 	.word	0x000025dd

00002744 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2744:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2746:	78d3      	ldrb	r3, [r2, #3]
    2748:	2b00      	cmp	r3, #0
    274a:	d135      	bne.n	27b8 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    274c:	7813      	ldrb	r3, [r2, #0]
    274e:	2b80      	cmp	r3, #128	; 0x80
    2750:	d029      	beq.n	27a6 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2752:	061b      	lsls	r3, r3, #24
    2754:	2480      	movs	r4, #128	; 0x80
    2756:	0264      	lsls	r4, r4, #9
    2758:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    275a:	7854      	ldrb	r4, [r2, #1]
    275c:	2502      	movs	r5, #2
    275e:	43ac      	bics	r4, r5
    2760:	d106      	bne.n	2770 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2762:	7894      	ldrb	r4, [r2, #2]
    2764:	2c00      	cmp	r4, #0
    2766:	d120      	bne.n	27aa <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2768:	2480      	movs	r4, #128	; 0x80
    276a:	02a4      	lsls	r4, r4, #10
    276c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    276e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2770:	7854      	ldrb	r4, [r2, #1]
    2772:	3c01      	subs	r4, #1
    2774:	2c01      	cmp	r4, #1
    2776:	d91c      	bls.n	27b2 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2778:	040d      	lsls	r5, r1, #16
    277a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    277c:	24a0      	movs	r4, #160	; 0xa0
    277e:	05e4      	lsls	r4, r4, #23
    2780:	432c      	orrs	r4, r5
    2782:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2784:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2786:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2788:	24d0      	movs	r4, #208	; 0xd0
    278a:	0624      	lsls	r4, r4, #24
    278c:	432c      	orrs	r4, r5
    278e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2790:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2792:	78d4      	ldrb	r4, [r2, #3]
    2794:	2c00      	cmp	r4, #0
    2796:	d122      	bne.n	27de <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2798:	035b      	lsls	r3, r3, #13
    279a:	d51c      	bpl.n	27d6 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    279c:	7893      	ldrb	r3, [r2, #2]
    279e:	2b01      	cmp	r3, #1
    27a0:	d01e      	beq.n	27e0 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    27a2:	6141      	str	r1, [r0, #20]
    27a4:	e017      	b.n	27d6 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    27a6:	2300      	movs	r3, #0
    27a8:	e7d7      	b.n	275a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    27aa:	24c0      	movs	r4, #192	; 0xc0
    27ac:	02e4      	lsls	r4, r4, #11
    27ae:	4323      	orrs	r3, r4
    27b0:	e7dd      	b.n	276e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    27b2:	4c0d      	ldr	r4, [pc, #52]	; (27e8 <_system_pinmux_config+0xa4>)
    27b4:	4023      	ands	r3, r4
    27b6:	e7df      	b.n	2778 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    27b8:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    27ba:	040c      	lsls	r4, r1, #16
    27bc:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27be:	23a0      	movs	r3, #160	; 0xa0
    27c0:	05db      	lsls	r3, r3, #23
    27c2:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27c4:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    27c6:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27c8:	23d0      	movs	r3, #208	; 0xd0
    27ca:	061b      	lsls	r3, r3, #24
    27cc:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27ce:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    27d0:	78d3      	ldrb	r3, [r2, #3]
    27d2:	2b00      	cmp	r3, #0
    27d4:	d103      	bne.n	27de <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27d6:	7853      	ldrb	r3, [r2, #1]
    27d8:	3b01      	subs	r3, #1
    27da:	2b01      	cmp	r3, #1
    27dc:	d902      	bls.n	27e4 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    27de:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    27e0:	6181      	str	r1, [r0, #24]
    27e2:	e7f8      	b.n	27d6 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    27e4:	6081      	str	r1, [r0, #8]
}
    27e6:	e7fa      	b.n	27de <_system_pinmux_config+0x9a>
    27e8:	fffbffff 	.word	0xfffbffff

000027ec <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    27ec:	b510      	push	{r4, lr}
    27ee:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    27f0:	09c1      	lsrs	r1, r0, #7
		return NULL;
    27f2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    27f4:	2900      	cmp	r1, #0
    27f6:	d104      	bne.n	2802 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    27f8:	0943      	lsrs	r3, r0, #5
    27fa:	01db      	lsls	r3, r3, #7
    27fc:	4905      	ldr	r1, [pc, #20]	; (2814 <system_pinmux_pin_set_config+0x28>)
    27fe:	468c      	mov	ip, r1
    2800:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2802:	241f      	movs	r4, #31
    2804:	4020      	ands	r0, r4
    2806:	2101      	movs	r1, #1
    2808:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    280a:	0018      	movs	r0, r3
    280c:	4b02      	ldr	r3, [pc, #8]	; (2818 <system_pinmux_pin_set_config+0x2c>)
    280e:	4798      	blx	r3
}
    2810:	bd10      	pop	{r4, pc}
    2812:	46c0      	nop			; (mov r8, r8)
    2814:	41004400 	.word	0x41004400
    2818:	00002745 	.word	0x00002745

0000281c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    281c:	4770      	bx	lr
	...

00002820 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2820:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2822:	4b05      	ldr	r3, [pc, #20]	; (2838 <system_init+0x18>)
    2824:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2826:	4b05      	ldr	r3, [pc, #20]	; (283c <system_init+0x1c>)
    2828:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    282a:	4b05      	ldr	r3, [pc, #20]	; (2840 <system_init+0x20>)
    282c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    282e:	4b05      	ldr	r3, [pc, #20]	; (2844 <system_init+0x24>)
    2830:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2832:	4b05      	ldr	r3, [pc, #20]	; (2848 <system_init+0x28>)
    2834:	4798      	blx	r3
}
    2836:	bd10      	pop	{r4, pc}
    2838:	000022c9 	.word	0x000022c9
    283c:	00000e09 	.word	0x00000e09
    2840:	0000281d 	.word	0x0000281d
    2844:	00000fb5 	.word	0x00000fb5
    2848:	0000281d 	.word	0x0000281d

0000284c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    284c:	1c93      	adds	r3, r2, #2
    284e:	009b      	lsls	r3, r3, #2
    2850:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    2852:	2a02      	cmp	r2, #2
    2854:	d009      	beq.n	286a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    2856:	2a03      	cmp	r2, #3
    2858:	d00c      	beq.n	2874 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    285a:	2301      	movs	r3, #1
    285c:	4093      	lsls	r3, r2
    285e:	001a      	movs	r2, r3
    2860:	7e03      	ldrb	r3, [r0, #24]
    2862:	4313      	orrs	r3, r2
    2864:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    2866:	2000      	movs	r0, #0
    2868:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    286a:	7e03      	ldrb	r3, [r0, #24]
    286c:	2210      	movs	r2, #16
    286e:	4313      	orrs	r3, r2
    2870:	7603      	strb	r3, [r0, #24]
    2872:	e7f8      	b.n	2866 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2874:	7e03      	ldrb	r3, [r0, #24]
    2876:	2220      	movs	r2, #32
    2878:	4313      	orrs	r3, r2
    287a:	7603      	strb	r3, [r0, #24]
    287c:	e7f3      	b.n	2866 <tc_register_callback+0x1a>
	...

00002880 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2880:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2882:	0080      	lsls	r0, r0, #2
    2884:	4b16      	ldr	r3, [pc, #88]	; (28e0 <_tc_interrupt_handler+0x60>)
    2886:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2888:	6823      	ldr	r3, [r4, #0]
    288a:	7b9d      	ldrb	r5, [r3, #14]
    288c:	7e22      	ldrb	r2, [r4, #24]
    288e:	7e63      	ldrb	r3, [r4, #25]
    2890:	4013      	ands	r3, r2
    2892:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2894:	07eb      	lsls	r3, r5, #31
    2896:	d406      	bmi.n	28a6 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2898:	07ab      	lsls	r3, r5, #30
    289a:	d40b      	bmi.n	28b4 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    289c:	06eb      	lsls	r3, r5, #27
    289e:	d410      	bmi.n	28c2 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    28a0:	06ab      	lsls	r3, r5, #26
    28a2:	d415      	bmi.n	28d0 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    28a4:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    28a6:	0020      	movs	r0, r4
    28a8:	68a3      	ldr	r3, [r4, #8]
    28aa:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    28ac:	2301      	movs	r3, #1
    28ae:	6822      	ldr	r2, [r4, #0]
    28b0:	7393      	strb	r3, [r2, #14]
    28b2:	e7f1      	b.n	2898 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    28b4:	0020      	movs	r0, r4
    28b6:	68e3      	ldr	r3, [r4, #12]
    28b8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    28ba:	2302      	movs	r3, #2
    28bc:	6822      	ldr	r2, [r4, #0]
    28be:	7393      	strb	r3, [r2, #14]
    28c0:	e7ec      	b.n	289c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    28c2:	0020      	movs	r0, r4
    28c4:	6923      	ldr	r3, [r4, #16]
    28c6:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    28c8:	2310      	movs	r3, #16
    28ca:	6822      	ldr	r2, [r4, #0]
    28cc:	7393      	strb	r3, [r2, #14]
    28ce:	e7e7      	b.n	28a0 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    28d0:	0020      	movs	r0, r4
    28d2:	6963      	ldr	r3, [r4, #20]
    28d4:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    28d6:	6823      	ldr	r3, [r4, #0]
    28d8:	2220      	movs	r2, #32
    28da:	739a      	strb	r2, [r3, #14]
}
    28dc:	e7e2      	b.n	28a4 <_tc_interrupt_handler+0x24>
    28de:	46c0      	nop			; (mov r8, r8)
    28e0:	20002294 	.word	0x20002294

000028e4 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    28e4:	b510      	push	{r4, lr}
    28e6:	2000      	movs	r0, #0
    28e8:	4b01      	ldr	r3, [pc, #4]	; (28f0 <TC3_Handler+0xc>)
    28ea:	4798      	blx	r3
    28ec:	bd10      	pop	{r4, pc}
    28ee:	46c0      	nop			; (mov r8, r8)
    28f0:	00002881 	.word	0x00002881

000028f4 <TC4_Handler>:
    28f4:	b510      	push	{r4, lr}
    28f6:	2001      	movs	r0, #1
    28f8:	4b01      	ldr	r3, [pc, #4]	; (2900 <TC4_Handler+0xc>)
    28fa:	4798      	blx	r3
    28fc:	bd10      	pop	{r4, pc}
    28fe:	46c0      	nop			; (mov r8, r8)
    2900:	00002881 	.word	0x00002881

00002904 <TC5_Handler>:
    2904:	b510      	push	{r4, lr}
    2906:	2002      	movs	r0, #2
    2908:	4b01      	ldr	r3, [pc, #4]	; (2910 <TC5_Handler+0xc>)
    290a:	4798      	blx	r3
    290c:	bd10      	pop	{r4, pc}
    290e:	46c0      	nop			; (mov r8, r8)
    2910:	00002881 	.word	0x00002881

00002914 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    2914:	b530      	push	{r4, r5, lr}
    2916:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2918:	aa01      	add	r2, sp, #4
    291a:	4b0b      	ldr	r3, [pc, #44]	; (2948 <_tc_get_inst_index+0x34>)
    291c:	cb32      	ldmia	r3!, {r1, r4, r5}
    291e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    2920:	9b01      	ldr	r3, [sp, #4]
    2922:	4298      	cmp	r0, r3
    2924:	d00d      	beq.n	2942 <_tc_get_inst_index+0x2e>
    2926:	9b02      	ldr	r3, [sp, #8]
    2928:	4298      	cmp	r0, r3
    292a:	d008      	beq.n	293e <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    292c:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    292e:	9a03      	ldr	r2, [sp, #12]
    2930:	4282      	cmp	r2, r0
    2932:	d002      	beq.n	293a <_tc_get_inst_index+0x26>
}
    2934:	0018      	movs	r0, r3
    2936:	b005      	add	sp, #20
    2938:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    293a:	3302      	adds	r3, #2
    293c:	e002      	b.n	2944 <_tc_get_inst_index+0x30>
    293e:	2301      	movs	r3, #1
    2940:	e000      	b.n	2944 <_tc_get_inst_index+0x30>
    2942:	2300      	movs	r3, #0
			return i;
    2944:	b2db      	uxtb	r3, r3
    2946:	e7f5      	b.n	2934 <_tc_get_inst_index+0x20>
    2948:	0000aba0 	.word	0x0000aba0

0000294c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    294c:	b5f0      	push	{r4, r5, r6, r7, lr}
    294e:	b087      	sub	sp, #28
    2950:	0004      	movs	r4, r0
    2952:	000d      	movs	r5, r1
    2954:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    2956:	0008      	movs	r0, r1
    2958:	4b85      	ldr	r3, [pc, #532]	; (2b70 <tc_init+0x224>)
    295a:	4798      	blx	r3
    295c:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    295e:	ab05      	add	r3, sp, #20
    2960:	221b      	movs	r2, #27
    2962:	701a      	strb	r2, [r3, #0]
    2964:	3201      	adds	r2, #1
    2966:	705a      	strb	r2, [r3, #1]
    2968:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    296a:	ab03      	add	r3, sp, #12
    296c:	2280      	movs	r2, #128	; 0x80
    296e:	0112      	lsls	r2, r2, #4
    2970:	801a      	strh	r2, [r3, #0]
    2972:	2280      	movs	r2, #128	; 0x80
    2974:	0152      	lsls	r2, r2, #5
    2976:	805a      	strh	r2, [r3, #2]
    2978:	2280      	movs	r2, #128	; 0x80
    297a:	0192      	lsls	r2, r2, #6
    297c:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    297e:	2300      	movs	r3, #0
    2980:	60a3      	str	r3, [r4, #8]
    2982:	60e3      	str	r3, [r4, #12]
    2984:	6123      	str	r3, [r4, #16]
    2986:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2988:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    298a:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    298c:	0082      	lsls	r2, r0, #2
    298e:	4b79      	ldr	r3, [pc, #484]	; (2b74 <tc_init+0x228>)
    2990:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2992:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2994:	78b3      	ldrb	r3, [r6, #2]
    2996:	2b08      	cmp	r3, #8
    2998:	d006      	beq.n	29a8 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    299a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    299c:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    299e:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    29a0:	07db      	lsls	r3, r3, #31
    29a2:	d505      	bpl.n	29b0 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    29a4:	b007      	add	sp, #28
    29a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    29a8:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    29aa:	07fa      	lsls	r2, r7, #31
    29ac:	d5fa      	bpl.n	29a4 <tc_init+0x58>
    29ae:	e7f4      	b.n	299a <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29b0:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    29b2:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29b4:	06db      	lsls	r3, r3, #27
    29b6:	d4f5      	bmi.n	29a4 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    29b8:	882b      	ldrh	r3, [r5, #0]
    29ba:	079b      	lsls	r3, r3, #30
    29bc:	d4f2      	bmi.n	29a4 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    29be:	7c33      	ldrb	r3, [r6, #16]
    29c0:	2b00      	cmp	r3, #0
    29c2:	d179      	bne.n	2ab8 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    29c4:	7f33      	ldrb	r3, [r6, #28]
    29c6:	2b00      	cmp	r3, #0
    29c8:	d000      	beq.n	29cc <tc_init+0x80>
    29ca:	e081      	b.n	2ad0 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    29cc:	496a      	ldr	r1, [pc, #424]	; (2b78 <tc_init+0x22c>)
    29ce:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    29d0:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    29d2:	ab03      	add	r3, sp, #12
    29d4:	5ad3      	ldrh	r3, [r2, r3]
    29d6:	4303      	orrs	r3, r0
    29d8:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    29da:	78b3      	ldrb	r3, [r6, #2]
    29dc:	2b08      	cmp	r3, #8
    29de:	d100      	bne.n	29e2 <tc_init+0x96>
    29e0:	e086      	b.n	2af0 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    29e2:	a901      	add	r1, sp, #4
    29e4:	7833      	ldrb	r3, [r6, #0]
    29e6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    29e8:	ab05      	add	r3, sp, #20
    29ea:	5ddf      	ldrb	r7, [r3, r7]
    29ec:	0038      	movs	r0, r7
    29ee:	4b63      	ldr	r3, [pc, #396]	; (2b7c <tc_init+0x230>)
    29f0:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    29f2:	0038      	movs	r0, r7
    29f4:	4b62      	ldr	r3, [pc, #392]	; (2b80 <tc_init+0x234>)
    29f6:	4798      	blx	r3
	ctrla_tmp =
    29f8:	8931      	ldrh	r1, [r6, #8]
    29fa:	88b3      	ldrh	r3, [r6, #4]
    29fc:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    29fe:	78b1      	ldrb	r1, [r6, #2]
    2a00:	79b2      	ldrb	r2, [r6, #6]
    2a02:	4311      	orrs	r1, r2
	ctrla_tmp =
    2a04:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2a06:	7873      	ldrb	r3, [r6, #1]
    2a08:	2b00      	cmp	r3, #0
    2a0a:	d002      	beq.n	2a12 <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2a0c:	2380      	movs	r3, #128	; 0x80
    2a0e:	011b      	lsls	r3, r3, #4
    2a10:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a12:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a14:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a16:	b25b      	sxtb	r3, r3
    2a18:	2b00      	cmp	r3, #0
    2a1a:	dbfb      	blt.n	2a14 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2a1c:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    2a1e:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2a20:	1e4b      	subs	r3, r1, #1
    2a22:	4199      	sbcs	r1, r3
    2a24:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2a26:	7bb3      	ldrb	r3, [r6, #14]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d001      	beq.n	2a30 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2a2c:	2301      	movs	r3, #1
    2a2e:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a30:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a32:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a34:	b25b      	sxtb	r3, r3
    2a36:	2b00      	cmp	r3, #0
    2a38:	dbfb      	blt.n	2a32 <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2a3a:	23ff      	movs	r3, #255	; 0xff
    2a3c:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2a3e:	2900      	cmp	r1, #0
    2a40:	d005      	beq.n	2a4e <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a42:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a44:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2a46:	b25b      	sxtb	r3, r3
    2a48:	2b00      	cmp	r3, #0
    2a4a:	dbfb      	blt.n	2a44 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2a4c:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    2a4e:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    2a50:	7af3      	ldrb	r3, [r6, #11]
    2a52:	2b00      	cmp	r3, #0
    2a54:	d001      	beq.n	2a5a <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a56:	2310      	movs	r3, #16
    2a58:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2a5a:	7b33      	ldrb	r3, [r6, #12]
    2a5c:	2b00      	cmp	r3, #0
    2a5e:	d001      	beq.n	2a64 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a60:	2320      	movs	r3, #32
    2a62:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a64:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a66:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a68:	b25b      	sxtb	r3, r3
    2a6a:	2b00      	cmp	r3, #0
    2a6c:	dbfb      	blt.n	2a66 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2a6e:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a70:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a72:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a74:	b25b      	sxtb	r3, r3
    2a76:	2b00      	cmp	r3, #0
    2a78:	dbfb      	blt.n	2a72 <tc_init+0x126>
	switch (module_inst->counter_size) {
    2a7a:	7923      	ldrb	r3, [r4, #4]
    2a7c:	2b04      	cmp	r3, #4
    2a7e:	d03f      	beq.n	2b00 <tc_init+0x1b4>
    2a80:	2b08      	cmp	r3, #8
    2a82:	d05e      	beq.n	2b42 <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2a84:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2a86:	2b00      	cmp	r3, #0
    2a88:	d000      	beq.n	2a8c <tc_init+0x140>
    2a8a:	e78b      	b.n	29a4 <tc_init+0x58>
    2a8c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a8e:	b25b      	sxtb	r3, r3
    2a90:	2b00      	cmp	r3, #0
    2a92:	dbfb      	blt.n	2a8c <tc_init+0x140>
				= config->counter_16_bit.value;
    2a94:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2a96:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a98:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a9a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2a9c:	b25b      	sxtb	r3, r3
    2a9e:	2b00      	cmp	r3, #0
    2aa0:	dbfb      	blt.n	2a9a <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2aa2:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2aa4:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2aa6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2aa8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2aaa:	b25b      	sxtb	r3, r3
    2aac:	2b00      	cmp	r3, #0
    2aae:	dbfb      	blt.n	2aa8 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2ab0:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2ab2:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2ab4:	2000      	movs	r0, #0
    2ab6:	e775      	b.n	29a4 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2ab8:	a902      	add	r1, sp, #8
    2aba:	2301      	movs	r3, #1
    2abc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2abe:	2200      	movs	r2, #0
    2ac0:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2ac2:	7e32      	ldrb	r2, [r6, #24]
    2ac4:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2ac6:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2ac8:	7d30      	ldrb	r0, [r6, #20]
    2aca:	4b2e      	ldr	r3, [pc, #184]	; (2b84 <tc_init+0x238>)
    2acc:	4798      	blx	r3
    2ace:	e779      	b.n	29c4 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2ad0:	a902      	add	r1, sp, #8
    2ad2:	2301      	movs	r3, #1
    2ad4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2ad6:	2200      	movs	r2, #0
    2ad8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2ada:	3224      	adds	r2, #36	; 0x24
    2adc:	18b2      	adds	r2, r6, r2
    2ade:	7812      	ldrb	r2, [r2, #0]
    2ae0:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2ae2:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2ae4:	331f      	adds	r3, #31
    2ae6:	18f3      	adds	r3, r6, r3
    2ae8:	7818      	ldrb	r0, [r3, #0]
    2aea:	4b26      	ldr	r3, [pc, #152]	; (2b84 <tc_init+0x238>)
    2aec:	4798      	blx	r3
    2aee:	e76d      	b.n	29cc <tc_init+0x80>
    2af0:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2af2:	1c7a      	adds	r2, r7, #1
    2af4:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2af6:	ab03      	add	r3, sp, #12
    2af8:	5ad3      	ldrh	r3, [r2, r3]
    2afa:	4303      	orrs	r3, r0
    2afc:	620b      	str	r3, [r1, #32]
    2afe:	e770      	b.n	29e2 <tc_init+0x96>
    2b00:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b02:	b25b      	sxtb	r3, r3
    2b04:	2b00      	cmp	r3, #0
    2b06:	dbfb      	blt.n	2b00 <tc_init+0x1b4>
					config->counter_8_bit.value;
    2b08:	2328      	movs	r3, #40	; 0x28
    2b0a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2b0c:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b0e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b10:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b12:	b25b      	sxtb	r3, r3
    2b14:	2b00      	cmp	r3, #0
    2b16:	dbfb      	blt.n	2b10 <tc_init+0x1c4>
					config->counter_8_bit.period;
    2b18:	2329      	movs	r3, #41	; 0x29
    2b1a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2b1c:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b1e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b20:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b22:	b25b      	sxtb	r3, r3
    2b24:	2b00      	cmp	r3, #0
    2b26:	dbfb      	blt.n	2b20 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2b28:	232a      	movs	r3, #42	; 0x2a
    2b2a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2b2c:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b2e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b30:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b32:	b25b      	sxtb	r3, r3
    2b34:	2b00      	cmp	r3, #0
    2b36:	dbfb      	blt.n	2b30 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2b38:	232b      	movs	r3, #43	; 0x2b
    2b3a:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2b3c:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2b3e:	2000      	movs	r0, #0
    2b40:	e730      	b.n	29a4 <tc_init+0x58>
    2b42:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b44:	b25b      	sxtb	r3, r3
    2b46:	2b00      	cmp	r3, #0
    2b48:	dbfb      	blt.n	2b42 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2b4a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b4c:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b4e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b50:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b52:	b25b      	sxtb	r3, r3
    2b54:	2b00      	cmp	r3, #0
    2b56:	dbfb      	blt.n	2b50 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2b58:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2b5a:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b5c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b5e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b60:	b25b      	sxtb	r3, r3
    2b62:	2b00      	cmp	r3, #0
    2b64:	dbfb      	blt.n	2b5e <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2b66:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2b68:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2b6a:	2000      	movs	r0, #0
    2b6c:	e71a      	b.n	29a4 <tc_init+0x58>
    2b6e:	46c0      	nop			; (mov r8, r8)
    2b70:	00002915 	.word	0x00002915
    2b74:	20002294 	.word	0x20002294
    2b78:	40000400 	.word	0x40000400
    2b7c:	000026f5 	.word	0x000026f5
    2b80:	00002669 	.word	0x00002669
    2b84:	000027ed 	.word	0x000027ed

00002b88 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2b88:	6802      	ldr	r2, [r0, #0]
    2b8a:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2b8c:	b25b      	sxtb	r3, r3
    2b8e:	2b00      	cmp	r3, #0
    2b90:	dbfb      	blt.n	2b8a <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    2b92:	7903      	ldrb	r3, [r0, #4]
    2b94:	2b04      	cmp	r3, #4
    2b96:	d005      	beq.n	2ba4 <tc_get_count_value+0x1c>
    2b98:	2b08      	cmp	r3, #8
    2b9a:	d009      	beq.n	2bb0 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2b9c:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    2b9e:	2b00      	cmp	r3, #0
    2ba0:	d003      	beq.n	2baa <tc_get_count_value+0x22>
}
    2ba2:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2ba4:	7c10      	ldrb	r0, [r2, #16]
    2ba6:	b2c0      	uxtb	r0, r0
    2ba8:	e7fb      	b.n	2ba2 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2baa:	8a10      	ldrh	r0, [r2, #16]
    2bac:	b280      	uxth	r0, r0
    2bae:	e7f8      	b.n	2ba2 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    2bb0:	6910      	ldr	r0, [r2, #16]
    2bb2:	e7f6      	b.n	2ba2 <tc_get_count_value+0x1a>

00002bb4 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2bb4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2bb6:	6804      	ldr	r4, [r0, #0]
    2bb8:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2bba:	b25b      	sxtb	r3, r3
    2bbc:	2b00      	cmp	r3, #0
    2bbe:	dbfb      	blt.n	2bb8 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    2bc0:	7903      	ldrb	r3, [r0, #4]
    2bc2:	2b04      	cmp	r3, #4
    2bc4:	d005      	beq.n	2bd2 <tc_set_compare_value+0x1e>
    2bc6:	2b08      	cmp	r3, #8
    2bc8:	d014      	beq.n	2bf4 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2bca:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2bcc:	2b00      	cmp	r3, #0
    2bce:	d008      	beq.n	2be2 <tc_set_compare_value+0x2e>
}
    2bd0:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    2bd2:	2017      	movs	r0, #23
			if (channel_index <
    2bd4:	2901      	cmp	r1, #1
    2bd6:	d8fb      	bhi.n	2bd0 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    2bd8:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    2bda:	1861      	adds	r1, r4, r1
    2bdc:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    2bde:	2000      	movs	r0, #0
    2be0:	e7f6      	b.n	2bd0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2be2:	2017      	movs	r0, #23
			if (channel_index <
    2be4:	2901      	cmp	r1, #1
    2be6:	d8f3      	bhi.n	2bd0 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    2be8:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    2bea:	310c      	adds	r1, #12
    2bec:	0049      	lsls	r1, r1, #1
    2bee:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2bf0:	2000      	movs	r0, #0
    2bf2:	e7ed      	b.n	2bd0 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    2bf4:	2017      	movs	r0, #23
			if (channel_index <
    2bf6:	2901      	cmp	r1, #1
    2bf8:	d8ea      	bhi.n	2bd0 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    2bfa:	3106      	adds	r1, #6
    2bfc:	0089      	lsls	r1, r1, #2
    2bfe:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    2c00:	2000      	movs	r0, #0
    2c02:	e7e5      	b.n	2bd0 <tc_set_compare_value+0x1c>

00002c04 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2c04:	e7fe      	b.n	2c04 <Dummy_Handler>
	...

00002c08 <Reset_Handler>:
{
    2c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2c0a:	4a2a      	ldr	r2, [pc, #168]	; (2cb4 <Reset_Handler+0xac>)
    2c0c:	4b2a      	ldr	r3, [pc, #168]	; (2cb8 <Reset_Handler+0xb0>)
    2c0e:	429a      	cmp	r2, r3
    2c10:	d011      	beq.n	2c36 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2c12:	001a      	movs	r2, r3
    2c14:	4b29      	ldr	r3, [pc, #164]	; (2cbc <Reset_Handler+0xb4>)
    2c16:	429a      	cmp	r2, r3
    2c18:	d20d      	bcs.n	2c36 <Reset_Handler+0x2e>
    2c1a:	4a29      	ldr	r2, [pc, #164]	; (2cc0 <Reset_Handler+0xb8>)
    2c1c:	3303      	adds	r3, #3
    2c1e:	1a9b      	subs	r3, r3, r2
    2c20:	089b      	lsrs	r3, r3, #2
    2c22:	3301      	adds	r3, #1
    2c24:	009b      	lsls	r3, r3, #2
    2c26:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2c28:	4823      	ldr	r0, [pc, #140]	; (2cb8 <Reset_Handler+0xb0>)
    2c2a:	4922      	ldr	r1, [pc, #136]	; (2cb4 <Reset_Handler+0xac>)
    2c2c:	588c      	ldr	r4, [r1, r2]
    2c2e:	5084      	str	r4, [r0, r2]
    2c30:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2c32:	429a      	cmp	r2, r3
    2c34:	d1fa      	bne.n	2c2c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2c36:	4a23      	ldr	r2, [pc, #140]	; (2cc4 <Reset_Handler+0xbc>)
    2c38:	4b23      	ldr	r3, [pc, #140]	; (2cc8 <Reset_Handler+0xc0>)
    2c3a:	429a      	cmp	r2, r3
    2c3c:	d20a      	bcs.n	2c54 <Reset_Handler+0x4c>
    2c3e:	43d3      	mvns	r3, r2
    2c40:	4921      	ldr	r1, [pc, #132]	; (2cc8 <Reset_Handler+0xc0>)
    2c42:	185b      	adds	r3, r3, r1
    2c44:	2103      	movs	r1, #3
    2c46:	438b      	bics	r3, r1
    2c48:	3304      	adds	r3, #4
    2c4a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2c4c:	2100      	movs	r1, #0
    2c4e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2c50:	4293      	cmp	r3, r2
    2c52:	d1fc      	bne.n	2c4e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2c54:	4a1d      	ldr	r2, [pc, #116]	; (2ccc <Reset_Handler+0xc4>)
    2c56:	21ff      	movs	r1, #255	; 0xff
    2c58:	4b1d      	ldr	r3, [pc, #116]	; (2cd0 <Reset_Handler+0xc8>)
    2c5a:	438b      	bics	r3, r1
    2c5c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2c5e:	39fd      	subs	r1, #253	; 0xfd
    2c60:	2390      	movs	r3, #144	; 0x90
    2c62:	005b      	lsls	r3, r3, #1
    2c64:	4a1b      	ldr	r2, [pc, #108]	; (2cd4 <Reset_Handler+0xcc>)
    2c66:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2c68:	4a1b      	ldr	r2, [pc, #108]	; (2cd8 <Reset_Handler+0xd0>)
    2c6a:	78d3      	ldrb	r3, [r2, #3]
    2c6c:	2503      	movs	r5, #3
    2c6e:	43ab      	bics	r3, r5
    2c70:	2402      	movs	r4, #2
    2c72:	4323      	orrs	r3, r4
    2c74:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2c76:	78d3      	ldrb	r3, [r2, #3]
    2c78:	270c      	movs	r7, #12
    2c7a:	43bb      	bics	r3, r7
    2c7c:	2608      	movs	r6, #8
    2c7e:	4333      	orrs	r3, r6
    2c80:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2c82:	4b16      	ldr	r3, [pc, #88]	; (2cdc <Reset_Handler+0xd4>)
    2c84:	7b98      	ldrb	r0, [r3, #14]
    2c86:	2230      	movs	r2, #48	; 0x30
    2c88:	4390      	bics	r0, r2
    2c8a:	2220      	movs	r2, #32
    2c8c:	4310      	orrs	r0, r2
    2c8e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2c90:	7b99      	ldrb	r1, [r3, #14]
    2c92:	43b9      	bics	r1, r7
    2c94:	4331      	orrs	r1, r6
    2c96:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2c98:	7b9a      	ldrb	r2, [r3, #14]
    2c9a:	43aa      	bics	r2, r5
    2c9c:	4322      	orrs	r2, r4
    2c9e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2ca0:	4a0f      	ldr	r2, [pc, #60]	; (2ce0 <Reset_Handler+0xd8>)
    2ca2:	6853      	ldr	r3, [r2, #4]
    2ca4:	2180      	movs	r1, #128	; 0x80
    2ca6:	430b      	orrs	r3, r1
    2ca8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2caa:	4b0e      	ldr	r3, [pc, #56]	; (2ce4 <Reset_Handler+0xdc>)
    2cac:	4798      	blx	r3
        main();
    2cae:	4b0e      	ldr	r3, [pc, #56]	; (2ce8 <Reset_Handler+0xe0>)
    2cb0:	4798      	blx	r3
    2cb2:	e7fe      	b.n	2cb2 <Reset_Handler+0xaa>
    2cb4:	0000b020 	.word	0x0000b020
    2cb8:	20000000 	.word	0x20000000
    2cbc:	200001dc 	.word	0x200001dc
    2cc0:	20000004 	.word	0x20000004
    2cc4:	200001dc 	.word	0x200001dc
    2cc8:	200023b4 	.word	0x200023b4
    2ccc:	e000ed00 	.word	0xe000ed00
    2cd0:	00000000 	.word	0x00000000
    2cd4:	41007000 	.word	0x41007000
    2cd8:	41005000 	.word	0x41005000
    2cdc:	41004800 	.word	0x41004800
    2ce0:	41004000 	.word	0x41004000
    2ce4:	000053c9 	.word	0x000053c9
    2ce8:	000052b9 	.word	0x000052b9

00002cec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2cec:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cee:	46c6      	mov	lr, r8
    2cf0:	b500      	push	{lr}
    2cf2:	000c      	movs	r4, r1
    2cf4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2cf6:	2800      	cmp	r0, #0
    2cf8:	d10f      	bne.n	2d1a <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2cfa:	2a00      	cmp	r2, #0
    2cfc:	dd11      	ble.n	2d22 <_read+0x36>
    2cfe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2d00:	4e09      	ldr	r6, [pc, #36]	; (2d28 <_read+0x3c>)
    2d02:	4d0a      	ldr	r5, [pc, #40]	; (2d2c <_read+0x40>)
    2d04:	6830      	ldr	r0, [r6, #0]
    2d06:	0021      	movs	r1, r4
    2d08:	682b      	ldr	r3, [r5, #0]
    2d0a:	4798      	blx	r3
		ptr++;
    2d0c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2d0e:	42bc      	cmp	r4, r7
    2d10:	d1f8      	bne.n	2d04 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2d12:	4640      	mov	r0, r8
    2d14:	bc04      	pop	{r2}
    2d16:	4690      	mov	r8, r2
    2d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2d1a:	2301      	movs	r3, #1
    2d1c:	425b      	negs	r3, r3
    2d1e:	4698      	mov	r8, r3
    2d20:	e7f7      	b.n	2d12 <_read+0x26>
	for (; len > 0; --len) {
    2d22:	4680      	mov	r8, r0
    2d24:	e7f5      	b.n	2d12 <_read+0x26>
    2d26:	46c0      	nop			; (mov r8, r8)
    2d28:	200022a8 	.word	0x200022a8
    2d2c:	200022a0 	.word	0x200022a0

00002d30 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d32:	46c6      	mov	lr, r8
    2d34:	b500      	push	{lr}
    2d36:	000e      	movs	r6, r1
    2d38:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2d3a:	3801      	subs	r0, #1
    2d3c:	2802      	cmp	r0, #2
    2d3e:	d810      	bhi.n	2d62 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2d40:	2a00      	cmp	r2, #0
    2d42:	d011      	beq.n	2d68 <_write+0x38>
    2d44:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2d46:	4b0c      	ldr	r3, [pc, #48]	; (2d78 <_write+0x48>)
    2d48:	4698      	mov	r8, r3
    2d4a:	4f0c      	ldr	r7, [pc, #48]	; (2d7c <_write+0x4c>)
    2d4c:	4643      	mov	r3, r8
    2d4e:	6818      	ldr	r0, [r3, #0]
    2d50:	5d31      	ldrb	r1, [r6, r4]
    2d52:	683b      	ldr	r3, [r7, #0]
    2d54:	4798      	blx	r3
    2d56:	2800      	cmp	r0, #0
    2d58:	db08      	blt.n	2d6c <_write+0x3c>
			return -1;
		}
		++nChars;
    2d5a:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2d5c:	42a5      	cmp	r5, r4
    2d5e:	d1f5      	bne.n	2d4c <_write+0x1c>
    2d60:	e006      	b.n	2d70 <_write+0x40>
		return -1;
    2d62:	2401      	movs	r4, #1
    2d64:	4264      	negs	r4, r4
    2d66:	e003      	b.n	2d70 <_write+0x40>
	for (; len != 0; --len) {
    2d68:	0014      	movs	r4, r2
    2d6a:	e001      	b.n	2d70 <_write+0x40>
			return -1;
    2d6c:	2401      	movs	r4, #1
    2d6e:	4264      	negs	r4, r4
	}
	return nChars;
}
    2d70:	0020      	movs	r0, r4
    2d72:	bc04      	pop	{r2}
    2d74:	4690      	mov	r8, r2
    2d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d78:	200022a8 	.word	0x200022a8
    2d7c:	200022a4 	.word	0x200022a4

00002d80 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2d80:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2d82:	4a06      	ldr	r2, [pc, #24]	; (2d9c <_sbrk+0x1c>)
    2d84:	6812      	ldr	r2, [r2, #0]
    2d86:	2a00      	cmp	r2, #0
    2d88:	d004      	beq.n	2d94 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2d8a:	4a04      	ldr	r2, [pc, #16]	; (2d9c <_sbrk+0x1c>)
    2d8c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2d8e:	18c3      	adds	r3, r0, r3
    2d90:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2d92:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2d94:	4902      	ldr	r1, [pc, #8]	; (2da0 <_sbrk+0x20>)
    2d96:	4a01      	ldr	r2, [pc, #4]	; (2d9c <_sbrk+0x1c>)
    2d98:	6011      	str	r1, [r2, #0]
    2d9a:	e7f6      	b.n	2d8a <_sbrk+0xa>
    2d9c:	20000278 	.word	0x20000278
    2da0:	200043b8 	.word	0x200043b8

00002da4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2da4:	2001      	movs	r0, #1
    2da6:	4240      	negs	r0, r0
    2da8:	4770      	bx	lr

00002daa <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2daa:	2380      	movs	r3, #128	; 0x80
    2dac:	019b      	lsls	r3, r3, #6
    2dae:	604b      	str	r3, [r1, #4]

	return 0;
}
    2db0:	2000      	movs	r0, #0
    2db2:	4770      	bx	lr

00002db4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2db4:	2001      	movs	r0, #1
    2db6:	4770      	bx	lr

00002db8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2db8:	2000      	movs	r0, #0
    2dba:	4770      	bx	lr

00002dbc <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    2dbc:	b510      	push	{r4, lr}
	nwkIb.nwkSeqNum = 0;
    2dbe:	4a0d      	ldr	r2, [pc, #52]	; (2df4 <NWK_Init+0x38>)
    2dc0:	2300      	movs	r3, #0
    2dc2:	7113      	strb	r3, [r2, #4]
	nwkIb.macSeqNum = 0;
    2dc4:	7153      	strb	r3, [r2, #5]
	nwkIb.addr = 0;
    2dc6:	8013      	strh	r3, [r2, #0]
	nwkIb.lock = 0;
    2dc8:	2158      	movs	r1, #88	; 0x58
    2dca:	5253      	strh	r3, [r2, r1]
    2dcc:	0013      	movs	r3, r2
    2dce:	3240      	adds	r2, #64	; 0x40

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    2dd0:	2100      	movs	r1, #0
    2dd2:	6099      	str	r1, [r3, #8]
    2dd4:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    2dd6:	4293      	cmp	r3, r2
    2dd8:	d1fb      	bne.n	2dd2 <NWK_Init+0x16>
	}

	nwkTxInit();
    2dda:	4b07      	ldr	r3, [pc, #28]	; (2df8 <NWK_Init+0x3c>)
    2ddc:	4798      	blx	r3
	nwkRxInit();
    2dde:	4b07      	ldr	r3, [pc, #28]	; (2dfc <NWK_Init+0x40>)
    2de0:	4798      	blx	r3
	nwkFrameInit();
    2de2:	4b07      	ldr	r3, [pc, #28]	; (2e00 <NWK_Init+0x44>)
    2de4:	4798      	blx	r3
	nwkDataReqInit();
    2de6:	4b07      	ldr	r3, [pc, #28]	; (2e04 <NWK_Init+0x48>)
    2de8:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    2dea:	4b07      	ldr	r3, [pc, #28]	; (2e08 <NWK_Init+0x4c>)
    2dec:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    2dee:	4b07      	ldr	r3, [pc, #28]	; (2e0c <NWK_Init+0x50>)
    2df0:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    2df2:	bd10      	pop	{r4, pc}
    2df4:	200022ac 	.word	0x200022ac
    2df8:	00003cb1 	.word	0x00003cb1
    2dfc:	00003509 	.word	0x00003509
    2e00:	00003021 	.word	0x00003021
    2e04:	00002ea9 	.word	0x00002ea9
    2e08:	00003119 	.word	0x00003119
    2e0c:	00003991 	.word	0x00003991

00002e10 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2e10:	b510      	push	{r4, lr}
	nwkIb.addr = addr;
    2e12:	4b02      	ldr	r3, [pc, #8]	; (2e1c <NWK_SetAddr+0xc>)
    2e14:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    2e16:	4b02      	ldr	r3, [pc, #8]	; (2e20 <NWK_SetAddr+0x10>)
    2e18:	4798      	blx	r3
}
    2e1a:	bd10      	pop	{r4, pc}
    2e1c:	200022ac 	.word	0x200022ac
    2e20:	000040d1 	.word	0x000040d1

00002e24 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2e24:	b510      	push	{r4, lr}
	nwkIb.panId = panId;
    2e26:	4b02      	ldr	r3, [pc, #8]	; (2e30 <NWK_SetPanId+0xc>)
    2e28:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    2e2a:	4b02      	ldr	r3, [pc, #8]	; (2e34 <NWK_SetPanId+0x10>)
    2e2c:	4798      	blx	r3
}
    2e2e:	bd10      	pop	{r4, pc}
    2e30:	200022ac 	.word	0x200022ac
    2e34:	000040b1 	.word	0x000040b1

00002e38 <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    2e38:	3002      	adds	r0, #2
    2e3a:	0080      	lsls	r0, r0, #2
    2e3c:	4b01      	ldr	r3, [pc, #4]	; (2e44 <NWK_OpenEndpoint+0xc>)
    2e3e:	50c1      	str	r1, [r0, r3]
}
    2e40:	4770      	bx	lr
    2e42:	46c0      	nop			; (mov r8, r8)
    2e44:	200022ac 	.word	0x200022ac

00002e48 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    2e48:	b510      	push	{r4, lr}
	nwkRxTaskHandler();
    2e4a:	4b04      	ldr	r3, [pc, #16]	; (2e5c <NWK_TaskHandler+0x14>)
    2e4c:	4798      	blx	r3
	nwkTxTaskHandler();
    2e4e:	4b04      	ldr	r3, [pc, #16]	; (2e60 <NWK_TaskHandler+0x18>)
    2e50:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2e52:	4b04      	ldr	r3, [pc, #16]	; (2e64 <NWK_TaskHandler+0x1c>)
    2e54:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    2e56:	4b04      	ldr	r3, [pc, #16]	; (2e68 <NWK_TaskHandler+0x20>)
    2e58:	4798      	blx	r3
#endif
}
    2e5a:	bd10      	pop	{r4, pc}
    2e5c:	000035a9 	.word	0x000035a9
    2e60:	00003ead 	.word	0x00003ead
    2e64:	00002ee9 	.word	0x00002ee9
    2e68:	00003a71 	.word	0x00003a71

00002e6c <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2e6c:	b510      	push	{r4, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e6e:	4b0c      	ldr	r3, [pc, #48]	; (2ea0 <nwkDataReqTxConf+0x34>)
    2e70:	681b      	ldr	r3, [r3, #0]
    2e72:	2b00      	cmp	r3, #0
    2e74:	d010      	beq.n	2e98 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2e76:	685a      	ldr	r2, [r3, #4]
    2e78:	4290      	cmp	r0, r2
    2e7a:	d005      	beq.n	2e88 <nwkDataReqTxConf+0x1c>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2e7c:	681b      	ldr	r3, [r3, #0]
    2e7e:	2b00      	cmp	r3, #0
    2e80:	d00a      	beq.n	2e98 <nwkDataReqTxConf+0x2c>
		if (req->frame == frame) {
    2e82:	685a      	ldr	r2, [r3, #4]
    2e84:	4282      	cmp	r2, r0
    2e86:	d1f9      	bne.n	2e7c <nwkDataReqTxConf+0x10>
			req->status = frame->tx.status;
    2e88:	2285      	movs	r2, #133	; 0x85
    2e8a:	5c82      	ldrb	r2, [r0, r2]
    2e8c:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    2e8e:	2288      	movs	r2, #136	; 0x88
    2e90:	5c82      	ldrb	r2, [r0, r2]
    2e92:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2e94:	2202      	movs	r2, #2
    2e96:	721a      	strb	r2, [r3, #8]
			break;
		}
	}

	nwkFrameFree(frame);
    2e98:	4b02      	ldr	r3, [pc, #8]	; (2ea4 <nwkDataReqTxConf+0x38>)
    2e9a:	4798      	blx	r3
}
    2e9c:	bd10      	pop	{r4, pc}
    2e9e:	46c0      	nop			; (mov r8, r8)
    2ea0:	2000027c 	.word	0x2000027c
    2ea4:	000030a9 	.word	0x000030a9

00002ea8 <nwkDataReqInit>:
	nwkDataReqQueue = NULL;
    2ea8:	2200      	movs	r2, #0
    2eaa:	4b01      	ldr	r3, [pc, #4]	; (2eb0 <nwkDataReqInit+0x8>)
    2eac:	601a      	str	r2, [r3, #0]
}
    2eae:	4770      	bx	lr
    2eb0:	2000027c 	.word	0x2000027c

00002eb4 <NWK_DataReq>:
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    2eb4:	2300      	movs	r3, #0
    2eb6:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    2eb8:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    2eba:	6043      	str	r3, [r0, #4]
	nwkIb.lock++;
    2ebc:	4908      	ldr	r1, [pc, #32]	; (2ee0 <NWK_DataReq+0x2c>)
    2ebe:	2258      	movs	r2, #88	; 0x58
    2ec0:	5a8b      	ldrh	r3, [r1, r2]
    2ec2:	3301      	adds	r3, #1
    2ec4:	528b      	strh	r3, [r1, r2]
	if (NULL == nwkDataReqQueue) {
    2ec6:	4b07      	ldr	r3, [pc, #28]	; (2ee4 <NWK_DataReq+0x30>)
    2ec8:	681b      	ldr	r3, [r3, #0]
    2eca:	2b00      	cmp	r3, #0
    2ecc:	d003      	beq.n	2ed6 <NWK_DataReq+0x22>
		req->next = nwkDataReqQueue;
    2ece:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2ed0:	4b04      	ldr	r3, [pc, #16]	; (2ee4 <NWK_DataReq+0x30>)
    2ed2:	6018      	str	r0, [r3, #0]
}
    2ed4:	4770      	bx	lr
		req->next = NULL;
    2ed6:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    2ed8:	4b02      	ldr	r3, [pc, #8]	; (2ee4 <NWK_DataReq+0x30>)
    2eda:	6018      	str	r0, [r3, #0]
    2edc:	e7fa      	b.n	2ed4 <NWK_DataReq+0x20>
    2ede:	46c0      	nop			; (mov r8, r8)
    2ee0:	200022ac 	.word	0x200022ac
    2ee4:	2000027c 	.word	0x2000027c

00002ee8 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    2ee8:	b570      	push	{r4, r5, r6, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2eea:	4b47      	ldr	r3, [pc, #284]	; (3008 <nwkDataReqTaskHandler+0x120>)
    2eec:	681a      	ldr	r2, [r3, #0]
    2eee:	2a00      	cmp	r2, #0
    2ef0:	d100      	bne.n	2ef4 <nwkDataReqTaskHandler+0xc>
    2ef2:	e088      	b.n	3006 <nwkDataReqTaskHandler+0x11e>
    2ef4:	0014      	movs	r4, r2
		switch (req->state) {
    2ef6:	7a23      	ldrb	r3, [r4, #8]
    2ef8:	2b00      	cmp	r3, #0
    2efa:	d005      	beq.n	2f08 <nwkDataReqTaskHandler+0x20>
    2efc:	2b02      	cmp	r3, #2
    2efe:	d06e      	beq.n	2fde <nwkDataReqTaskHandler+0xf6>
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2f00:	6824      	ldr	r4, [r4, #0]
    2f02:	2c00      	cmp	r4, #0
    2f04:	d1f7      	bne.n	2ef6 <nwkDataReqTaskHandler+0xe>
    2f06:	e07e      	b.n	3006 <nwkDataReqTaskHandler+0x11e>
	if (NULL == (frame = nwkFrameAlloc())) {
    2f08:	4b40      	ldr	r3, [pc, #256]	; (300c <nwkDataReqTaskHandler+0x124>)
    2f0a:	4798      	blx	r3
    2f0c:	1e05      	subs	r5, r0, #0
    2f0e:	d062      	beq.n	2fd6 <nwkDataReqTaskHandler+0xee>
	req->frame = frame;
    2f10:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    2f12:	2001      	movs	r0, #1
    2f14:	7220      	strb	r0, [r4, #8]
	frame->tx.confirm = nwkDataReqTxConf;
    2f16:	4b3e      	ldr	r3, [pc, #248]	; (3010 <nwkDataReqTaskHandler+0x128>)
    2f18:	2289      	movs	r2, #137	; 0x89
    2f1a:	54ab      	strb	r3, [r5, r2]
    2f1c:	0a19      	lsrs	r1, r3, #8
    2f1e:	002a      	movs	r2, r5
    2f20:	3289      	adds	r2, #137	; 0x89
    2f22:	7051      	strb	r1, [r2, #1]
    2f24:	0c19      	lsrs	r1, r3, #16
    2f26:	7091      	strb	r1, [r2, #2]
    2f28:	0e1b      	lsrs	r3, r3, #24
    2f2a:	70d3      	strb	r3, [r2, #3]
			: 0;
    2f2c:	7ba2      	ldrb	r2, [r4, #14]
    2f2e:	0892      	lsrs	r2, r2, #2
    2f30:	2301      	movs	r3, #1
    2f32:	401a      	ands	r2, r3
	frame->tx.control = req->options &
    2f34:	2188      	movs	r1, #136	; 0x88
    2f36:	546a      	strb	r2, [r5, r1]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2f38:	7ba1      	ldrb	r1, [r4, #14]
	frame->header.nwkFcf.ackRequest = req->options &
    2f3a:	4019      	ands	r1, r3
    2f3c:	7aea      	ldrb	r2, [r5, #11]
    2f3e:	4382      	bics	r2, r0
    2f40:	430a      	orrs	r2, r1
    2f42:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2f44:	7ba2      	ldrb	r2, [r4, #14]
    2f46:	08d2      	lsrs	r2, r2, #3
	frame->header.nwkFcf.linkLocal = req->options &
    2f48:	401a      	ands	r2, r3
    2f4a:	0092      	lsls	r2, r2, #2
    2f4c:	7ae9      	ldrb	r1, [r5, #11]
    2f4e:	3003      	adds	r0, #3
    2f50:	4381      	bics	r1, r0
    2f52:	430a      	orrs	r2, r1
    2f54:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2f56:	7ba2      	ldrb	r2, [r4, #14]
    2f58:	0852      	lsrs	r2, r2, #1
	frame->header.nwkFcf.security = req->options &
    2f5a:	4013      	ands	r3, r2
    2f5c:	005b      	lsls	r3, r3, #1
    2f5e:	7aea      	ldrb	r2, [r5, #11]
    2f60:	2102      	movs	r1, #2
    2f62:	438a      	bics	r2, r1
    2f64:	4313      	orrs	r3, r2
    2f66:	72eb      	strb	r3, [r5, #11]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2f68:	4a2a      	ldr	r2, [pc, #168]	; (3014 <nwkDataReqTaskHandler+0x12c>)
    2f6a:	7913      	ldrb	r3, [r2, #4]
    2f6c:	3301      	adds	r3, #1
    2f6e:	b2db      	uxtb	r3, r3
    2f70:	7113      	strb	r3, [r2, #4]
    2f72:	732b      	strb	r3, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2f74:	7813      	ldrb	r3, [r2, #0]
    2f76:	736b      	strb	r3, [r5, #13]
    2f78:	7853      	ldrb	r3, [r2, #1]
    2f7a:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    2f7c:	8963      	ldrh	r3, [r4, #10]
    2f7e:	7aa2      	ldrb	r2, [r4, #10]
    2f80:	73ea      	strb	r2, [r5, #15]
    2f82:	0a1b      	lsrs	r3, r3, #8
    2f84:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2f86:	7b61      	ldrb	r1, [r4, #13]
    2f88:	230f      	movs	r3, #15
    2f8a:	4019      	ands	r1, r3
    2f8c:	7c6a      	ldrb	r2, [r5, #17]
    2f8e:	300b      	adds	r0, #11
    2f90:	4382      	bics	r2, r0
    2f92:	430a      	orrs	r2, r1
    2f94:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    2f96:	7b22      	ldrb	r2, [r4, #12]
    2f98:	0112      	lsls	r2, r2, #4
    2f9a:	7c69      	ldrb	r1, [r5, #17]
    2f9c:	400b      	ands	r3, r1
    2f9e:	4313      	orrs	r3, r2
    2fa0:	746b      	strb	r3, [r5, #17]
	memcpy(frame->payload, req->data, req->size);
    2fa2:	2381      	movs	r3, #129	; 0x81
    2fa4:	5ce8      	ldrb	r0, [r5, r3]
    2fa6:	3301      	adds	r3, #1
    2fa8:	5ceb      	ldrb	r3, [r5, r3]
    2faa:	021b      	lsls	r3, r3, #8
    2fac:	4303      	orrs	r3, r0
    2fae:	2283      	movs	r2, #131	; 0x83
    2fb0:	5ca8      	ldrb	r0, [r5, r2]
    2fb2:	0400      	lsls	r0, r0, #16
    2fb4:	4303      	orrs	r3, r0
    2fb6:	3201      	adds	r2, #1
    2fb8:	5ca8      	ldrb	r0, [r5, r2]
    2fba:	0600      	lsls	r0, r0, #24
    2fbc:	4318      	orrs	r0, r3
    2fbe:	7d22      	ldrb	r2, [r4, #20]
    2fc0:	6921      	ldr	r1, [r4, #16]
    2fc2:	4b15      	ldr	r3, [pc, #84]	; (3018 <nwkDataReqTaskHandler+0x130>)
    2fc4:	4798      	blx	r3
	frame->size += req->size;
    2fc6:	786b      	ldrb	r3, [r5, #1]
    2fc8:	7d22      	ldrb	r2, [r4, #20]
    2fca:	189b      	adds	r3, r3, r2
    2fcc:	706b      	strb	r3, [r5, #1]
	nwkTxFrame(frame);
    2fce:	0028      	movs	r0, r5
    2fd0:	4b12      	ldr	r3, [pc, #72]	; (301c <nwkDataReqTaskHandler+0x134>)
    2fd2:	4798      	blx	r3
    2fd4:	e017      	b.n	3006 <nwkDataReqTaskHandler+0x11e>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2fd6:	2302      	movs	r3, #2
    2fd8:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2fda:	7723      	strb	r3, [r4, #28]
    2fdc:	e013      	b.n	3006 <nwkDataReqTaskHandler+0x11e>
	if (nwkDataReqQueue == req) {
    2fde:	42a2      	cmp	r2, r4
    2fe0:	d104      	bne.n	2fec <nwkDataReqTaskHandler+0x104>
		nwkDataReqQueue = nwkDataReqQueue->next;
    2fe2:	4b09      	ldr	r3, [pc, #36]	; (3008 <nwkDataReqTaskHandler+0x120>)
    2fe4:	6822      	ldr	r2, [r4, #0]
    2fe6:	601a      	str	r2, [r3, #0]
    2fe8:	e005      	b.n	2ff6 <nwkDataReqTaskHandler+0x10e>
			prev = prev->next;
    2fea:	001a      	movs	r2, r3
		while (prev->next != req) {
    2fec:	6813      	ldr	r3, [r2, #0]
    2fee:	429c      	cmp	r4, r3
    2ff0:	d1fb      	bne.n	2fea <nwkDataReqTaskHandler+0x102>
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    2ff2:	6823      	ldr	r3, [r4, #0]
    2ff4:	6013      	str	r3, [r2, #0]
	nwkIb.lock--;
    2ff6:	4907      	ldr	r1, [pc, #28]	; (3014 <nwkDataReqTaskHandler+0x12c>)
    2ff8:	2258      	movs	r2, #88	; 0x58
    2ffa:	5a8b      	ldrh	r3, [r1, r2]
    2ffc:	3b01      	subs	r3, #1
    2ffe:	528b      	strh	r3, [r1, r2]
	req->confirm(req);
    3000:	69a3      	ldr	r3, [r4, #24]
    3002:	0020      	movs	r0, r4
    3004:	4798      	blx	r3

		default:
			break;
		}
	}
}
    3006:	bd70      	pop	{r4, r5, r6, pc}
    3008:	2000027c 	.word	0x2000027c
    300c:	00003035 	.word	0x00003035
    3010:	00002e6d 	.word	0x00002e6d
    3014:	200022ac 	.word	0x200022ac
    3018:	00005411 	.word	0x00005411
    301c:	00003ce5 	.word	0x00003ce5

00003020 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    3020:	4b03      	ldr	r3, [pc, #12]	; (3030 <nwkFrameInit+0x10>)
    3022:	2200      	movs	r2, #0
    3024:	701a      	strb	r2, [r3, #0]
    3026:	218d      	movs	r1, #141	; 0x8d
    3028:	545a      	strb	r2, [r3, r1]
    302a:	318d      	adds	r1, #141	; 0x8d
    302c:	545a      	strb	r2, [r3, r1]
	}
}
    302e:	4770      	bx	lr
    3030:	20000280 	.word	0x20000280

00003034 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    3034:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3036:	4b19      	ldr	r3, [pc, #100]	; (309c <nwkFrameAlloc+0x68>)
    3038:	781b      	ldrb	r3, [r3, #0]
    303a:	2b00      	cmp	r3, #0
    303c:	d010      	beq.n	3060 <nwkFrameAlloc+0x2c>
    303e:	238d      	movs	r3, #141	; 0x8d
    3040:	4a16      	ldr	r2, [pc, #88]	; (309c <nwkFrameAlloc+0x68>)
    3042:	5cd3      	ldrb	r3, [r2, r3]
    3044:	2b00      	cmp	r3, #0
    3046:	d009      	beq.n	305c <nwkFrameAlloc+0x28>
    3048:	238d      	movs	r3, #141	; 0x8d
    304a:	005b      	lsls	r3, r3, #1
    304c:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    304e:	2400      	movs	r4, #0
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3050:	2b00      	cmp	r3, #0
    3052:	d001      	beq.n	3058 <nwkFrameAlloc+0x24>
}
    3054:	0020      	movs	r0, r4
    3056:	bd70      	pop	{r4, r5, r6, pc}
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    3058:	3302      	adds	r3, #2
    305a:	e002      	b.n	3062 <nwkFrameAlloc+0x2e>
    305c:	2301      	movs	r3, #1
    305e:	e000      	b.n	3062 <nwkFrameAlloc+0x2e>
    3060:	2300      	movs	r3, #0
    3062:	268d      	movs	r6, #141	; 0x8d
    3064:	435e      	muls	r6, r3
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    3066:	4d0d      	ldr	r5, [pc, #52]	; (309c <nwkFrameAlloc+0x68>)
    3068:	19ac      	adds	r4, r5, r6
    306a:	228d      	movs	r2, #141	; 0x8d
    306c:	2100      	movs	r1, #0
    306e:	0020      	movs	r0, r4
    3070:	4b0b      	ldr	r3, [pc, #44]	; (30a0 <nwkFrameAlloc+0x6c>)
    3072:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    3074:	2310      	movs	r3, #16
    3076:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    3078:	0033      	movs	r3, r6
    307a:	3312      	adds	r3, #18
    307c:	18eb      	adds	r3, r5, r3
    307e:	0022      	movs	r2, r4
    3080:	3281      	adds	r2, #129	; 0x81
    3082:	7013      	strb	r3, [r2, #0]
    3084:	0a19      	lsrs	r1, r3, #8
    3086:	7051      	strb	r1, [r2, #1]
    3088:	0c19      	lsrs	r1, r3, #16
    308a:	7091      	strb	r1, [r2, #2]
    308c:	0e1b      	lsrs	r3, r3, #24
    308e:	70d3      	strb	r3, [r2, #3]
			nwkIb.lock++;
    3090:	4904      	ldr	r1, [pc, #16]	; (30a4 <nwkFrameAlloc+0x70>)
    3092:	2258      	movs	r2, #88	; 0x58
    3094:	5a8b      	ldrh	r3, [r1, r2]
    3096:	3301      	adds	r3, #1
    3098:	528b      	strh	r3, [r1, r2]
			return &nwkFrameFrames[i];
    309a:	e7db      	b.n	3054 <nwkFrameAlloc+0x20>
    309c:	20000280 	.word	0x20000280
    30a0:	00005423 	.word	0x00005423
    30a4:	200022ac 	.word	0x200022ac

000030a8 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    30a8:	2300      	movs	r3, #0
    30aa:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    30ac:	4902      	ldr	r1, [pc, #8]	; (30b8 <nwkFrameFree+0x10>)
    30ae:	2258      	movs	r2, #88	; 0x58
    30b0:	5a8b      	ldrh	r3, [r1, r2]
    30b2:	3b01      	subs	r3, #1
    30b4:	528b      	strh	r3, [r1, r2]
}
    30b6:	4770      	bx	lr
    30b8:	200022ac 	.word	0x200022ac

000030bc <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    30bc:	2800      	cmp	r0, #0
    30be:	d012      	beq.n	30e6 <nwkFrameNext+0x2a>
		frame = nwkFrameFrames;
	} else {
		frame++;
    30c0:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    30c2:	4b0c      	ldr	r3, [pc, #48]	; (30f4 <nwkFrameNext+0x38>)
    30c4:	33a8      	adds	r3, #168	; 0xa8
    30c6:	33ff      	adds	r3, #255	; 0xff
    30c8:	4298      	cmp	r0, r3
    30ca:	d210      	bcs.n	30ee <nwkFrameNext+0x32>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    30cc:	7803      	ldrb	r3, [r0, #0]
    30ce:	2b00      	cmp	r3, #0
    30d0:	d10c      	bne.n	30ec <nwkFrameNext+0x30>
	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    30d2:	4a08      	ldr	r2, [pc, #32]	; (30f4 <nwkFrameNext+0x38>)
    30d4:	32a8      	adds	r2, #168	; 0xa8
    30d6:	32ff      	adds	r2, #255	; 0xff
    30d8:	308d      	adds	r0, #141	; 0x8d
    30da:	4290      	cmp	r0, r2
    30dc:	d205      	bcs.n	30ea <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    30de:	7803      	ldrb	r3, [r0, #0]
    30e0:	2b00      	cmp	r3, #0
    30e2:	d0f9      	beq.n	30d8 <nwkFrameNext+0x1c>
    30e4:	e002      	b.n	30ec <nwkFrameNext+0x30>
		frame = nwkFrameFrames;
    30e6:	4803      	ldr	r0, [pc, #12]	; (30f4 <nwkFrameNext+0x38>)
    30e8:	e7f0      	b.n	30cc <nwkFrameNext+0x10>
			return frame;
		}
	}

	return NULL;
    30ea:	2000      	movs	r0, #0
}
    30ec:	4770      	bx	lr
	return NULL;
    30ee:	2000      	movs	r0, #0
    30f0:	e7fc      	b.n	30ec <nwkFrameNext+0x30>
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	20000280 	.word	0x20000280

000030f8 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    30f8:	2200      	movs	r2, #0
    30fa:	2385      	movs	r3, #133	; 0x85
    30fc:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    30fe:	4a05      	ldr	r2, [pc, #20]	; (3114 <nwkFrameCommandInit+0x1c>)
    3100:	7913      	ldrb	r3, [r2, #4]
    3102:	3301      	adds	r3, #1
    3104:	b2db      	uxtb	r3, r3
    3106:	7113      	strb	r3, [r2, #4]
    3108:	7303      	strb	r3, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    310a:	7813      	ldrb	r3, [r2, #0]
    310c:	7343      	strb	r3, [r0, #13]
    310e:	7853      	ldrb	r3, [r2, #1]
    3110:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    3112:	4770      	bx	lr
    3114:	200022ac 	.word	0x200022ac

00003118 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    3118:	b5f0      	push	{r4, r5, r6, r7, lr}
    311a:	4b09      	ldr	r3, [pc, #36]	; (3140 <nwkRouteInit+0x28>)
    311c:	3302      	adds	r3, #2
    311e:	2200      	movs	r2, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    3120:	2701      	movs	r7, #1
    3122:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    3124:	4c06      	ldr	r4, [pc, #24]	; (3140 <nwkRouteInit+0x28>)
    3126:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    3128:	2500      	movs	r5, #0
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    312a:	801f      	strh	r7, [r3, #0]
		nwkRouteTable[i].fixed = 0;
    312c:	00d0      	lsls	r0, r2, #3
    312e:	5d01      	ldrb	r1, [r0, r4]
    3130:	43b1      	bics	r1, r6
    3132:	5501      	strb	r1, [r0, r4]
		nwkRouteTable[i].rank = 0;
    3134:	711d      	strb	r5, [r3, #4]
    3136:	3201      	adds	r2, #1
    3138:	3308      	adds	r3, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    313a:	2a64      	cmp	r2, #100	; 0x64
    313c:	d1f5      	bne.n	312a <nwkRouteInit+0x12>
	}
}
    313e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3140:	20000428 	.word	0x20000428

00003144 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    3144:	b530      	push	{r4, r5, lr}
    3146:	4a0c      	ldr	r2, [pc, #48]	; (3178 <NWK_RouteFindEntry+0x34>)
    3148:	3202      	adds	r2, #2
    314a:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    314c:	4d0a      	ldr	r5, [pc, #40]	; (3178 <NWK_RouteFindEntry+0x34>)
    314e:	e003      	b.n	3158 <NWK_RouteFindEntry+0x14>
    3150:	3301      	adds	r3, #1
    3152:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3154:	2b64      	cmp	r3, #100	; 0x64
    3156:	d00c      	beq.n	3172 <NWK_RouteFindEntry+0x2e>
		if (nwkRouteTable[i].dstAddr == dst &&
    3158:	8814      	ldrh	r4, [r2, #0]
    315a:	4284      	cmp	r4, r0
    315c:	d1f8      	bne.n	3150 <NWK_RouteFindEntry+0xc>
				nwkRouteTable[i].multicast == multicast) {
    315e:	00dc      	lsls	r4, r3, #3
    3160:	5d64      	ldrb	r4, [r4, r5]
    3162:	07a4      	lsls	r4, r4, #30
    3164:	0fe4      	lsrs	r4, r4, #31
		if (nwkRouteTable[i].dstAddr == dst &&
    3166:	428c      	cmp	r4, r1
    3168:	d1f2      	bne.n	3150 <NWK_RouteFindEntry+0xc>
			return &nwkRouteTable[i];
    316a:	00db      	lsls	r3, r3, #3
    316c:	4802      	ldr	r0, [pc, #8]	; (3178 <NWK_RouteFindEntry+0x34>)
    316e:	18c0      	adds	r0, r0, r3
		}
	}

	return NULL;
}
    3170:	bd30      	pop	{r4, r5, pc}
	return NULL;
    3172:	2000      	movs	r0, #0
    3174:	e7fc      	b.n	3170 <NWK_RouteFindEntry+0x2c>
    3176:	46c0      	nop			; (mov r8, r8)
    3178:	20000428 	.word	0x20000428

0000317c <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    317c:	b530      	push	{r4, r5, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    317e:	2200      	movs	r2, #0
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    3180:	4813      	ldr	r0, [pc, #76]	; (31d0 <NWK_RouteNewEntry+0x54>)

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
		if (iter->fixed) {
    3182:	2401      	movs	r4, #1
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    3184:	0003      	movs	r3, r0
    3186:	25c8      	movs	r5, #200	; 0xc8
    3188:	00ad      	lsls	r5, r5, #2
    318a:	46ac      	mov	ip, r5
    318c:	4463      	add	r3, ip
    318e:	0019      	movs	r1, r3
    3190:	e003      	b.n	319a <NWK_RouteNewEntry+0x1e>
    3192:	0002      	movs	r2, r0
    3194:	3008      	adds	r0, #8
    3196:	4288      	cmp	r0, r1
    3198:	d00c      	beq.n	31b4 <NWK_RouteNewEntry+0x38>
		if (iter->fixed) {
    319a:	7803      	ldrb	r3, [r0, #0]
    319c:	421c      	tst	r4, r3
    319e:	d1f9      	bne.n	3194 <NWK_RouteNewEntry+0x18>
			continue;
		}

		if (0 == iter->rank) {
    31a0:	7983      	ldrb	r3, [r0, #6]
    31a2:	2b00      	cmp	r3, #0
    31a4:	d007      	beq.n	31b6 <NWK_RouteNewEntry+0x3a>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    31a6:	2a00      	cmp	r2, #0
    31a8:	d0f3      	beq.n	3192 <NWK_RouteNewEntry+0x16>
    31aa:	7995      	ldrb	r5, [r2, #6]
    31ac:	429d      	cmp	r5, r3
    31ae:	d9f1      	bls.n	3194 <NWK_RouteNewEntry+0x18>
    31b0:	0002      	movs	r2, r0
    31b2:	e7ef      	b.n	3194 <NWK_RouteNewEntry+0x18>
    31b4:	0010      	movs	r0, r2
			entry = iter;
		}
	}

	entry->multicast = 0;
    31b6:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    31b8:	2202      	movs	r2, #2
    31ba:	4393      	bics	r3, r2
    31bc:	001a      	movs	r2, r3
    31be:	230f      	movs	r3, #15
    31c0:	4013      	ands	r3, r2
    31c2:	2230      	movs	r2, #48	; 0x30
    31c4:	4313      	orrs	r3, r2
    31c6:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    31c8:	2380      	movs	r3, #128	; 0x80
    31ca:	7183      	strb	r3, [r0, #6]

	return entry;
}
    31cc:	bd30      	pop	{r4, r5, pc}
    31ce:	46c0      	nop			; (mov r8, r8)
    31d0:	20000428 	.word	0x20000428

000031d4 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    31d4:	7803      	ldrb	r3, [r0, #0]
    31d6:	07db      	lsls	r3, r3, #31
    31d8:	d404      	bmi.n	31e4 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    31da:	2301      	movs	r3, #1
    31dc:	425b      	negs	r3, r3
    31de:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    31e0:	2300      	movs	r3, #0
    31e2:	7183      	strb	r3, [r0, #6]
}
    31e4:	4770      	bx	lr
	...

000031e8 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    31e8:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    31ea:	4b04      	ldr	r3, [pc, #16]	; (31fc <NWK_RouteNextHop+0x14>)
    31ec:	4798      	blx	r3
	if (entry) {
    31ee:	2800      	cmp	r0, #0
    31f0:	d001      	beq.n	31f6 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    31f2:	8880      	ldrh	r0, [r0, #4]
	}

	return NWK_ROUTE_UNKNOWN;
}
    31f4:	bd10      	pop	{r4, pc}
	return NWK_ROUTE_UNKNOWN;
    31f6:	4802      	ldr	r0, [pc, #8]	; (3200 <NWK_RouteNextHop+0x18>)
    31f8:	e7fc      	b.n	31f4 <NWK_RouteNextHop+0xc>
    31fa:	46c0      	nop			; (mov r8, r8)
    31fc:	00003145 	.word	0x00003145
    3200:	0000ffff 	.word	0x0000ffff

00003204 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    3204:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    3206:	4b03      	ldr	r3, [pc, #12]	; (3214 <nwkRouteRemove+0x10>)
    3208:	4798      	blx	r3
	if (entry) {
    320a:	2800      	cmp	r0, #0
    320c:	d001      	beq.n	3212 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    320e:	4b02      	ldr	r3, [pc, #8]	; (3218 <nwkRouteRemove+0x14>)
    3210:	4798      	blx	r3
	}
}
    3212:	bd10      	pop	{r4, pc}
    3214:	00003145 	.word	0x00003145
    3218:	000031d5 	.word	0x000031d5

0000321c <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    321c:	b570      	push	{r4, r5, r6, lr}
    321e:	0005      	movs	r5, r0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3220:	7a42      	ldrb	r2, [r0, #9]
    3222:	7a84      	ldrb	r4, [r0, #10]
    3224:	0224      	lsls	r4, r4, #8
    3226:	4314      	orrs	r4, r2
    3228:	b223      	sxth	r3, r4
    322a:	2b00      	cmp	r3, #0
    322c:	db29      	blt.n	3282 <nwkRouteFrameReceived+0x66>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    322e:	7969      	ldrb	r1, [r5, #5]
    3230:	79ab      	ldrb	r3, [r5, #6]
    3232:	021b      	lsls	r3, r3, #8
    3234:	430b      	orrs	r3, r1
    3236:	4a21      	ldr	r2, [pc, #132]	; (32bc <nwkRouteFrameReceived+0xa0>)
    3238:	4293      	cmp	r3, r2
    323a:	d021      	beq.n	3280 <nwkRouteFrameReceived+0x64>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    323c:	7b6a      	ldrb	r2, [r5, #13]
    323e:	7ba8      	ldrb	r0, [r5, #14]
    3240:	0200      	lsls	r0, r0, #8
    3242:	4310      	orrs	r0, r2
    3244:	2100      	movs	r1, #0
    3246:	4b1e      	ldr	r3, [pc, #120]	; (32c0 <nwkRouteFrameReceived+0xa4>)
    3248:	4798      	blx	r3

	if (entry) {
    324a:	2800      	cmp	r0, #0
    324c:	d029      	beq.n	32a2 <nwkRouteFrameReceived+0x86>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    324e:	79e9      	ldrb	r1, [r5, #7]
    3250:	7a2b      	ldrb	r3, [r5, #8]
    3252:	021b      	lsls	r3, r3, #8
    3254:	430b      	orrs	r3, r1
    3256:	4a19      	ldr	r2, [pc, #100]	; (32bc <nwkRouteFrameReceived+0xa0>)
    3258:	4293      	cmp	r3, r2
    325a:	d019      	beq.n	3290 <nwkRouteFrameReceived+0x74>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    325c:	8883      	ldrh	r3, [r0, #4]
    325e:	42a3      	cmp	r3, r4
    3260:	d00b      	beq.n	327a <nwkRouteFrameReceived+0x5e>
    3262:	79c2      	ldrb	r2, [r0, #7]
    3264:	2385      	movs	r3, #133	; 0x85
    3266:	5ceb      	ldrb	r3, [r5, r3]
    3268:	429a      	cmp	r2, r3
    326a:	d206      	bcs.n	327a <nwkRouteFrameReceived+0x5e>
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    326c:	8084      	strh	r4, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    326e:	7802      	ldrb	r2, [r0, #0]
    3270:	230f      	movs	r3, #15
    3272:	4013      	ands	r3, r2
    3274:	2230      	movs	r2, #48	; 0x30
    3276:	4313      	orrs	r3, r2
    3278:	7003      	strb	r3, [r0, #0]

		entry->dstAddr = header->nwkSrcAddr;
		entry->nextHopAddr = header->macSrcAddr;
	}

	entry->lqi = frame->rx.lqi;
    327a:	2385      	movs	r3, #133	; 0x85
    327c:	5ceb      	ldrb	r3, [r5, r3]
    327e:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    3280:	bd70      	pop	{r4, r5, r6, pc}
			(header->macSrcAddr != header->nwkSrcAddr)) {
    3282:	7b41      	ldrb	r1, [r0, #13]
    3284:	7b83      	ldrb	r3, [r0, #14]
    3286:	021b      	lsls	r3, r3, #8
	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    3288:	430b      	orrs	r3, r1
    328a:	429c      	cmp	r4, r3
    328c:	d1f8      	bne.n	3280 <nwkRouteFrameReceived+0x64>
    328e:	e7ce      	b.n	322e <nwkRouteFrameReceived+0x12>
				nwkIb.addr == header->nwkDstAddr);
    3290:	7be9      	ldrb	r1, [r5, #15]
    3292:	7c2b      	ldrb	r3, [r5, #16]
    3294:	021b      	lsls	r3, r3, #8
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    3296:	4a0b      	ldr	r2, [pc, #44]	; (32c4 <nwkRouteFrameReceived+0xa8>)
    3298:	8812      	ldrh	r2, [r2, #0]
    329a:	430b      	orrs	r3, r1
    329c:	429a      	cmp	r2, r3
    329e:	d1dd      	bne.n	325c <nwkRouteFrameReceived+0x40>
    32a0:	e7e4      	b.n	326c <nwkRouteFrameReceived+0x50>
		entry = NWK_RouteNewEntry();
    32a2:	4b09      	ldr	r3, [pc, #36]	; (32c8 <nwkRouteFrameReceived+0xac>)
    32a4:	4798      	blx	r3
		entry->dstAddr = header->nwkSrcAddr;
    32a6:	7b69      	ldrb	r1, [r5, #13]
    32a8:	7bab      	ldrb	r3, [r5, #14]
    32aa:	021b      	lsls	r3, r3, #8
    32ac:	430b      	orrs	r3, r1
    32ae:	8043      	strh	r3, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    32b0:	7a69      	ldrb	r1, [r5, #9]
    32b2:	7aab      	ldrb	r3, [r5, #10]
    32b4:	021b      	lsls	r3, r3, #8
    32b6:	430b      	orrs	r3, r1
    32b8:	8083      	strh	r3, [r0, #4]
    32ba:	e7de      	b.n	327a <nwkRouteFrameReceived+0x5e>
    32bc:	0000ffff 	.word	0x0000ffff
    32c0:	00003145 	.word	0x00003145
    32c4:	200022ac 	.word	0x200022ac
    32c8:	0000317d 	.word	0x0000317d

000032cc <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    32cc:	b510      	push	{r4, lr}
    32ce:	0004      	movs	r4, r0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    32d0:	7bc3      	ldrb	r3, [r0, #15]
    32d2:	7c00      	ldrb	r0, [r0, #16]
    32d4:	0200      	lsls	r0, r0, #8
    32d6:	4318      	orrs	r0, r3
    32d8:	4b1c      	ldr	r3, [pc, #112]	; (334c <nwkRouteFrameSent+0x80>)
    32da:	4298      	cmp	r0, r3
    32dc:	d019      	beq.n	3312 <nwkRouteFrameSent+0x46>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    32de:	7ae1      	ldrb	r1, [r4, #11]
    32e0:	0709      	lsls	r1, r1, #28
	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    32e2:	0fc9      	lsrs	r1, r1, #31
    32e4:	4b1a      	ldr	r3, [pc, #104]	; (3350 <nwkRouteFrameSent+0x84>)
    32e6:	4798      	blx	r3

	if (NULL == entry || entry->fixed) {
    32e8:	2800      	cmp	r0, #0
    32ea:	d012      	beq.n	3312 <nwkRouteFrameSent+0x46>
    32ec:	7803      	ldrb	r3, [r0, #0]
    32ee:	07db      	lsls	r3, r3, #31
    32f0:	d40f      	bmi.n	3312 <nwkRouteFrameSent+0x46>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    32f2:	2385      	movs	r3, #133	; 0x85
    32f4:	5ce3      	ldrb	r3, [r4, r3]
    32f6:	2b00      	cmp	r3, #0
    32f8:	d119      	bne.n	332e <nwkRouteFrameSent+0x62>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    32fa:	7802      	ldrb	r2, [r0, #0]
    32fc:	330f      	adds	r3, #15
    32fe:	4013      	ands	r3, r2
    3300:	2230      	movs	r2, #48	; 0x30
    3302:	4313      	orrs	r3, r2
    3304:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    3306:	7983      	ldrb	r3, [r0, #6]
    3308:	3301      	adds	r3, #1
    330a:	b2db      	uxtb	r3, r3
    330c:	7183      	strb	r3, [r0, #6]
    330e:	2bff      	cmp	r3, #255	; 0xff
    3310:	d000      	beq.n	3314 <nwkRouteFrameSent+0x48>
	} else {
		if (0 == --entry->score) {
			NWK_RouteFreeEntry(entry);
		}
	}
}
    3312:	bd10      	pop	{r4, pc}
    3314:	490f      	ldr	r1, [pc, #60]	; (3354 <nwkRouteFrameSent+0x88>)
    3316:	1d8a      	adds	r2, r1, #6
    3318:	4b0f      	ldr	r3, [pc, #60]	; (3358 <nwkRouteFrameSent+0x8c>)
    331a:	469c      	mov	ip, r3
    331c:	4461      	add	r1, ip
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    331e:	7813      	ldrb	r3, [r2, #0]
    3320:	085b      	lsrs	r3, r3, #1
    3322:	3301      	adds	r3, #1
    3324:	7013      	strb	r3, [r2, #0]
    3326:	3208      	adds	r2, #8
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    3328:	428a      	cmp	r2, r1
    332a:	d1f8      	bne.n	331e <nwkRouteFrameSent+0x52>
    332c:	e7f1      	b.n	3312 <nwkRouteFrameSent+0x46>
		if (0 == --entry->score) {
    332e:	7801      	ldrb	r1, [r0, #0]
    3330:	090b      	lsrs	r3, r1, #4
    3332:	330f      	adds	r3, #15
    3334:	220f      	movs	r2, #15
    3336:	4013      	ands	r3, r2
    3338:	011c      	lsls	r4, r3, #4
    333a:	400a      	ands	r2, r1
    333c:	4322      	orrs	r2, r4
    333e:	7002      	strb	r2, [r0, #0]
    3340:	2b00      	cmp	r3, #0
    3342:	d1e6      	bne.n	3312 <nwkRouteFrameSent+0x46>
			NWK_RouteFreeEntry(entry);
    3344:	4b05      	ldr	r3, [pc, #20]	; (335c <nwkRouteFrameSent+0x90>)
    3346:	4798      	blx	r3
    3348:	e7e3      	b.n	3312 <nwkRouteFrameSent+0x46>
    334a:	46c0      	nop			; (mov r8, r8)
    334c:	0000ffff 	.word	0x0000ffff
    3350:	00003145 	.word	0x00003145
    3354:	20000428 	.word	0x20000428
    3358:	00000326 	.word	0x00000326
    335c:	000031d5 	.word	0x000031d5

00003360 <nwkRoutePrepareTx>:
{
    3360:	b510      	push	{r4, lr}
    3362:	0004      	movs	r4, r0
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    3364:	7bc2      	ldrb	r2, [r0, #15]
    3366:	7c00      	ldrb	r0, [r0, #16]
    3368:	0200      	lsls	r0, r0, #8
    336a:	4310      	orrs	r0, r2
    336c:	4b0b      	ldr	r3, [pc, #44]	; (339c <nwkRoutePrepareTx+0x3c>)
    336e:	4298      	cmp	r0, r3
    3370:	d00b      	beq.n	338a <nwkRoutePrepareTx+0x2a>
	} else if (header->nwkFcf.linkLocal) {
    3372:	7ae3      	ldrb	r3, [r4, #11]
    3374:	075b      	lsls	r3, r3, #29
    3376:	d40d      	bmi.n	3394 <nwkRoutePrepareTx+0x34>
				header->nwkFcf.multicast);
    3378:	7ae1      	ldrb	r1, [r4, #11]
    337a:	0709      	lsls	r1, r1, #28
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    337c:	0fc9      	lsrs	r1, r1, #31
    337e:	4b08      	ldr	r3, [pc, #32]	; (33a0 <nwkRoutePrepareTx+0x40>)
    3380:	4798      	blx	r3
    3382:	71e0      	strb	r0, [r4, #7]
    3384:	0a00      	lsrs	r0, r0, #8
    3386:	7220      	strb	r0, [r4, #8]
}
    3388:	bd10      	pop	{r4, pc}
		header->macDstAddr = NWK_BROADCAST_ADDR;
    338a:	2301      	movs	r3, #1
    338c:	425b      	negs	r3, r3
    338e:	71e3      	strb	r3, [r4, #7]
    3390:	7223      	strb	r3, [r4, #8]
    3392:	e7f9      	b.n	3388 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    3394:	71e0      	strb	r0, [r4, #7]
    3396:	0a00      	lsrs	r0, r0, #8
    3398:	7220      	strb	r0, [r4, #8]
    339a:	e7f5      	b.n	3388 <nwkRoutePrepareTx+0x28>
    339c:	0000ffff 	.word	0x0000ffff
    33a0:	000031e9 	.word	0x000031e9

000033a4 <nwkRouteFrame>:
{
    33a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33a6:	46c6      	mov	lr, r8
    33a8:	b500      	push	{lr}
    33aa:	0007      	movs	r7, r0
			NWK_RouteNextHop(header->nwkDstAddr,
    33ac:	7bc2      	ldrb	r2, [r0, #15]
    33ae:	7c04      	ldrb	r4, [r0, #16]
    33b0:	0224      	lsls	r4, r4, #8
    33b2:	4314      	orrs	r4, r2
			header->nwkFcf.multicast)) {
    33b4:	7ac5      	ldrb	r5, [r0, #11]
    33b6:	072d      	lsls	r5, r5, #28
    33b8:	0fed      	lsrs	r5, r5, #31
			NWK_RouteNextHop(header->nwkDstAddr,
    33ba:	b2e9      	uxtb	r1, r5
    33bc:	0020      	movs	r0, r4
    33be:	4b27      	ldr	r3, [pc, #156]	; (345c <nwkRouteFrame+0xb8>)
    33c0:	4798      	blx	r3
	if (NWK_ROUTE_UNKNOWN !=
    33c2:	4b27      	ldr	r3, [pc, #156]	; (3460 <nwkRouteFrame+0xbc>)
    33c4:	4298      	cmp	r0, r3
    33c6:	d010      	beq.n	33ea <nwkRouteFrame+0x46>
		frame->tx.confirm = NULL;
    33c8:	2200      	movs	r2, #0
    33ca:	2389      	movs	r3, #137	; 0x89
    33cc:	54fa      	strb	r2, [r7, r3]
    33ce:	003b      	movs	r3, r7
    33d0:	3389      	adds	r3, #137	; 0x89
    33d2:	705a      	strb	r2, [r3, #1]
    33d4:	709a      	strb	r2, [r3, #2]
    33d6:	70da      	strb	r2, [r3, #3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    33d8:	3202      	adds	r2, #2
    33da:	2388      	movs	r3, #136	; 0x88
    33dc:	54fa      	strb	r2, [r7, r3]
		nwkTxFrame(frame);
    33de:	0038      	movs	r0, r7
    33e0:	4b20      	ldr	r3, [pc, #128]	; (3464 <nwkRouteFrame+0xc0>)
    33e2:	4798      	blx	r3
}
    33e4:	bc04      	pop	{r2}
    33e6:	4690      	mov	r8, r2
    33e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    33ea:	7b7a      	ldrb	r2, [r7, #13]
    33ec:	7bbb      	ldrb	r3, [r7, #14]
    33ee:	021b      	lsls	r3, r3, #8
    33f0:	4313      	orrs	r3, r2
    33f2:	4698      	mov	r8, r3
	if (NULL == (frame = nwkFrameAlloc())) {
    33f4:	4b1c      	ldr	r3, [pc, #112]	; (3468 <nwkRouteFrame+0xc4>)
    33f6:	4798      	blx	r3
    33f8:	1e06      	subs	r6, r0, #0
    33fa:	d02b      	beq.n	3454 <nwkRouteFrame+0xb0>
	nwkFrameCommandInit(frame);
    33fc:	4b1b      	ldr	r3, [pc, #108]	; (346c <nwkRouteFrame+0xc8>)
    33fe:	4798      	blx	r3
	frame->size += sizeof(NwkCommandRouteError_t);
    3400:	7873      	ldrb	r3, [r6, #1]
    3402:	3306      	adds	r3, #6
    3404:	7073      	strb	r3, [r6, #1]
	frame->tx.confirm = NULL;
    3406:	2200      	movs	r2, #0
    3408:	2389      	movs	r3, #137	; 0x89
    340a:	54f2      	strb	r2, [r6, r3]
    340c:	0033      	movs	r3, r6
    340e:	3389      	adds	r3, #137	; 0x89
    3410:	705a      	strb	r2, [r3, #1]
    3412:	709a      	strb	r2, [r3, #2]
    3414:	70da      	strb	r2, [r3, #3]
	frame->header.nwkDstAddr = src;
    3416:	20ff      	movs	r0, #255	; 0xff
    3418:	4643      	mov	r3, r8
    341a:	4018      	ands	r0, r3
    341c:	73f0      	strb	r0, [r6, #15]
    341e:	0a1a      	lsrs	r2, r3, #8
    3420:	7432      	strb	r2, [r6, #16]
	command = (NwkCommandRouteError_t *)frame->payload;
    3422:	2381      	movs	r3, #129	; 0x81
    3424:	5cf3      	ldrb	r3, [r6, r3]
    3426:	2182      	movs	r1, #130	; 0x82
    3428:	5c71      	ldrb	r1, [r6, r1]
    342a:	0209      	lsls	r1, r1, #8
    342c:	4319      	orrs	r1, r3
    342e:	2383      	movs	r3, #131	; 0x83
    3430:	5cf3      	ldrb	r3, [r6, r3]
    3432:	041b      	lsls	r3, r3, #16
    3434:	4319      	orrs	r1, r3
    3436:	2384      	movs	r3, #132	; 0x84
    3438:	5cf3      	ldrb	r3, [r6, r3]
    343a:	061b      	lsls	r3, r3, #24
    343c:	430b      	orrs	r3, r1
	command->id = NWK_COMMAND_ROUTE_ERROR;
    343e:	2101      	movs	r1, #1
    3440:	7019      	strb	r1, [r3, #0]
	command->srcAddr = src;
    3442:	7058      	strb	r0, [r3, #1]
    3444:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    3446:	70dc      	strb	r4, [r3, #3]
    3448:	0a24      	lsrs	r4, r4, #8
    344a:	711c      	strb	r4, [r3, #4]
	command->multicast = multicast;
    344c:	715d      	strb	r5, [r3, #5]
	nwkTxFrame(frame);
    344e:	0030      	movs	r0, r6
    3450:	4b04      	ldr	r3, [pc, #16]	; (3464 <nwkRouteFrame+0xc0>)
    3452:	4798      	blx	r3
		nwkFrameFree(frame);
    3454:	0038      	movs	r0, r7
    3456:	4b06      	ldr	r3, [pc, #24]	; (3470 <nwkRouteFrame+0xcc>)
    3458:	4798      	blx	r3
}
    345a:	e7c3      	b.n	33e4 <nwkRouteFrame+0x40>
    345c:	000031e9 	.word	0x000031e9
    3460:	0000ffff 	.word	0x0000ffff
    3464:	00003ce5 	.word	0x00003ce5
    3468:	00003035 	.word	0x00003035
    346c:	000030f9 	.word	0x000030f9
    3470:	000030a9 	.word	0x000030a9

00003474 <nwkRouteErrorReceived>:
{
    3474:	b510      	push	{r4, lr}
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    3476:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3478:	2300      	movs	r3, #0
	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    347a:	2a06      	cmp	r2, #6
    347c:	d001      	beq.n	3482 <nwkRouteErrorReceived+0xe>
}
    347e:	0018      	movs	r0, r3
    3480:	bd10      	pop	{r4, pc}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    3482:	6883      	ldr	r3, [r0, #8]
	nwkRouteRemove(command->dstAddr, command->multicast);
    3484:	7959      	ldrb	r1, [r3, #5]
    3486:	78da      	ldrb	r2, [r3, #3]
    3488:	7918      	ldrb	r0, [r3, #4]
    348a:	0200      	lsls	r0, r0, #8
    348c:	4310      	orrs	r0, r2
    348e:	4b02      	ldr	r3, [pc, #8]	; (3498 <nwkRouteErrorReceived+0x24>)
    3490:	4798      	blx	r3
	return true;
    3492:	2301      	movs	r3, #1
    3494:	e7f3      	b.n	347e <nwkRouteErrorReceived+0xa>
    3496:	46c0      	nop			; (mov r8, r8)
    3498:	00003205 	.word	0x00003205

0000349c <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    349c:	b510      	push	{r4, lr}
	if (0 == (ind->options & NWK_IND_OPT_SECURED)) {
		return false;
	}
#endif

	if (ind->size < 1) {
    349e:	7b02      	ldrb	r2, [r0, #12]
		return false;
    34a0:	2300      	movs	r3, #0
	if (ind->size < 1) {
    34a2:	2a00      	cmp	r2, #0
    34a4:	d00a      	beq.n	34bc <nwkRxSeriveDataInd+0x20>
	}

	switch (ind->data[0]) {
    34a6:	6883      	ldr	r3, [r0, #8]
    34a8:	781b      	ldrb	r3, [r3, #0]
    34aa:	2b00      	cmp	r3, #0
    34ac:	d003      	beq.n	34b6 <nwkRxSeriveDataInd+0x1a>
    34ae:	2b01      	cmp	r3, #1
    34b0:	d006      	beq.n	34c0 <nwkRxSeriveDataInd+0x24>
	case NWK_COMMAND_ROUTE_REPLY:
		return nwkRouteDiscoveryReplyReceived(ind);
#endif

	default:
		return false;
    34b2:	2300      	movs	r3, #0
    34b4:	e002      	b.n	34bc <nwkRxSeriveDataInd+0x20>
		return nwkTxAckReceived(ind);
    34b6:	4b04      	ldr	r3, [pc, #16]	; (34c8 <nwkRxSeriveDataInd+0x2c>)
    34b8:	4798      	blx	r3
    34ba:	0003      	movs	r3, r0
	}
}
    34bc:	0018      	movs	r0, r3
    34be:	bd10      	pop	{r4, pc}
		return nwkRouteErrorReceived(ind);
    34c0:	4b02      	ldr	r3, [pc, #8]	; (34cc <nwkRxSeriveDataInd+0x30>)
    34c2:	4798      	blx	r3
    34c4:	0003      	movs	r3, r0
    34c6:	e7f9      	b.n	34bc <nwkRxSeriveDataInd+0x20>
    34c8:	00003e29 	.word	0x00003e29
    34cc:	00003475 	.word	0x00003475

000034d0 <nwkRxDuplicateRejectionTimerHandler>:
{
    34d0:	b570      	push	{r4, r5, r6, lr}
    34d2:	490b      	ldr	r1, [pc, #44]	; (3500 <nwkRxDuplicateRejectionTimerHandler+0x30>)
    34d4:	1d0b      	adds	r3, r1, #4
    34d6:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    34d8:	2400      	movs	r4, #0
			restart = true;
    34da:	2501      	movs	r5, #1
    34dc:	e002      	b.n	34e4 <nwkRxDuplicateRejectionTimerHandler+0x14>
    34de:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    34e0:	428b      	cmp	r3, r1
    34e2:	d006      	beq.n	34f2 <nwkRxDuplicateRejectionTimerHandler+0x22>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    34e4:	781a      	ldrb	r2, [r3, #0]
    34e6:	2a00      	cmp	r2, #0
    34e8:	d0f9      	beq.n	34de <nwkRxDuplicateRejectionTimerHandler+0xe>
			nwkRxDuplicateRejectionTable[i].ttl--;
    34ea:	3a01      	subs	r2, #1
    34ec:	701a      	strb	r2, [r3, #0]
			restart = true;
    34ee:	002c      	movs	r4, r5
    34f0:	e7f5      	b.n	34de <nwkRxDuplicateRejectionTimerHandler+0xe>
	if (restart) {
    34f2:	2c00      	cmp	r4, #0
    34f4:	d100      	bne.n	34f8 <nwkRxDuplicateRejectionTimerHandler+0x28>
}
    34f6:	bd70      	pop	{r4, r5, r6, pc}
		SYS_TimerStart(timer);
    34f8:	4b02      	ldr	r3, [pc, #8]	; (3504 <nwkRxDuplicateRejectionTimerHandler+0x34>)
    34fa:	4798      	blx	r3
}
    34fc:	e7fb      	b.n	34f6 <nwkRxDuplicateRejectionTimerHandler+0x26>
    34fe:	46c0      	nop			; (mov r8, r8)
    3500:	2000074c 	.word	0x2000074c
    3504:	00004365 	.word	0x00004365

00003508 <nwkRxInit>:
{
    3508:	b510      	push	{r4, lr}
    350a:	4a0a      	ldr	r2, [pc, #40]	; (3534 <nwkRxInit+0x2c>)
    350c:	1d13      	adds	r3, r2, #4
    350e:	3240      	adds	r2, #64	; 0x40
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    3510:	2100      	movs	r1, #0
    3512:	7019      	strb	r1, [r3, #0]
    3514:	3306      	adds	r3, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3516:	4293      	cmp	r3, r2
    3518:	d1fb      	bne.n	3512 <nwkRxInit+0xa>
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    351a:	4b07      	ldr	r3, [pc, #28]	; (3538 <nwkRxInit+0x30>)
    351c:	2264      	movs	r2, #100	; 0x64
    351e:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3520:	2200      	movs	r2, #0
    3522:	731a      	strb	r2, [r3, #12]
		= nwkRxDuplicateRejectionTimerHandler;
    3524:	4a05      	ldr	r2, [pc, #20]	; (353c <nwkRxInit+0x34>)
    3526:	611a      	str	r2, [r3, #16]
	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    3528:	4905      	ldr	r1, [pc, #20]	; (3540 <nwkRxInit+0x38>)
    352a:	2000      	movs	r0, #0
    352c:	4b05      	ldr	r3, [pc, #20]	; (3544 <nwkRxInit+0x3c>)
    352e:	4798      	blx	r3
}
    3530:	bd10      	pop	{r4, pc}
    3532:	46c0      	nop			; (mov r8, r8)
    3534:	2000074c 	.word	0x2000074c
    3538:	20000788 	.word	0x20000788
    353c:	000034d1 	.word	0x000034d1
    3540:	0000349d 	.word	0x0000349d
    3544:	00002e39 	.word	0x00002e39

00003548 <PHY_DataInd>:
{
    3548:	b510      	push	{r4, lr}
    354a:	0004      	movs	r4, r0
	if (0x88 != ind->data[1] ||
    354c:	6803      	ldr	r3, [r0, #0]
    354e:	785a      	ldrb	r2, [r3, #1]
    3550:	2a88      	cmp	r2, #136	; 0x88
    3552:	d000      	beq.n	3556 <PHY_DataInd+0xe>
}
    3554:	bd10      	pop	{r4, pc}
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    3556:	781b      	ldrb	r3, [r3, #0]
    3558:	3a68      	subs	r2, #104	; 0x68
    355a:	4393      	bics	r3, r2
    355c:	2b41      	cmp	r3, #65	; 0x41
    355e:	d1f9      	bne.n	3554 <PHY_DataInd+0xc>
    3560:	7903      	ldrb	r3, [r0, #4]
    3562:	2b0f      	cmp	r3, #15
    3564:	d9f6      	bls.n	3554 <PHY_DataInd+0xc>
	if (NULL == (frame = nwkFrameAlloc())) {
    3566:	4b0a      	ldr	r3, [pc, #40]	; (3590 <PHY_DataInd+0x48>)
    3568:	4798      	blx	r3
    356a:	2800      	cmp	r0, #0
    356c:	d0f2      	beq.n	3554 <PHY_DataInd+0xc>
	frame->state = NWK_RX_STATE_RECEIVED;
    356e:	2320      	movs	r3, #32
    3570:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    3572:	7923      	ldrb	r3, [r4, #4]
    3574:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    3576:	7962      	ldrb	r2, [r4, #5]
    3578:	2385      	movs	r3, #133	; 0x85
    357a:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    357c:	2206      	movs	r2, #6
    357e:	56a2      	ldrsb	r2, [r4, r2]
    3580:	3301      	adds	r3, #1
    3582:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    3584:	3002      	adds	r0, #2
    3586:	7922      	ldrb	r2, [r4, #4]
    3588:	6821      	ldr	r1, [r4, #0]
    358a:	4b02      	ldr	r3, [pc, #8]	; (3594 <PHY_DataInd+0x4c>)
    358c:	4798      	blx	r3
    358e:	e7e1      	b.n	3554 <PHY_DataInd+0xc>
    3590:	00003035 	.word	0x00003035
    3594:	00005411 	.word	0x00005411

00003598 <nwkRxDecryptConf>:
	if (status) {
    3598:	2900      	cmp	r1, #0
    359a:	d102      	bne.n	35a2 <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_FINISH;
    359c:	2324      	movs	r3, #36	; 0x24
    359e:	7003      	strb	r3, [r0, #0]
}
    35a0:	4770      	bx	lr
		frame->state = NWK_RX_STATE_INDICATE;
    35a2:	2322      	movs	r3, #34	; 0x22
    35a4:	7003      	strb	r3, [r0, #0]
    35a6:	e7fb      	b.n	35a0 <nwkRxDecryptConf+0x8>

000035a8 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    35a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    35aa:	46ce      	mov	lr, r9
    35ac:	4647      	mov	r7, r8
    35ae:	b580      	push	{r7, lr}
    35b0:	b087      	sub	sp, #28
	NwkFrame_t *frame = NULL;
    35b2:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    35b4:	4dd5      	ldr	r5, [pc, #852]	; (390c <nwkRxTaskHandler+0x364>)
		switch (frame->state) {
    35b6:	4ed6      	ldr	r6, [pc, #856]	; (3910 <nwkRxTaskHandler+0x368>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    35b8:	e0df      	b.n	377a <nwkRxTaskHandler+0x1d2>
	frame->state = NWK_RX_STATE_FINISH;
    35ba:	2324      	movs	r3, #36	; 0x24
    35bc:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast) {
    35be:	7ae2      	ldrb	r2, [r4, #11]
    35c0:	0713      	lsls	r3, r2, #28
    35c2:	d500      	bpl.n	35c6 <nwkRxTaskHandler+0x1e>
    35c4:	e0d9      	b.n	377a <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    35c6:	7960      	ldrb	r0, [r4, #5]
    35c8:	79a3      	ldrb	r3, [r4, #6]
    35ca:	021b      	lsls	r3, r3, #8
    35cc:	4303      	orrs	r3, r0
    35ce:	49d1      	ldr	r1, [pc, #836]	; (3914 <nwkRxTaskHandler+0x36c>)
    35d0:	428b      	cmp	r3, r1
    35d2:	d018      	beq.n	3606 <nwkRxTaskHandler+0x5e>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    35d4:	7be0      	ldrb	r0, [r4, #15]
    35d6:	7c23      	ldrb	r3, [r4, #16]
    35d8:	021b      	lsls	r3, r3, #8
    35da:	4303      	orrs	r3, r0
    35dc:	49cd      	ldr	r1, [pc, #820]	; (3914 <nwkRxTaskHandler+0x36c>)
    35de:	428b      	cmp	r3, r1
    35e0:	d025      	beq.n	362e <nwkRxTaskHandler+0x86>
	if (nwkIb.addr == header->nwkSrcAddr) {
    35e2:	7b61      	ldrb	r1, [r4, #13]
    35e4:	7ba3      	ldrb	r3, [r4, #14]
    35e6:	021b      	lsls	r3, r3, #8
    35e8:	4acb      	ldr	r2, [pc, #812]	; (3918 <nwkRxTaskHandler+0x370>)
    35ea:	8812      	ldrh	r2, [r2, #0]
    35ec:	430b      	orrs	r3, r1
    35ee:	429a      	cmp	r2, r3
    35f0:	d100      	bne.n	35f4 <nwkRxTaskHandler+0x4c>
    35f2:	e0c2      	b.n	377a <nwkRxTaskHandler+0x1d2>
	nwkRouteFrameReceived(frame);
    35f4:	0020      	movs	r0, r4
    35f6:	4bc9      	ldr	r3, [pc, #804]	; (391c <nwkRxTaskHandler+0x374>)
    35f8:	4798      	blx	r3
    35fa:	49c9      	ldr	r1, [pc, #804]	; (3920 <nwkRxTaskHandler+0x378>)
    35fc:	2000      	movs	r0, #0
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    35fe:	2300      	movs	r3, #0
    3600:	469c      	mov	ip, r3
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    3602:	1ca7      	adds	r7, r4, #2
    3604:	e039      	b.n	367a <nwkRxTaskHandler+0xd2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    3606:	7be0      	ldrb	r0, [r4, #15]
    3608:	7c23      	ldrb	r3, [r4, #16]
    360a:	021b      	lsls	r3, r3, #8
    360c:	4303      	orrs	r3, r0
    360e:	49c2      	ldr	r1, [pc, #776]	; (3918 <nwkRxTaskHandler+0x370>)
    3610:	8809      	ldrh	r1, [r1, #0]
    3612:	4299      	cmp	r1, r3
    3614:	d003      	beq.n	361e <nwkRxTaskHandler+0x76>
    3616:	49bf      	ldr	r1, [pc, #764]	; (3914 <nwkRxTaskHandler+0x36c>)
    3618:	428b      	cmp	r3, r1
    361a:	d000      	beq.n	361e <nwkRxTaskHandler+0x76>
    361c:	e0ad      	b.n	377a <nwkRxTaskHandler+0x1d2>
			if (header->nwkFcf.security) {
    361e:	0793      	lsls	r3, r2, #30
    3620:	d502      	bpl.n	3628 <nwkRxTaskHandler+0x80>
				frame->state = NWK_RX_STATE_DECRYPT;
    3622:	2321      	movs	r3, #33	; 0x21
    3624:	7023      	strb	r3, [r4, #0]
    3626:	e0a8      	b.n	377a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    3628:	2322      	movs	r3, #34	; 0x22
    362a:	7023      	strb	r3, [r4, #0]
    362c:	e0a5      	b.n	377a <nwkRxTaskHandler+0x1d2>
	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    362e:	07d3      	lsls	r3, r2, #31
    3630:	d5d7      	bpl.n	35e2 <nwkRxTaskHandler+0x3a>
    3632:	e0a2      	b.n	377a <nwkRxTaskHandler+0x1d2>
				entry->mask |= (1 << diff);
    3634:	9a01      	ldr	r2, [sp, #4]
    3636:	0050      	lsls	r0, r2, #1
    3638:	1882      	adds	r2, r0, r2
    363a:	0052      	lsls	r2, r2, #1
    363c:	48b8      	ldr	r0, [pc, #736]	; (3920 <nwkRxTaskHandler+0x378>)
    363e:	1880      	adds	r0, r0, r2
    3640:	2201      	movs	r2, #1
    3642:	409a      	lsls	r2, r3
    3644:	4311      	orrs	r1, r2
    3646:	70c1      	strb	r1, [r0, #3]
    3648:	e060      	b.n	370c <nwkRxTaskHandler+0x164>
				entry->seq = header->nwkSeq;
    364a:	4ab5      	ldr	r2, [pc, #724]	; (3920 <nwkRxTaskHandler+0x378>)
    364c:	4694      	mov	ip, r2
    364e:	9a01      	ldr	r2, [sp, #4]
    3650:	0057      	lsls	r7, r2, #1
    3652:	18b9      	adds	r1, r7, r2
    3654:	0049      	lsls	r1, r1, #1
    3656:	4461      	add	r1, ip
    3658:	7088      	strb	r0, [r1, #2]
				entry->mask = (entry->mask << shift) | 1;
    365a:	78c8      	ldrb	r0, [r1, #3]
				uint8_t shift = -(int8_t)diff;
    365c:	425b      	negs	r3, r3
				entry->mask = (entry->mask << shift) | 1;
    365e:	b2db      	uxtb	r3, r3
    3660:	4098      	lsls	r0, r3
    3662:	0003      	movs	r3, r0
    3664:	2001      	movs	r0, #1
    3666:	4303      	orrs	r3, r0
    3668:	70cb      	strb	r3, [r1, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    366a:	231f      	movs	r3, #31
    366c:	710b      	strb	r3, [r1, #4]
    366e:	e04d      	b.n	370c <nwkRxTaskHandler+0x164>
			freeEntry = entry;
    3670:	468c      	mov	ip, r1
    3672:	3001      	adds	r0, #1
    3674:	3106      	adds	r1, #6
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    3676:	280a      	cmp	r0, #10
    3678:	d036      	beq.n	36e8 <nwkRxTaskHandler+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    367a:	9001      	str	r0, [sp, #4]
		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    367c:	790b      	ldrb	r3, [r1, #4]
    367e:	2b00      	cmp	r3, #0
    3680:	d0f6      	beq.n	3670 <nwkRxTaskHandler+0xc8>
    3682:	7afb      	ldrb	r3, [r7, #11]
    3684:	4699      	mov	r9, r3
    3686:	7b3b      	ldrb	r3, [r7, #12]
    3688:	021b      	lsls	r3, r3, #8
    368a:	880a      	ldrh	r2, [r1, #0]
    368c:	4690      	mov	r8, r2
    368e:	464a      	mov	r2, r9
    3690:	4313      	orrs	r3, r2
    3692:	4598      	cmp	r8, r3
    3694:	d1ed      	bne.n	3672 <nwkRxTaskHandler+0xca>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    3696:	7b20      	ldrb	r0, [r4, #12]
    3698:	9f01      	ldr	r7, [sp, #4]
    369a:	007b      	lsls	r3, r7, #1
    369c:	46bc      	mov	ip, r7
    369e:	4463      	add	r3, ip
    36a0:	005b      	lsls	r3, r3, #1
    36a2:	499f      	ldr	r1, [pc, #636]	; (3920 <nwkRxTaskHandler+0x378>)
    36a4:	18cb      	adds	r3, r1, r3
    36a6:	789b      	ldrb	r3, [r3, #2]
    36a8:	1a1b      	subs	r3, r3, r0
    36aa:	b2db      	uxtb	r3, r3
			if (diff < 8) {
    36ac:	2b07      	cmp	r3, #7
    36ae:	d8cc      	bhi.n	364a <nwkRxTaskHandler+0xa2>
				if (entry->mask & (1 << diff)) {
    36b0:	0079      	lsls	r1, r7, #1
    36b2:	4461      	add	r1, ip
    36b4:	0049      	lsls	r1, r1, #1
    36b6:	489a      	ldr	r0, [pc, #616]	; (3920 <nwkRxTaskHandler+0x378>)
    36b8:	1841      	adds	r1, r0, r1
    36ba:	78c9      	ldrb	r1, [r1, #3]
    36bc:	0008      	movs	r0, r1
    36be:	4118      	asrs	r0, r3
    36c0:	07c2      	lsls	r2, r0, #31
    36c2:	d5b7      	bpl.n	3634 <nwkRxTaskHandler+0x8c>
					if (nwkIb.addr == header->macDstAddr) {
    36c4:	79e1      	ldrb	r1, [r4, #7]
    36c6:	7a23      	ldrb	r3, [r4, #8]
    36c8:	021b      	lsls	r3, r3, #8
    36ca:	4a93      	ldr	r2, [pc, #588]	; (3918 <nwkRxTaskHandler+0x370>)
    36cc:	8812      	ldrh	r2, [r2, #0]
    36ce:	430b      	orrs	r3, r1
    36d0:	429a      	cmp	r2, r3
    36d2:	d152      	bne.n	377a <nwkRxTaskHandler+0x1d2>
								header->nwkFcf.multicast);
    36d4:	7ae1      	ldrb	r1, [r4, #11]
    36d6:	0709      	lsls	r1, r1, #28
						nwkRouteRemove(
    36d8:	0fc9      	lsrs	r1, r1, #31
    36da:	7be2      	ldrb	r2, [r4, #15]
    36dc:	7c20      	ldrb	r0, [r4, #16]
    36de:	0200      	lsls	r0, r0, #8
    36e0:	4310      	orrs	r0, r2
    36e2:	4b90      	ldr	r3, [pc, #576]	; (3924 <nwkRxTaskHandler+0x37c>)
    36e4:	4798      	blx	r3
    36e6:	e048      	b.n	377a <nwkRxTaskHandler+0x1d2>
	if (NULL == freeEntry) {
    36e8:	4663      	mov	r3, ip
    36ea:	2b00      	cmp	r3, #0
    36ec:	d045      	beq.n	377a <nwkRxTaskHandler+0x1d2>
	freeEntry->src = header->nwkSrcAddr;
    36ee:	7b61      	ldrb	r1, [r4, #13]
    36f0:	7ba3      	ldrb	r3, [r4, #14]
    36f2:	021b      	lsls	r3, r3, #8
    36f4:	430b      	orrs	r3, r1
    36f6:	4661      	mov	r1, ip
    36f8:	800b      	strh	r3, [r1, #0]
	freeEntry->seq = header->nwkSeq;
    36fa:	7b23      	ldrb	r3, [r4, #12]
    36fc:	708b      	strb	r3, [r1, #2]
	freeEntry->mask = 1;
    36fe:	2301      	movs	r3, #1
    3700:	70cb      	strb	r3, [r1, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    3702:	331e      	adds	r3, #30
    3704:	710b      	strb	r3, [r1, #4]
	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    3706:	4888      	ldr	r0, [pc, #544]	; (3928 <nwkRxTaskHandler+0x380>)
    3708:	4b88      	ldr	r3, [pc, #544]	; (392c <nwkRxTaskHandler+0x384>)
    370a:	4798      	blx	r3
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    370c:	79e1      	ldrb	r1, [r4, #7]
    370e:	7a23      	ldrb	r3, [r4, #8]
    3710:	021b      	lsls	r3, r3, #8
    3712:	430b      	orrs	r3, r1
    3714:	4a7f      	ldr	r2, [pc, #508]	; (3914 <nwkRxTaskHandler+0x36c>)
    3716:	4293      	cmp	r3, r2
    3718:	d013      	beq.n	3742 <nwkRxTaskHandler+0x19a>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    371a:	4b7f      	ldr	r3, [pc, #508]	; (3918 <nwkRxTaskHandler+0x370>)
    371c:	881a      	ldrh	r2, [r3, #0]
    371e:	7be0      	ldrb	r0, [r4, #15]
    3720:	7c23      	ldrb	r3, [r4, #16]
    3722:	021b      	lsls	r3, r3, #8
    3724:	4303      	orrs	r3, r0
    3726:	429a      	cmp	r2, r3
    3728:	d01a      	beq.n	3760 <nwkRxTaskHandler+0x1b8>
    372a:	497a      	ldr	r1, [pc, #488]	; (3914 <nwkRxTaskHandler+0x36c>)
    372c:	428b      	cmp	r3, r1
    372e:	d017      	beq.n	3760 <nwkRxTaskHandler+0x1b8>
		else if (nwkIb.addr == header->macDstAddr) {
    3730:	79e0      	ldrb	r0, [r4, #7]
    3732:	7a23      	ldrb	r3, [r4, #8]
    3734:	021b      	lsls	r3, r3, #8
    3736:	4303      	orrs	r3, r0
    3738:	4293      	cmp	r3, r2
    373a:	d11e      	bne.n	377a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_ROUTE;
    373c:	2323      	movs	r3, #35	; 0x23
    373e:	7023      	strb	r3, [r4, #0]
    3740:	e01b      	b.n	377a <nwkRxTaskHandler+0x1d2>
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    3742:	4b75      	ldr	r3, [pc, #468]	; (3918 <nwkRxTaskHandler+0x370>)
    3744:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    3746:	7be0      	ldrb	r0, [r4, #15]
    3748:	7c23      	ldrb	r3, [r4, #16]
    374a:	021b      	lsls	r3, r3, #8
    374c:	4303      	orrs	r3, r0
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    374e:	429a      	cmp	r2, r3
    3750:	d006      	beq.n	3760 <nwkRxTaskHandler+0x1b8>
				0 == header->nwkFcf.linkLocal) {
    3752:	7ae1      	ldrb	r1, [r4, #11]
				header->nwkDstAddr &&
    3754:	0749      	lsls	r1, r1, #29
    3756:	d4e8      	bmi.n	372a <nwkRxTaskHandler+0x182>
			nwkTxBroadcastFrame(frame);
    3758:	0020      	movs	r0, r4
    375a:	4b75      	ldr	r3, [pc, #468]	; (3930 <nwkRxTaskHandler+0x388>)
    375c:	4798      	blx	r3
    375e:	e7dc      	b.n	371a <nwkRxTaskHandler+0x172>
			if (header->nwkFcf.security) {
    3760:	7ae3      	ldrb	r3, [r4, #11]
    3762:	079b      	lsls	r3, r3, #30
    3764:	d502      	bpl.n	376c <nwkRxTaskHandler+0x1c4>
				frame->state = NWK_RX_STATE_DECRYPT;
    3766:	2321      	movs	r3, #33	; 0x21
    3768:	7023      	strb	r3, [r4, #0]
    376a:	e006      	b.n	377a <nwkRxTaskHandler+0x1d2>
			frame->state = NWK_RX_STATE_INDICATE;
    376c:	2322      	movs	r3, #34	; 0x22
    376e:	7023      	strb	r3, [r4, #0]
    3770:	e003      	b.n	377a <nwkRxTaskHandler+0x1d2>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    3772:	2100      	movs	r1, #0
    3774:	0020      	movs	r0, r4
    3776:	4b6f      	ldr	r3, [pc, #444]	; (3934 <nwkRxTaskHandler+0x38c>)
    3778:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    377a:	0020      	movs	r0, r4
    377c:	47a8      	blx	r5
    377e:	1e04      	subs	r4, r0, #0
    3780:	d100      	bne.n	3784 <nwkRxTaskHandler+0x1dc>
    3782:	e0f9      	b.n	3978 <nwkRxTaskHandler+0x3d0>
		switch (frame->state) {
    3784:	7823      	ldrb	r3, [r4, #0]
    3786:	3b20      	subs	r3, #32
    3788:	b2da      	uxtb	r2, r3
    378a:	2a04      	cmp	r2, #4
    378c:	d8f5      	bhi.n	377a <nwkRxTaskHandler+0x1d2>
    378e:	0093      	lsls	r3, r2, #2
    3790:	58f3      	ldr	r3, [r6, r3]
    3792:	469f      	mov	pc, r3
	nwkRxAckControl = 0;
    3794:	2200      	movs	r2, #0
    3796:	4b68      	ldr	r3, [pc, #416]	; (3938 <nwkRxTaskHandler+0x390>)
    3798:	701a      	strb	r2, [r3, #0]
	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    379a:	7c63      	ldrb	r3, [r4, #17]
    379c:	091b      	lsrs	r3, r3, #4
    379e:	469c      	mov	ip, r3
    37a0:	466a      	mov	r2, sp
    37a2:	7113      	strb	r3, [r2, #4]
    37a4:	7913      	ldrb	r3, [r2, #4]
    37a6:	3302      	adds	r3, #2
    37a8:	009b      	lsls	r3, r3, #2
    37aa:	4a5b      	ldr	r2, [pc, #364]	; (3918 <nwkRxTaskHandler+0x370>)
    37ac:	5899      	ldr	r1, [r3, r2]
    37ae:	2900      	cmp	r1, #0
    37b0:	d100      	bne.n	37b4 <nwkRxTaskHandler+0x20c>
    37b2:	e0cb      	b.n	394c <nwkRxTaskHandler+0x3a4>
	ind.srcAddr = header->nwkSrcAddr;
    37b4:	1ca0      	adds	r0, r4, #2
    37b6:	7b62      	ldrb	r2, [r4, #13]
    37b8:	7ba3      	ldrb	r3, [r4, #14]
    37ba:	021b      	lsls	r3, r3, #8
    37bc:	4313      	orrs	r3, r2
    37be:	4699      	mov	r9, r3
    37c0:	ab02      	add	r3, sp, #8
    37c2:	464a      	mov	r2, r9
    37c4:	801a      	strh	r2, [r3, #0]
	ind.dstAddr = header->nwkDstAddr;
    37c6:	7be2      	ldrb	r2, [r4, #15]
    37c8:	7c27      	ldrb	r7, [r4, #16]
    37ca:	023f      	lsls	r7, r7, #8
    37cc:	4317      	orrs	r7, r2
    37ce:	805f      	strh	r7, [r3, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    37d0:	7c62      	ldrb	r2, [r4, #17]
    37d2:	0712      	lsls	r2, r2, #28
    37d4:	0f12      	lsrs	r2, r2, #28
    37d6:	711a      	strb	r2, [r3, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    37d8:	4662      	mov	r2, ip
    37da:	715a      	strb	r2, [r3, #5]
	ind.data = frame->payload;
    37dc:	2281      	movs	r2, #129	; 0x81
    37de:	5ca3      	ldrb	r3, [r4, r2]
    37e0:	3201      	adds	r2, #1
    37e2:	5ca2      	ldrb	r2, [r4, r2]
    37e4:	0212      	lsls	r2, r2, #8
    37e6:	4313      	orrs	r3, r2
    37e8:	2283      	movs	r2, #131	; 0x83
    37ea:	5ca2      	ldrb	r2, [r4, r2]
    37ec:	0412      	lsls	r2, r2, #16
    37ee:	4313      	orrs	r3, r2
    37f0:	2284      	movs	r2, #132	; 0x84
    37f2:	5ca2      	ldrb	r2, [r4, r2]
    37f4:	0612      	lsls	r2, r2, #24
    37f6:	431a      	orrs	r2, r3
    37f8:	9204      	str	r2, [sp, #16]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    37fa:	1a12      	subs	r2, r2, r0
    37fc:	7863      	ldrb	r3, [r4, #1]
    37fe:	1a9a      	subs	r2, r3, r2
	ind.size = nwkFramePayloadSize(frame);
    3800:	ab02      	add	r3, sp, #8
    3802:	731a      	strb	r2, [r3, #12]
	ind.lqi = frame->rx.lqi;
    3804:	2285      	movs	r2, #133	; 0x85
    3806:	5ca2      	ldrb	r2, [r4, r2]
    3808:	735a      	strb	r2, [r3, #13]
	ind.rssi = frame->rx.rssi;
    380a:	2286      	movs	r2, #134	; 0x86
    380c:	5ca2      	ldrb	r2, [r4, r2]
    380e:	739a      	strb	r2, [r3, #14]
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    3810:	7ae0      	ldrb	r0, [r4, #11]
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    3812:	2203      	movs	r2, #3
    3814:	4002      	ands	r2, r0
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    3816:	0743      	lsls	r3, r0, #29
    3818:	0fdb      	lsrs	r3, r3, #31
    381a:	015b      	lsls	r3, r3, #5
    381c:	431a      	orrs	r2, r3
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    381e:	0700      	lsls	r0, r0, #28
    3820:	0fc0      	lsrs	r0, r0, #31
    3822:	0180      	lsls	r0, r0, #6
    3824:	4310      	orrs	r0, r2
		|= (NWK_BROADCAST_ADDR ==
    3826:	4b45      	ldr	r3, [pc, #276]	; (393c <nwkRxTaskHandler+0x394>)
    3828:	469c      	mov	ip, r3
    382a:	4467      	add	r7, ip
    382c:	427a      	negs	r2, r7
    382e:	4157      	adcs	r7, r2
    3830:	00bf      	lsls	r7, r7, #2
    3832:	4338      	orrs	r0, r7
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    3834:	1ca7      	adds	r7, r4, #2
    3836:	7a63      	ldrb	r3, [r4, #9]
    3838:	7aa2      	ldrb	r2, [r4, #10]
    383a:	0212      	lsls	r2, r2, #8
		|= (header->nwkSrcAddr ==
    383c:	431a      	orrs	r2, r3
    383e:	464b      	mov	r3, r9
    3840:	1a9b      	subs	r3, r3, r2
    3842:	425a      	negs	r2, r3
    3844:	4153      	adcs	r3, r2
    3846:	00db      	lsls	r3, r3, #3
    3848:	4303      	orrs	r3, r0
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    384a:	0038      	movs	r0, r7
    384c:	78ff      	ldrb	r7, [r7, #3]
    384e:	7902      	ldrb	r2, [r0, #4]
    3850:	0212      	lsls	r2, r2, #8
		|= (NWK_BROADCAST_PANID ==
    3852:	433a      	orrs	r2, r7
    3854:	4839      	ldr	r0, [pc, #228]	; (393c <nwkRxTaskHandler+0x394>)
    3856:	4684      	mov	ip, r0
    3858:	4462      	add	r2, ip
    385a:	4250      	negs	r0, r2
    385c:	4142      	adcs	r2, r0
    385e:	0112      	lsls	r2, r2, #4
    3860:	431a      	orrs	r2, r3
    3862:	ab02      	add	r3, sp, #8
    3864:	719a      	strb	r2, [r3, #6]
	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    3866:	0018      	movs	r0, r3
    3868:	4788      	blx	r1
	if (0 == frame->header.nwkFcf.ackRequest) {
    386a:	7ae2      	ldrb	r2, [r4, #11]
		ack = false;
    386c:	07d3      	lsls	r3, r2, #31
    386e:	17db      	asrs	r3, r3, #31
    3870:	4018      	ands	r0, r3
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3872:	79e1      	ldrb	r1, [r4, #7]
    3874:	7a23      	ldrb	r3, [r4, #8]
    3876:	021b      	lsls	r3, r3, #8
    3878:	430b      	orrs	r3, r1
    387a:	4926      	ldr	r1, [pc, #152]	; (3914 <nwkRxTaskHandler+0x36c>)
    387c:	428b      	cmp	r3, r1
    387e:	d067      	beq.n	3950 <nwkRxTaskHandler+0x3a8>
	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    3880:	7962      	ldrb	r2, [r4, #5]
    3882:	79a3      	ldrb	r3, [r4, #6]
    3884:	021b      	lsls	r3, r3, #8
    3886:	4313      	orrs	r3, r2
    3888:	4a22      	ldr	r2, [pc, #136]	; (3914 <nwkRxTaskHandler+0x36c>)
    388a:	4293      	cmp	r3, r2
    388c:	d03b      	beq.n	3906 <nwkRxTaskHandler+0x35e>
	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    388e:	4b22      	ldr	r3, [pc, #136]	; (3918 <nwkRxTaskHandler+0x370>)
    3890:	881a      	ldrh	r2, [r3, #0]
    3892:	4b20      	ldr	r3, [pc, #128]	; (3914 <nwkRxTaskHandler+0x36c>)
    3894:	429a      	cmp	r2, r3
    3896:	d036      	beq.n	3906 <nwkRxTaskHandler+0x35e>
	if (ack) {
    3898:	2800      	cmp	r0, #0
    389a:	d034      	beq.n	3906 <nwkRxTaskHandler+0x35e>
	if (NULL == (ack = nwkFrameAlloc())) {
    389c:	4b28      	ldr	r3, [pc, #160]	; (3940 <nwkRxTaskHandler+0x398>)
    389e:	4798      	blx	r3
    38a0:	1e07      	subs	r7, r0, #0
    38a2:	d030      	beq.n	3906 <nwkRxTaskHandler+0x35e>
	nwkFrameCommandInit(ack);
    38a4:	4b27      	ldr	r3, [pc, #156]	; (3944 <nwkRxTaskHandler+0x39c>)
    38a6:	4798      	blx	r3
	ack->size += sizeof(NwkCommandAck_t);
    38a8:	787b      	ldrb	r3, [r7, #1]
    38aa:	3303      	adds	r3, #3
    38ac:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    38ae:	2200      	movs	r2, #0
    38b0:	2389      	movs	r3, #137	; 0x89
    38b2:	54fa      	strb	r2, [r7, r3]
    38b4:	003b      	movs	r3, r7
    38b6:	3389      	adds	r3, #137	; 0x89
    38b8:	705a      	strb	r2, [r3, #1]
    38ba:	709a      	strb	r2, [r3, #2]
    38bc:	70da      	strb	r2, [r3, #3]
	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    38be:	7ae3      	ldrb	r3, [r4, #11]
    38c0:	3202      	adds	r2, #2
    38c2:	401a      	ands	r2, r3
    38c4:	7afb      	ldrb	r3, [r7, #11]
    38c6:	2102      	movs	r1, #2
    38c8:	438b      	bics	r3, r1
    38ca:	4313      	orrs	r3, r2
    38cc:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    38ce:	7b62      	ldrb	r2, [r4, #13]
    38d0:	7ba3      	ldrb	r3, [r4, #14]
    38d2:	73fa      	strb	r2, [r7, #15]
    38d4:	743b      	strb	r3, [r7, #16]
	command = (NwkCommandAck_t *)ack->payload;
    38d6:	2381      	movs	r3, #129	; 0x81
    38d8:	5cfb      	ldrb	r3, [r7, r3]
    38da:	2282      	movs	r2, #130	; 0x82
    38dc:	5cba      	ldrb	r2, [r7, r2]
    38de:	0212      	lsls	r2, r2, #8
    38e0:	431a      	orrs	r2, r3
    38e2:	2383      	movs	r3, #131	; 0x83
    38e4:	5cfb      	ldrb	r3, [r7, r3]
    38e6:	041b      	lsls	r3, r3, #16
    38e8:	431a      	orrs	r2, r3
    38ea:	2384      	movs	r3, #132	; 0x84
    38ec:	5cfb      	ldrb	r3, [r7, r3]
    38ee:	061b      	lsls	r3, r3, #24
    38f0:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    38f2:	2200      	movs	r2, #0
    38f4:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    38f6:	4a10      	ldr	r2, [pc, #64]	; (3938 <nwkRxTaskHandler+0x390>)
    38f8:	7812      	ldrb	r2, [r2, #0]
    38fa:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    38fc:	7b22      	ldrb	r2, [r4, #12]
    38fe:	705a      	strb	r2, [r3, #1]
	nwkTxFrame(ack);
    3900:	0038      	movs	r0, r7
    3902:	4b11      	ldr	r3, [pc, #68]	; (3948 <nwkRxTaskHandler+0x3a0>)
    3904:	4798      	blx	r3
	frame->state = NWK_RX_STATE_FINISH;
    3906:	2324      	movs	r3, #36	; 0x24
    3908:	7023      	strb	r3, [r4, #0]
    390a:	e736      	b.n	377a <nwkRxTaskHandler+0x1d2>
    390c:	000030bd 	.word	0x000030bd
    3910:	0000abac 	.word	0x0000abac
    3914:	0000ffff 	.word	0x0000ffff
    3918:	200022ac 	.word	0x200022ac
    391c:	0000321d 	.word	0x0000321d
    3920:	2000074c 	.word	0x2000074c
    3924:	00003205 	.word	0x00003205
    3928:	20000788 	.word	0x20000788
    392c:	00004365 	.word	0x00004365
    3930:	00003da1 	.word	0x00003da1
    3934:	000039a5 	.word	0x000039a5
    3938:	20000748 	.word	0x20000748
    393c:	ffff0001 	.word	0xffff0001
    3940:	00003035 	.word	0x00003035
    3944:	000030f9 	.word	0x000030f9
    3948:	00003ce5 	.word	0x00003ce5
		return false;
    394c:	2000      	movs	r0, #0
    394e:	e78c      	b.n	386a <nwkRxTaskHandler+0x2c2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3950:	7be7      	ldrb	r7, [r4, #15]
    3952:	7c23      	ldrb	r3, [r4, #16]
    3954:	021b      	lsls	r3, r3, #8
	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    3956:	490b      	ldr	r1, [pc, #44]	; (3984 <nwkRxTaskHandler+0x3dc>)
    3958:	8809      	ldrh	r1, [r1, #0]
    395a:	433b      	orrs	r3, r7
    395c:	4299      	cmp	r1, r3
    395e:	d18f      	bne.n	3880 <nwkRxTaskHandler+0x2d8>
			nwkIb.addr == frame->header.nwkDstAddr &&
    3960:	0713      	lsls	r3, r2, #28
    3962:	d48d      	bmi.n	3880 <nwkRxTaskHandler+0x2d8>
		ack = true;
    3964:	2001      	movs	r0, #1
    3966:	e78b      	b.n	3880 <nwkRxTaskHandler+0x2d8>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    3968:	0020      	movs	r0, r4
    396a:	4b07      	ldr	r3, [pc, #28]	; (3988 <nwkRxTaskHandler+0x3e0>)
    396c:	4798      	blx	r3
		}
		break;
    396e:	e704      	b.n	377a <nwkRxTaskHandler+0x1d2>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3970:	0020      	movs	r0, r4
    3972:	4b06      	ldr	r3, [pc, #24]	; (398c <nwkRxTaskHandler+0x3e4>)
    3974:	4798      	blx	r3
		}
		break;
    3976:	e700      	b.n	377a <nwkRxTaskHandler+0x1d2>
		}
	}
}
    3978:	b007      	add	sp, #28
    397a:	bc0c      	pop	{r2, r3}
    397c:	4690      	mov	r8, r2
    397e:	4699      	mov	r9, r3
    3980:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3982:	46c0      	nop			; (mov r8, r8)
    3984:	200022ac 	.word	0x200022ac
    3988:	000033a5 	.word	0x000033a5
    398c:	000030a9 	.word	0x000030a9

00003990 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    3990:	2300      	movs	r3, #0
    3992:	4a02      	ldr	r2, [pc, #8]	; (399c <nwkSecurityInit+0xc>)
    3994:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    3996:	4a02      	ldr	r2, [pc, #8]	; (39a0 <nwkSecurityInit+0x10>)
    3998:	6013      	str	r3, [r2, #0]
}
    399a:	4770      	bx	lr
    399c:	200007a0 	.word	0x200007a0
    39a0:	2000079c 	.word	0x2000079c

000039a4 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    39a4:	2900      	cmp	r1, #0
    39a6:	d106      	bne.n	39b6 <nwkSecurityProcess+0x12>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    39a8:	2331      	movs	r3, #49	; 0x31
    39aa:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    39ac:	4a03      	ldr	r2, [pc, #12]	; (39bc <nwkSecurityProcess+0x18>)
    39ae:	7813      	ldrb	r3, [r2, #0]
    39b0:	3301      	adds	r3, #1
    39b2:	7013      	strb	r3, [r2, #0]
}
    39b4:	4770      	bx	lr
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    39b6:	2330      	movs	r3, #48	; 0x30
    39b8:	7003      	strb	r3, [r0, #0]
    39ba:	e7f7      	b.n	39ac <nwkSecurityProcess+0x8>
    39bc:	200007a0 	.word	0x200007a0

000039c0 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    39c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    39c2:	46c6      	mov	lr, r8
    39c4:	b500      	push	{lr}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    39c6:	4b25      	ldr	r3, [pc, #148]	; (3a5c <SYS_EncryptConf+0x9c>)
    39c8:	681b      	ldr	r3, [r3, #0]
    39ca:	469c      	mov	ip, r3
    39cc:	2381      	movs	r3, #129	; 0x81
    39ce:	4662      	mov	r2, ip
    39d0:	5cd1      	ldrb	r1, [r2, r3]
    39d2:	3301      	adds	r3, #1
    39d4:	5cd3      	ldrb	r3, [r2, r3]
    39d6:	021b      	lsls	r3, r3, #8
    39d8:	4319      	orrs	r1, r3
    39da:	2383      	movs	r3, #131	; 0x83
    39dc:	5cd3      	ldrb	r3, [r2, r3]
    39de:	041b      	lsls	r3, r3, #16
    39e0:	430b      	orrs	r3, r1
    39e2:	2284      	movs	r2, #132	; 0x84
    39e4:	4661      	mov	r1, ip
    39e6:	5c89      	ldrb	r1, [r1, r2]
    39e8:	0609      	lsls	r1, r1, #24
    39ea:	4319      	orrs	r1, r3
    39ec:	4b1c      	ldr	r3, [pc, #112]	; (3a60 <SYS_EncryptConf+0xa0>)
    39ee:	781b      	ldrb	r3, [r3, #0]
    39f0:	4698      	mov	r8, r3
	uint8_t block;

	block
		= (nwkSecuritySize <
    39f2:	4b1c      	ldr	r3, [pc, #112]	; (3a64 <SYS_EncryptConf+0xa4>)
    39f4:	781e      	ldrb	r6, [r3, #0]
    39f6:	1c37      	adds	r7, r6, #0
    39f8:	2e10      	cmp	r6, #16
    39fa:	d900      	bls.n	39fe <SYS_EncryptConf+0x3e>
    39fc:	2710      	movs	r7, #16
    39fe:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    3a00:	2f00      	cmp	r7, #0
    3a02:	d017      	beq.n	3a34 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    3a04:	4b18      	ldr	r3, [pc, #96]	; (3a68 <SYS_EncryptConf+0xa8>)
    3a06:	781d      	ldrb	r5, [r3, #0]
    3a08:	4441      	add	r1, r8
    3a0a:	4a18      	ldr	r2, [pc, #96]	; (3a6c <SYS_EncryptConf+0xac>)
    3a0c:	1e7c      	subs	r4, r7, #1
    3a0e:	b2e4      	uxtb	r4, r4
    3a10:	3401      	adds	r4, #1
    3a12:	1914      	adds	r4, r2, r4
    3a14:	e006      	b.n	3a24 <SYS_EncryptConf+0x64>
			vector[i] = text[i];
		} else {
			vector[i] ^= text[i];
    3a16:	7810      	ldrb	r0, [r2, #0]
    3a18:	4043      	eors	r3, r0
    3a1a:	7013      	strb	r3, [r2, #0]
    3a1c:	3101      	adds	r1, #1
    3a1e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i < block; i++) {
    3a20:	42a2      	cmp	r2, r4
    3a22:	d007      	beq.n	3a34 <SYS_EncryptConf+0x74>
		text[i] ^= vector[i];
    3a24:	780b      	ldrb	r3, [r1, #0]
    3a26:	7810      	ldrb	r0, [r2, #0]
    3a28:	4043      	eors	r3, r0
    3a2a:	700b      	strb	r3, [r1, #0]
		if (nwkSecurityEncrypt) {
    3a2c:	2d00      	cmp	r5, #0
    3a2e:	d0f2      	beq.n	3a16 <SYS_EncryptConf+0x56>
			vector[i] = text[i];
    3a30:	7013      	strb	r3, [r2, #0]
    3a32:	e7f3      	b.n	3a1c <SYS_EncryptConf+0x5c>
		}
	}

	nwkSecurityOffset += block;
    3a34:	4643      	mov	r3, r8
    3a36:	19db      	adds	r3, r3, r7
    3a38:	4a09      	ldr	r2, [pc, #36]	; (3a60 <SYS_EncryptConf+0xa0>)
    3a3a:	7013      	strb	r3, [r2, #0]
	nwkSecuritySize -= block;
    3a3c:	1bf6      	subs	r6, r6, r7
    3a3e:	b2f6      	uxtb	r6, r6
    3a40:	4b08      	ldr	r3, [pc, #32]	; (3a64 <SYS_EncryptConf+0xa4>)
    3a42:	701e      	strb	r6, [r3, #0]

	if (nwkSecuritySize > 0) {
    3a44:	2e00      	cmp	r6, #0
    3a46:	d105      	bne.n	3a54 <SYS_EncryptConf+0x94>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    3a48:	2334      	movs	r3, #52	; 0x34
    3a4a:	4662      	mov	r2, ip
    3a4c:	7013      	strb	r3, [r2, #0]
	}
}
    3a4e:	bc04      	pop	{r2}
    3a50:	4690      	mov	r8, r2
    3a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3a54:	2332      	movs	r3, #50	; 0x32
    3a56:	4662      	mov	r2, ip
    3a58:	7013      	strb	r3, [r2, #0]
    3a5a:	e7f8      	b.n	3a4e <SYS_EncryptConf+0x8e>
    3a5c:	2000079c 	.word	0x2000079c
    3a60:	200007a2 	.word	0x200007a2
    3a64:	200007a3 	.word	0x200007a3
    3a68:	200007a1 	.word	0x200007a1
    3a6c:	200007a4 	.word	0x200007a4

00003a70 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    3a70:	b570      	push	{r4, r5, r6, lr}
    3a72:	b082      	sub	sp, #8
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    3a74:	4b55      	ldr	r3, [pc, #340]	; (3bcc <nwkSecurityTaskHandler+0x15c>)
    3a76:	781b      	ldrb	r3, [r3, #0]
    3a78:	2b00      	cmp	r3, #0
    3a7a:	d008      	beq.n	3a8e <nwkSecurityTaskHandler+0x1e>
		return;
	}

	if (nwkSecurityActiveFrame) {
    3a7c:	4b54      	ldr	r3, [pc, #336]	; (3bd0 <nwkSecurityTaskHandler+0x160>)
    3a7e:	681c      	ldr	r4, [r3, #0]
    3a80:	2c00      	cmp	r4, #0
    3a82:	d057      	beq.n	3b34 <nwkSecurityTaskHandler+0xc4>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    3a84:	7823      	ldrb	r3, [r4, #0]
		if (NWK_SECURITY_STATE_CONFIRM ==
    3a86:	2b34      	cmp	r3, #52	; 0x34
    3a88:	d003      	beq.n	3a92 <nwkSecurityTaskHandler+0x22>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
			--nwkSecurityActiveFrames;
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3a8a:	2b32      	cmp	r3, #50	; 0x32
    3a8c:	d047      	beq.n	3b1e <nwkSecurityTaskHandler+0xae>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    3a8e:	b002      	add	sp, #8
    3a90:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    3a92:	334d      	adds	r3, #77	; 0x4d
    3a94:	5ce0      	ldrb	r0, [r4, r3]
    3a96:	3301      	adds	r3, #1
    3a98:	5ce3      	ldrb	r3, [r4, r3]
    3a9a:	021b      	lsls	r3, r3, #8
    3a9c:	4303      	orrs	r3, r0
    3a9e:	2283      	movs	r2, #131	; 0x83
    3aa0:	5ca0      	ldrb	r0, [r4, r2]
    3aa2:	0400      	lsls	r0, r0, #16
    3aa4:	4303      	orrs	r3, r0
    3aa6:	3201      	adds	r2, #1
    3aa8:	5ca0      	ldrb	r0, [r4, r2]
    3aaa:	0600      	lsls	r0, r0, #24
    3aac:	4318      	orrs	r0, r3
    3aae:	4b49      	ldr	r3, [pc, #292]	; (3bd4 <nwkSecurityTaskHandler+0x164>)
    3ab0:	781b      	ldrb	r3, [r3, #0]
    3ab2:	18c0      	adds	r0, r0, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3ab4:	4b48      	ldr	r3, [pc, #288]	; (3bd8 <nwkSecurityTaskHandler+0x168>)
    3ab6:	681d      	ldr	r5, [r3, #0]
    3ab8:	685a      	ldr	r2, [r3, #4]
    3aba:	4055      	eors	r5, r2
    3abc:	689a      	ldr	r2, [r3, #8]
    3abe:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    3ac0:	68db      	ldr	r3, [r3, #12]
    3ac2:	405d      	eors	r5, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    3ac4:	9500      	str	r5, [sp, #0]
	if (nwkSecurityEncrypt) {
    3ac6:	4b45      	ldr	r3, [pc, #276]	; (3bdc <nwkSecurityTaskHandler+0x16c>)
    3ac8:	781e      	ldrb	r6, [r3, #0]
    3aca:	2e00      	cmp	r6, #0
    3acc:	d119      	bne.n	3b02 <nwkSecurityTaskHandler+0x92>
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    3ace:	2204      	movs	r2, #4
    3ad0:	0001      	movs	r1, r0
    3ad2:	a801      	add	r0, sp, #4
    3ad4:	4b42      	ldr	r3, [pc, #264]	; (3be0 <nwkSecurityTaskHandler+0x170>)
    3ad6:	4798      	blx	r3
		return vmic == tmic;
    3ad8:	9b01      	ldr	r3, [sp, #4]
    3ada:	1b5d      	subs	r5, r3, r5
    3adc:	426e      	negs	r6, r5
    3ade:	416e      	adcs	r6, r5
    3ae0:	b2f6      	uxtb	r6, r6
			if (nwkSecurityEncrypt) {
    3ae2:	4b3e      	ldr	r3, [pc, #248]	; (3bdc <nwkSecurityTaskHandler+0x16c>)
    3ae4:	781b      	ldrb	r3, [r3, #0]
    3ae6:	2b00      	cmp	r3, #0
    3ae8:	d013      	beq.n	3b12 <nwkSecurityTaskHandler+0xa2>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    3aea:	4b39      	ldr	r3, [pc, #228]	; (3bd0 <nwkSecurityTaskHandler+0x160>)
    3aec:	6818      	ldr	r0, [r3, #0]
    3aee:	4b3d      	ldr	r3, [pc, #244]	; (3be4 <nwkSecurityTaskHandler+0x174>)
    3af0:	4798      	blx	r3
			nwkSecurityActiveFrame = NULL;
    3af2:	2200      	movs	r2, #0
    3af4:	4b36      	ldr	r3, [pc, #216]	; (3bd0 <nwkSecurityTaskHandler+0x160>)
    3af6:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    3af8:	4a34      	ldr	r2, [pc, #208]	; (3bcc <nwkSecurityTaskHandler+0x15c>)
    3afa:	7813      	ldrb	r3, [r2, #0]
    3afc:	3b01      	subs	r3, #1
    3afe:	7013      	strb	r3, [r2, #0]
    3b00:	e7c5      	b.n	3a8e <nwkSecurityTaskHandler+0x1e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    3b02:	2204      	movs	r2, #4
    3b04:	4669      	mov	r1, sp
    3b06:	4b36      	ldr	r3, [pc, #216]	; (3be0 <nwkSecurityTaskHandler+0x170>)
    3b08:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    3b0a:	7863      	ldrb	r3, [r4, #1]
    3b0c:	3304      	adds	r3, #4
    3b0e:	7063      	strb	r3, [r4, #1]
    3b10:	e7e7      	b.n	3ae2 <nwkSecurityTaskHandler+0x72>
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    3b12:	4b2f      	ldr	r3, [pc, #188]	; (3bd0 <nwkSecurityTaskHandler+0x160>)
    3b14:	6818      	ldr	r0, [r3, #0]
    3b16:	0031      	movs	r1, r6
    3b18:	4b33      	ldr	r3, [pc, #204]	; (3be8 <nwkSecurityTaskHandler+0x178>)
    3b1a:	4798      	blx	r3
    3b1c:	e7e9      	b.n	3af2 <nwkSecurityTaskHandler+0x82>
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    3b1e:	3301      	adds	r3, #1
    3b20:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    3b22:	4932      	ldr	r1, [pc, #200]	; (3bec <nwkSecurityTaskHandler+0x17c>)
    3b24:	482c      	ldr	r0, [pc, #176]	; (3bd8 <nwkSecurityTaskHandler+0x168>)
    3b26:	4b32      	ldr	r3, [pc, #200]	; (3bf0 <nwkSecurityTaskHandler+0x180>)
    3b28:	4798      	blx	r3
    3b2a:	e7b0      	b.n	3a8e <nwkSecurityTaskHandler+0x1e>
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3b2c:	7863      	ldrb	r3, [r4, #1]
    3b2e:	3b04      	subs	r3, #4
    3b30:	7063      	strb	r3, [r4, #1]
    3b32:	e02b      	b.n	3b8c <nwkSecurityTaskHandler+0x11c>
	while (NULL != (frame = nwkFrameNext(frame))) {
    3b34:	4d2f      	ldr	r5, [pc, #188]	; (3bf4 <nwkSecurityTaskHandler+0x184>)
    3b36:	0020      	movs	r0, r4
    3b38:	47a8      	blx	r5
    3b3a:	1e04      	subs	r4, r0, #0
    3b3c:	d0a7      	beq.n	3a8e <nwkSecurityTaskHandler+0x1e>
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3b3e:	7823      	ldrb	r3, [r4, #0]
    3b40:	3b30      	subs	r3, #48	; 0x30
    3b42:	2b01      	cmp	r3, #1
    3b44:	d8f7      	bhi.n	3b36 <nwkSecurityTaskHandler+0xc6>
			nwkSecurityActiveFrame = frame;
    3b46:	4b22      	ldr	r3, [pc, #136]	; (3bd0 <nwkSecurityTaskHandler+0x160>)
    3b48:	601c      	str	r4, [r3, #0]
	nwkSecurityVector[0] = header->nwkSeq;
    3b4a:	4923      	ldr	r1, [pc, #140]	; (3bd8 <nwkSecurityTaskHandler+0x168>)
    3b4c:	7b23      	ldrb	r3, [r4, #12]
    3b4e:	600b      	str	r3, [r1, #0]
		= ((uint32_t)header->nwkDstAddr <<
    3b50:	7be0      	ldrb	r0, [r4, #15]
    3b52:	7c23      	ldrb	r3, [r4, #16]
    3b54:	021b      	lsls	r3, r3, #8
    3b56:	4303      	orrs	r3, r0
    3b58:	041b      	lsls	r3, r3, #16
			16) | header->nwkDstEndpoint;
    3b5a:	7c60      	ldrb	r0, [r4, #17]
    3b5c:	0900      	lsrs	r0, r0, #4
    3b5e:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkDstAddr <<
    3b60:	604b      	str	r3, [r1, #4]
		= ((uint32_t)header->nwkSrcAddr <<
    3b62:	7b60      	ldrb	r0, [r4, #13]
    3b64:	7ba3      	ldrb	r3, [r4, #14]
    3b66:	021b      	lsls	r3, r3, #8
    3b68:	4303      	orrs	r3, r0
    3b6a:	041b      	lsls	r3, r3, #16
			16) | header->nwkSrcEndpoint;
    3b6c:	7c60      	ldrb	r0, [r4, #17]
    3b6e:	0700      	lsls	r0, r0, #28
    3b70:	0f00      	lsrs	r0, r0, #28
    3b72:	4303      	orrs	r3, r0
		= ((uint32_t)header->nwkSrcAddr <<
    3b74:	608b      	str	r3, [r1, #8]
		= ((uint32_t)header->macDstPanId <<
    3b76:	7960      	ldrb	r0, [r4, #5]
    3b78:	79a3      	ldrb	r3, [r4, #6]
    3b7a:	021b      	lsls	r3, r3, #8
    3b7c:	4303      	orrs	r3, r0
    3b7e:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    3b80:	7ae2      	ldrb	r2, [r4, #11]
    3b82:	4313      	orrs	r3, r2
		= ((uint32_t)header->macDstPanId <<
    3b84:	60cb      	str	r3, [r1, #12]
			nwkSecurityActiveFrame->state) {
    3b86:	7820      	ldrb	r0, [r4, #0]
	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3b88:	2831      	cmp	r0, #49	; 0x31
    3b8a:	d0cf      	beq.n	3b2c <nwkSecurityTaskHandler+0xbc>
    3b8c:	2381      	movs	r3, #129	; 0x81
    3b8e:	5ce1      	ldrb	r1, [r4, r3]
    3b90:	3301      	adds	r3, #1
    3b92:	5ce2      	ldrb	r2, [r4, r3]
    3b94:	0212      	lsls	r2, r2, #8
    3b96:	4311      	orrs	r1, r2
    3b98:	3301      	adds	r3, #1
    3b9a:	5ce2      	ldrb	r2, [r4, r3]
    3b9c:	0412      	lsls	r2, r2, #16
    3b9e:	4311      	orrs	r1, r2
    3ba0:	3301      	adds	r3, #1
    3ba2:	5ce3      	ldrb	r3, [r4, r3]
    3ba4:	061b      	lsls	r3, r3, #24
    3ba6:	430b      	orrs	r3, r1
    3ba8:	1ca2      	adds	r2, r4, #2
    3baa:	1a9b      	subs	r3, r3, r2
    3bac:	7862      	ldrb	r2, [r4, #1]
    3bae:	1ad3      	subs	r3, r2, r3
	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3bb0:	4a11      	ldr	r2, [pc, #68]	; (3bf8 <nwkSecurityTaskHandler+0x188>)
    3bb2:	7013      	strb	r3, [r2, #0]
	nwkSecurityOffset = 0;
    3bb4:	2200      	movs	r2, #0
    3bb6:	4b07      	ldr	r3, [pc, #28]	; (3bd4 <nwkSecurityTaskHandler+0x164>)
    3bb8:	701a      	strb	r2, [r3, #0]
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    3bba:	0003      	movs	r3, r0
    3bbc:	3b30      	subs	r3, #48	; 0x30
    3bbe:	4259      	negs	r1, r3
    3bc0:	4159      	adcs	r1, r3
    3bc2:	4a06      	ldr	r2, [pc, #24]	; (3bdc <nwkSecurityTaskHandler+0x16c>)
    3bc4:	7011      	strb	r1, [r2, #0]
	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    3bc6:	2332      	movs	r3, #50	; 0x32
    3bc8:	7023      	strb	r3, [r4, #0]
    3bca:	e760      	b.n	3a8e <nwkSecurityTaskHandler+0x1e>
    3bcc:	200007a0 	.word	0x200007a0
    3bd0:	2000079c 	.word	0x2000079c
    3bd4:	200007a2 	.word	0x200007a2
    3bd8:	200007a4 	.word	0x200007a4
    3bdc:	200007a1 	.word	0x200007a1
    3be0:	00005411 	.word	0x00005411
    3be4:	00003e69 	.word	0x00003e69
    3be8:	00003599 	.word	0x00003599
    3bec:	200022f4 	.word	0x200022f4
    3bf0:	00004271 	.word	0x00004271
    3bf4:	000030bd 	.word	0x000030bd
    3bf8:	200007a3 	.word	0x200007a3

00003bfc <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bfe:	b083      	sub	sp, #12
    3c00:	9001      	str	r0, [sp, #4]
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3c02:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3c04:	2000      	movs	r0, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3c06:	4d11      	ldr	r5, [pc, #68]	; (3c4c <nwkTxDelayTimerHandler+0x50>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    3c08:	2686      	movs	r6, #134	; 0x86
    3c0a:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c0c:	47a8      	blx	r5
    3c0e:	2800      	cmp	r0, #0
    3c10:	d013      	beq.n	3c3a <nwkTxDelayTimerHandler+0x3e>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3c12:	7803      	ldrb	r3, [r0, #0]
    3c14:	2b11      	cmp	r3, #17
    3c16:	d1f9      	bne.n	3c0c <nwkTxDelayTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3c18:	5d82      	ldrb	r2, [r0, r6]
    3c1a:	5dc3      	ldrb	r3, [r0, r7]
    3c1c:	021b      	lsls	r3, r3, #8
    3c1e:	4313      	orrs	r3, r2
    3c20:	3b01      	subs	r3, #1
    3c22:	b29b      	uxth	r3, r3
    3c24:	5583      	strb	r3, [r0, r6]
    3c26:	0a19      	lsrs	r1, r3, #8
    3c28:	0002      	movs	r2, r0
    3c2a:	3286      	adds	r2, #134	; 0x86
    3c2c:	7051      	strb	r1, [r2, #1]
			restart = true;
    3c2e:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3c30:	2b00      	cmp	r3, #0
    3c32:	d1eb      	bne.n	3c0c <nwkTxDelayTimerHandler+0x10>
				frame->state = NWK_TX_STATE_SEND;
    3c34:	3313      	adds	r3, #19
    3c36:	7003      	strb	r3, [r0, #0]
    3c38:	e7e8      	b.n	3c0c <nwkTxDelayTimerHandler+0x10>
			}
		}
	}

	if (restart) {
    3c3a:	2c00      	cmp	r4, #0
    3c3c:	d101      	bne.n	3c42 <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
	}
}
    3c3e:	b003      	add	sp, #12
    3c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3c42:	9801      	ldr	r0, [sp, #4]
    3c44:	4b02      	ldr	r3, [pc, #8]	; (3c50 <nwkTxDelayTimerHandler+0x54>)
    3c46:	4798      	blx	r3
}
    3c48:	e7f9      	b.n	3c3e <nwkTxDelayTimerHandler+0x42>
    3c4a:	46c0      	nop			; (mov r8, r8)
    3c4c:	000030bd 	.word	0x000030bd
    3c50:	00004365 	.word	0x00004365

00003c54 <nwkTxAckWaitTimerHandler>:
{
    3c54:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c56:	b083      	sub	sp, #12
    3c58:	9001      	str	r0, [sp, #4]
	bool restart = false;
    3c5a:	2400      	movs	r4, #0
	NwkFrame_t *frame = NULL;
    3c5c:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c5e:	4d12      	ldr	r5, [pc, #72]	; (3ca8 <nwkTxAckWaitTimerHandler+0x54>)
			if (0 == --frame->tx.timeout) {
    3c60:	2686      	movs	r6, #134	; 0x86
    3c62:	2787      	movs	r7, #135	; 0x87
	while (NULL != (frame = nwkFrameNext(frame))) {
    3c64:	47a8      	blx	r5
    3c66:	2800      	cmp	r0, #0
    3c68:	d016      	beq.n	3c98 <nwkTxAckWaitTimerHandler+0x44>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3c6a:	7803      	ldrb	r3, [r0, #0]
    3c6c:	2b16      	cmp	r3, #22
    3c6e:	d1f9      	bne.n	3c64 <nwkTxAckWaitTimerHandler+0x10>
			if (0 == --frame->tx.timeout) {
    3c70:	5d82      	ldrb	r2, [r0, r6]
    3c72:	5dc3      	ldrb	r3, [r0, r7]
    3c74:	021b      	lsls	r3, r3, #8
    3c76:	4313      	orrs	r3, r2
    3c78:	3b01      	subs	r3, #1
    3c7a:	b29b      	uxth	r3, r3
    3c7c:	5583      	strb	r3, [r0, r6]
    3c7e:	0a19      	lsrs	r1, r3, #8
    3c80:	0002      	movs	r2, r0
    3c82:	3286      	adds	r2, #134	; 0x86
    3c84:	7051      	strb	r1, [r2, #1]
			restart = true;
    3c86:	2401      	movs	r4, #1
			if (0 == --frame->tx.timeout) {
    3c88:	2b00      	cmp	r3, #0
    3c8a:	d1eb      	bne.n	3c64 <nwkTxAckWaitTimerHandler+0x10>
	frame->state = NWK_TX_STATE_CONFIRM;
    3c8c:	3317      	adds	r3, #23
    3c8e:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3c90:	2210      	movs	r2, #16
    3c92:	336e      	adds	r3, #110	; 0x6e
    3c94:	54c2      	strb	r2, [r0, r3]
    3c96:	e7e5      	b.n	3c64 <nwkTxAckWaitTimerHandler+0x10>
	if (restart) {
    3c98:	2c00      	cmp	r4, #0
    3c9a:	d101      	bne.n	3ca0 <nwkTxAckWaitTimerHandler+0x4c>
}
    3c9c:	b003      	add	sp, #12
    3c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		SYS_TimerStart(timer);
    3ca0:	9801      	ldr	r0, [sp, #4]
    3ca2:	4b02      	ldr	r3, [pc, #8]	; (3cac <nwkTxAckWaitTimerHandler+0x58>)
    3ca4:	4798      	blx	r3
}
    3ca6:	e7f9      	b.n	3c9c <nwkTxAckWaitTimerHandler+0x48>
    3ca8:	000030bd 	.word	0x000030bd
    3cac:	00004365 	.word	0x00004365

00003cb0 <nwkTxInit>:
	nwkTxPhyActiveFrame = NULL;
    3cb0:	2200      	movs	r2, #0
    3cb2:	4b07      	ldr	r3, [pc, #28]	; (3cd0 <nwkTxInit+0x20>)
    3cb4:	601a      	str	r2, [r3, #0]
	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    3cb6:	4b07      	ldr	r3, [pc, #28]	; (3cd4 <nwkTxInit+0x24>)
    3cb8:	2132      	movs	r1, #50	; 0x32
    3cba:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3cbc:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    3cbe:	4906      	ldr	r1, [pc, #24]	; (3cd8 <nwkTxInit+0x28>)
    3cc0:	6119      	str	r1, [r3, #16]
	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    3cc2:	4b06      	ldr	r3, [pc, #24]	; (3cdc <nwkTxInit+0x2c>)
    3cc4:	210a      	movs	r1, #10
    3cc6:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3cc8:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3cca:	4a05      	ldr	r2, [pc, #20]	; (3ce0 <nwkTxInit+0x30>)
    3ccc:	611a      	str	r2, [r3, #16]
}
    3cce:	4770      	bx	lr
    3cd0:	200007dc 	.word	0x200007dc
    3cd4:	200007b4 	.word	0x200007b4
    3cd8:	00003c55 	.word	0x00003c55
    3cdc:	200007c8 	.word	0x200007c8
    3ce0:	00003bfd 	.word	0x00003bfd

00003ce4 <nwkTxFrame>:
{
    3ce4:	b510      	push	{r4, lr}
    3ce6:	0004      	movs	r4, r0
	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3ce8:	2388      	movs	r3, #136	; 0x88
    3cea:	5cc3      	ldrb	r3, [r0, r3]
    3cec:	079a      	lsls	r2, r3, #30
    3cee:	d52d      	bpl.n	3d4c <nwkTxFrame+0x68>
		frame->state = NWK_TX_STATE_DELAY;
    3cf0:	2212      	movs	r2, #18
    3cf2:	7002      	strb	r2, [r0, #0]
	frame->tx.status = NWK_SUCCESS_STATUS;
    3cf4:	2100      	movs	r1, #0
    3cf6:	2285      	movs	r2, #133	; 0x85
    3cf8:	54a1      	strb	r1, [r4, r2]
	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3cfa:	07da      	lsls	r2, r3, #31
    3cfc:	d52f      	bpl.n	3d5e <nwkTxFrame+0x7a>
		header->macDstPanId = NWK_BROADCAST_PANID;
    3cfe:	2201      	movs	r2, #1
    3d00:	4252      	negs	r2, r2
    3d02:	7162      	strb	r2, [r4, #5]
    3d04:	71a2      	strb	r2, [r4, #6]
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3d06:	2205      	movs	r2, #5
    3d08:	421a      	tst	r2, r3
    3d0a:	d02e      	beq.n	3d6a <nwkTxFrame+0x86>
	header->macDstAddr = header->nwkDstAddr;
    3d0c:	7be2      	ldrb	r2, [r4, #15]
    3d0e:	7c23      	ldrb	r3, [r4, #16]
    3d10:	71e2      	strb	r2, [r4, #7]
    3d12:	7223      	strb	r3, [r4, #8]
	header->macSrcAddr = nwkIb.addr;
    3d14:	491e      	ldr	r1, [pc, #120]	; (3d90 <nwkTxFrame+0xac>)
    3d16:	780b      	ldrb	r3, [r1, #0]
    3d18:	7263      	strb	r3, [r4, #9]
    3d1a:	784b      	ldrb	r3, [r1, #1]
    3d1c:	72a3      	strb	r3, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3d1e:	794b      	ldrb	r3, [r1, #5]
    3d20:	3301      	adds	r3, #1
    3d22:	b2db      	uxtb	r3, r3
    3d24:	714b      	strb	r3, [r1, #5]
    3d26:	7123      	strb	r3, [r4, #4]
	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3d28:	79e1      	ldrb	r1, [r4, #7]
    3d2a:	7a23      	ldrb	r3, [r4, #8]
    3d2c:	021b      	lsls	r3, r3, #8
    3d2e:	430b      	orrs	r3, r1
    3d30:	4a18      	ldr	r2, [pc, #96]	; (3d94 <nwkTxFrame+0xb0>)
    3d32:	4293      	cmp	r3, r2
    3d34:	d01d      	beq.n	3d72 <nwkTxFrame+0x8e>
		header->macFcf = 0x8861;
    3d36:	2361      	movs	r3, #97	; 0x61
    3d38:	70a3      	strb	r3, [r4, #2]
    3d3a:	3bd9      	subs	r3, #217	; 0xd9
    3d3c:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3d3e:	2200      	movs	r2, #0
    3d40:	33fe      	adds	r3, #254	; 0xfe
    3d42:	54e2      	strb	r2, [r4, r3]
    3d44:	3486      	adds	r4, #134	; 0x86
    3d46:	2300      	movs	r3, #0
    3d48:	7063      	strb	r3, [r4, #1]
}
    3d4a:	bd10      	pop	{r4, pc}
		if (header->nwkFcf.security) {
    3d4c:	7ac2      	ldrb	r2, [r0, #11]
    3d4e:	0792      	lsls	r2, r2, #30
    3d50:	d502      	bpl.n	3d58 <nwkTxFrame+0x74>
			frame->state = NWK_TX_STATE_ENCRYPT;
    3d52:	2210      	movs	r2, #16
    3d54:	7002      	strb	r2, [r0, #0]
    3d56:	e7cd      	b.n	3cf4 <nwkTxFrame+0x10>
		frame->state = NWK_TX_STATE_DELAY;
    3d58:	2212      	movs	r2, #18
    3d5a:	7002      	strb	r2, [r0, #0]
    3d5c:	e7ca      	b.n	3cf4 <nwkTxFrame+0x10>
		header->macDstPanId = nwkIb.panId;
    3d5e:	4a0c      	ldr	r2, [pc, #48]	; (3d90 <nwkTxFrame+0xac>)
    3d60:	7891      	ldrb	r1, [r2, #2]
    3d62:	7161      	strb	r1, [r4, #5]
    3d64:	78d2      	ldrb	r2, [r2, #3]
    3d66:	71a2      	strb	r2, [r4, #6]
    3d68:	e7cd      	b.n	3d06 <nwkTxFrame+0x22>
		nwkRoutePrepareTx(frame);
    3d6a:	0020      	movs	r0, r4
    3d6c:	4b0a      	ldr	r3, [pc, #40]	; (3d98 <nwkTxFrame+0xb4>)
    3d6e:	4798      	blx	r3
    3d70:	e7d0      	b.n	3d14 <nwkTxFrame+0x30>
		header->macFcf = 0x8841;
    3d72:	2341      	movs	r3, #65	; 0x41
    3d74:	70a3      	strb	r3, [r4, #2]
    3d76:	3bb9      	subs	r3, #185	; 0xb9
    3d78:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3d7a:	4b08      	ldr	r3, [pc, #32]	; (3d9c <nwkTxFrame+0xb8>)
    3d7c:	4798      	blx	r3
    3d7e:	2307      	movs	r3, #7
    3d80:	4018      	ands	r0, r3
    3d82:	3001      	adds	r0, #1
    3d84:	337f      	adds	r3, #127	; 0x7f
    3d86:	54e0      	strb	r0, [r4, r3]
    3d88:	3486      	adds	r4, #134	; 0x86
    3d8a:	2300      	movs	r3, #0
    3d8c:	7063      	strb	r3, [r4, #1]
    3d8e:	e7dc      	b.n	3d4a <nwkTxFrame+0x66>
    3d90:	200022ac 	.word	0x200022ac
    3d94:	0000ffff 	.word	0x0000ffff
    3d98:	00003361 	.word	0x00003361
    3d9c:	00005e45 	.word	0x00005e45

00003da0 <nwkTxBroadcastFrame>:
{
    3da0:	b570      	push	{r4, r5, r6, lr}
    3da2:	0005      	movs	r5, r0
	if (NULL == (newFrame = nwkFrameAlloc())) {
    3da4:	4b1c      	ldr	r3, [pc, #112]	; (3e18 <nwkTxBroadcastFrame+0x78>)
    3da6:	4798      	blx	r3
    3da8:	1e04      	subs	r4, r0, #0
    3daa:	d033      	beq.n	3e14 <nwkTxBroadcastFrame+0x74>
	newFrame->state = NWK_TX_STATE_DELAY;
    3dac:	2312      	movs	r3, #18
    3dae:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    3db0:	786b      	ldrb	r3, [r5, #1]
    3db2:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    3db4:	2200      	movs	r2, #0
    3db6:	2385      	movs	r3, #133	; 0x85
    3db8:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3dba:	4b18      	ldr	r3, [pc, #96]	; (3e1c <nwkTxBroadcastFrame+0x7c>)
    3dbc:	4798      	blx	r3
    3dbe:	2307      	movs	r3, #7
    3dc0:	4018      	ands	r0, r3
    3dc2:	3001      	adds	r0, #1
    3dc4:	337f      	adds	r3, #127	; 0x7f
    3dc6:	54e0      	strb	r0, [r4, r3]
    3dc8:	0c00      	lsrs	r0, r0, #16
    3dca:	0023      	movs	r3, r4
    3dcc:	3386      	adds	r3, #134	; 0x86
    3dce:	7058      	strb	r0, [r3, #1]
	newFrame->tx.confirm = NULL;
    3dd0:	2200      	movs	r2, #0
    3dd2:	2389      	movs	r3, #137	; 0x89
    3dd4:	54e2      	strb	r2, [r4, r3]
    3dd6:	0023      	movs	r3, r4
    3dd8:	3389      	adds	r3, #137	; 0x89
    3dda:	705a      	strb	r2, [r3, #1]
    3ddc:	709a      	strb	r2, [r3, #2]
    3dde:	70da      	strb	r2, [r3, #3]
	memcpy(newFrame->data, frame->data, frame->size);
    3de0:	1ca0      	adds	r0, r4, #2
    3de2:	786a      	ldrb	r2, [r5, #1]
    3de4:	1ca9      	adds	r1, r5, #2
    3de6:	4b0e      	ldr	r3, [pc, #56]	; (3e20 <nwkTxBroadcastFrame+0x80>)
    3de8:	4798      	blx	r3
	newFrame->header.macFcf = 0x8841;
    3dea:	2341      	movs	r3, #65	; 0x41
    3dec:	70a3      	strb	r3, [r4, #2]
    3dee:	3bb9      	subs	r3, #185	; 0xb9
    3df0:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3df2:	3377      	adds	r3, #119	; 0x77
    3df4:	71e3      	strb	r3, [r4, #7]
    3df6:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3df8:	796a      	ldrb	r2, [r5, #5]
    3dfa:	79ab      	ldrb	r3, [r5, #6]
    3dfc:	7162      	strb	r2, [r4, #5]
    3dfe:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    3e00:	4a08      	ldr	r2, [pc, #32]	; (3e24 <nwkTxBroadcastFrame+0x84>)
    3e02:	7813      	ldrb	r3, [r2, #0]
    3e04:	7263      	strb	r3, [r4, #9]
    3e06:	7853      	ldrb	r3, [r2, #1]
    3e08:	72a3      	strb	r3, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3e0a:	7953      	ldrb	r3, [r2, #5]
    3e0c:	3301      	adds	r3, #1
    3e0e:	b2db      	uxtb	r3, r3
    3e10:	7153      	strb	r3, [r2, #5]
    3e12:	7123      	strb	r3, [r4, #4]
}
    3e14:	bd70      	pop	{r4, r5, r6, pc}
    3e16:	46c0      	nop			; (mov r8, r8)
    3e18:	00003035 	.word	0x00003035
    3e1c:	00005e45 	.word	0x00005e45
    3e20:	00005411 	.word	0x00005411
    3e24:	200022ac 	.word	0x200022ac

00003e28 <nwkTxAckReceived>:
{
    3e28:	b570      	push	{r4, r5, r6, lr}
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3e2a:	7b02      	ldrb	r2, [r0, #12]
		return false;
    3e2c:	2300      	movs	r3, #0
	if (sizeof(NwkCommandAck_t) != ind->size) {
    3e2e:	2a03      	cmp	r2, #3
    3e30:	d001      	beq.n	3e36 <nwkTxAckReceived+0xe>
}
    3e32:	0018      	movs	r0, r3
    3e34:	bd70      	pop	{r4, r5, r6, pc}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    3e36:	6885      	ldr	r5, [r0, #8]
    3e38:	2000      	movs	r0, #0
	while (NULL != (frame = nwkFrameNext(frame))) {
    3e3a:	4c0a      	ldr	r4, [pc, #40]	; (3e64 <nwkTxAckReceived+0x3c>)
    3e3c:	47a0      	blx	r4
    3e3e:	2800      	cmp	r0, #0
    3e40:	d00d      	beq.n	3e5e <nwkTxAckReceived+0x36>
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    3e42:	7803      	ldrb	r3, [r0, #0]
    3e44:	2b16      	cmp	r3, #22
    3e46:	d1f9      	bne.n	3e3c <nwkTxAckReceived+0x14>
    3e48:	7b02      	ldrb	r2, [r0, #12]
    3e4a:	786b      	ldrb	r3, [r5, #1]
    3e4c:	429a      	cmp	r2, r3
    3e4e:	d1f5      	bne.n	3e3c <nwkTxAckReceived+0x14>
			frame->state = NWK_TX_STATE_CONFIRM;
    3e50:	2317      	movs	r3, #23
    3e52:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    3e54:	78aa      	ldrb	r2, [r5, #2]
    3e56:	3371      	adds	r3, #113	; 0x71
    3e58:	54c2      	strb	r2, [r0, r3]
			return true;
    3e5a:	3b87      	subs	r3, #135	; 0x87
    3e5c:	e7e9      	b.n	3e32 <nwkTxAckReceived+0xa>
	return false;
    3e5e:	2300      	movs	r3, #0
    3e60:	e7e7      	b.n	3e32 <nwkTxAckReceived+0xa>
    3e62:	46c0      	nop			; (mov r8, r8)
    3e64:	000030bd 	.word	0x000030bd

00003e68 <nwkTxEncryptConf>:
	frame->state = NWK_TX_STATE_DELAY;
    3e68:	2312      	movs	r3, #18
    3e6a:	7003      	strb	r3, [r0, #0]
}
    3e6c:	4770      	bx	lr
	...

00003e70 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3e70:	4b0c      	ldr	r3, [pc, #48]	; (3ea4 <PHY_DataConf+0x34>)
    3e72:	681b      	ldr	r3, [r3, #0]
	switch (status) {
    3e74:	2801      	cmp	r0, #1
    3e76:	d005      	beq.n	3e84 <PHY_DataConf+0x14>
    3e78:	2800      	cmp	r0, #0
    3e7a:	d004      	beq.n	3e86 <PHY_DataConf+0x16>
    3e7c:	2802      	cmp	r0, #2
    3e7e:	d00f      	beq.n	3ea0 <PHY_DataConf+0x30>
		return NWK_ERROR_STATUS;
    3e80:	2001      	movs	r0, #1
    3e82:	e000      	b.n	3e86 <PHY_DataConf+0x16>
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    3e84:	2020      	movs	r0, #32
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3e86:	2285      	movs	r2, #133	; 0x85
    3e88:	5498      	strb	r0, [r3, r2]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3e8a:	3a70      	subs	r2, #112	; 0x70
    3e8c:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3e8e:	2200      	movs	r2, #0
    3e90:	4b04      	ldr	r3, [pc, #16]	; (3ea4 <PHY_DataConf+0x34>)
    3e92:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    3e94:	4904      	ldr	r1, [pc, #16]	; (3ea8 <PHY_DataConf+0x38>)
    3e96:	3258      	adds	r2, #88	; 0x58
    3e98:	5a8b      	ldrh	r3, [r1, r2]
    3e9a:	3b01      	subs	r3, #1
    3e9c:	528b      	strh	r3, [r1, r2]
}
    3e9e:	4770      	bx	lr
		return NWK_PHY_NO_ACK_STATUS;
    3ea0:	2021      	movs	r0, #33	; 0x21
    3ea2:	e7f0      	b.n	3e86 <PHY_DataConf+0x16>
    3ea4:	200007dc 	.word	0x200007dc
    3ea8:	200022ac 	.word	0x200022ac

00003eac <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3eac:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    3eae:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    3eb0:	4d37      	ldr	r5, [pc, #220]	; (3f90 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    3eb2:	4e38      	ldr	r6, [pc, #224]	; (3f94 <nwkTxTaskHandler+0xe8>)
	while (NULL != (frame = nwkFrameNext(frame))) {
    3eb4:	e003      	b.n	3ebe <nwkTxTaskHandler+0x12>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    3eb6:	2101      	movs	r1, #1
    3eb8:	0020      	movs	r0, r4
    3eba:	4b37      	ldr	r3, [pc, #220]	; (3f98 <nwkTxTaskHandler+0xec>)
    3ebc:	4798      	blx	r3
	while (NULL != (frame = nwkFrameNext(frame))) {
    3ebe:	0020      	movs	r0, r4
    3ec0:	47a8      	blx	r5
    3ec2:	1e04      	subs	r4, r0, #0
    3ec4:	d063      	beq.n	3f8e <nwkTxTaskHandler+0xe2>
		switch (frame->state) {
    3ec6:	7823      	ldrb	r3, [r4, #0]
    3ec8:	3b10      	subs	r3, #16
    3eca:	b2da      	uxtb	r2, r3
    3ecc:	2a07      	cmp	r2, #7
    3ece:	d8f6      	bhi.n	3ebe <nwkTxTaskHandler+0x12>
    3ed0:	0093      	lsls	r3, r2, #2
    3ed2:	58f3      	ldr	r3, [r6, r3]
    3ed4:	469f      	mov	pc, r3
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3ed6:	2386      	movs	r3, #134	; 0x86
    3ed8:	5ce2      	ldrb	r2, [r4, r3]
    3eda:	3301      	adds	r3, #1
    3edc:	5ce3      	ldrb	r3, [r4, r3]
    3ede:	021b      	lsls	r3, r3, #8
    3ee0:	4313      	orrs	r3, r2
    3ee2:	d102      	bne.n	3eea <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3ee4:	2313      	movs	r3, #19
    3ee6:	7023      	strb	r3, [r4, #0]
    3ee8:	e7e9      	b.n	3ebe <nwkTxTaskHandler+0x12>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3eea:	2311      	movs	r3, #17
    3eec:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    3eee:	482b      	ldr	r0, [pc, #172]	; (3f9c <nwkTxTaskHandler+0xf0>)
    3ef0:	4b2b      	ldr	r3, [pc, #172]	; (3fa0 <nwkTxTaskHandler+0xf4>)
    3ef2:	4798      	blx	r3
    3ef4:	e7e3      	b.n	3ebe <nwkTxTaskHandler+0x12>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    3ef6:	4b2b      	ldr	r3, [pc, #172]	; (3fa4 <nwkTxTaskHandler+0xf8>)
    3ef8:	681b      	ldr	r3, [r3, #0]
    3efa:	2b00      	cmp	r3, #0
    3efc:	d1df      	bne.n	3ebe <nwkTxTaskHandler+0x12>
				nwkTxPhyActiveFrame = frame;
    3efe:	4b29      	ldr	r3, [pc, #164]	; (3fa4 <nwkTxTaskHandler+0xf8>)
    3f00:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    3f02:	2314      	movs	r3, #20
    3f04:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    3f06:	1c60      	adds	r0, r4, #1
    3f08:	4b27      	ldr	r3, [pc, #156]	; (3fa8 <nwkTxTaskHandler+0xfc>)
    3f0a:	4798      	blx	r3
				nwkIb.lock++;
    3f0c:	4927      	ldr	r1, [pc, #156]	; (3fac <nwkTxTaskHandler+0x100>)
    3f0e:	2258      	movs	r2, #88	; 0x58
    3f10:	5a8b      	ldrh	r3, [r1, r2]
    3f12:	3301      	adds	r3, #1
    3f14:	528b      	strh	r3, [r1, r2]
    3f16:	e7d2      	b.n	3ebe <nwkTxTaskHandler+0x12>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3f18:	2385      	movs	r3, #133	; 0x85
    3f1a:	5ce3      	ldrb	r3, [r4, r3]
    3f1c:	2b00      	cmp	r3, #0
    3f1e:	d11a      	bne.n	3f56 <nwkTxTaskHandler+0xaa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3f20:	7b61      	ldrb	r1, [r4, #13]
    3f22:	7ba3      	ldrb	r3, [r4, #14]
    3f24:	021b      	lsls	r3, r3, #8
    3f26:	4a21      	ldr	r2, [pc, #132]	; (3fac <nwkTxTaskHandler+0x100>)
    3f28:	8812      	ldrh	r2, [r2, #0]
    3f2a:	430b      	orrs	r3, r1
    3f2c:	429a      	cmp	r2, r3
    3f2e:	d002      	beq.n	3f36 <nwkTxTaskHandler+0x8a>
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    3f30:	2317      	movs	r3, #23
    3f32:	7023      	strb	r3, [r4, #0]
    3f34:	e7c3      	b.n	3ebe <nwkTxTaskHandler+0x12>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3f36:	7ae3      	ldrb	r3, [r4, #11]
    3f38:	07db      	lsls	r3, r3, #31
    3f3a:	d5f9      	bpl.n	3f30 <nwkTxTaskHandler+0x84>
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3f3c:	2316      	movs	r3, #22
    3f3e:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3f40:	2215      	movs	r2, #21
    3f42:	3370      	adds	r3, #112	; 0x70
    3f44:	54e2      	strb	r2, [r4, r3]
    3f46:	2200      	movs	r2, #0
    3f48:	0023      	movs	r3, r4
    3f4a:	3386      	adds	r3, #134	; 0x86
    3f4c:	705a      	strb	r2, [r3, #1]
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3f4e:	4818      	ldr	r0, [pc, #96]	; (3fb0 <nwkTxTaskHandler+0x104>)
    3f50:	4b13      	ldr	r3, [pc, #76]	; (3fa0 <nwkTxTaskHandler+0xf4>)
    3f52:	4798      	blx	r3
    3f54:	e7b3      	b.n	3ebe <nwkTxTaskHandler+0x12>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3f56:	2317      	movs	r3, #23
    3f58:	7023      	strb	r3, [r4, #0]
    3f5a:	e7b0      	b.n	3ebe <nwkTxTaskHandler+0x12>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3f5c:	0020      	movs	r0, r4
    3f5e:	4b15      	ldr	r3, [pc, #84]	; (3fb4 <nwkTxTaskHandler+0x108>)
    3f60:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    3f62:	2389      	movs	r3, #137	; 0x89
    3f64:	5ce3      	ldrb	r3, [r4, r3]
    3f66:	228a      	movs	r2, #138	; 0x8a
    3f68:	5ca2      	ldrb	r2, [r4, r2]
    3f6a:	0212      	lsls	r2, r2, #8
    3f6c:	431a      	orrs	r2, r3
    3f6e:	238b      	movs	r3, #139	; 0x8b
    3f70:	5ce3      	ldrb	r3, [r4, r3]
    3f72:	041b      	lsls	r3, r3, #16
    3f74:	431a      	orrs	r2, r3
    3f76:	238c      	movs	r3, #140	; 0x8c
    3f78:	5ce3      	ldrb	r3, [r4, r3]
    3f7a:	061b      	lsls	r3, r3, #24
    3f7c:	4313      	orrs	r3, r2
    3f7e:	d002      	beq.n	3f86 <nwkTxTaskHandler+0xda>
				nwkFrameFree(frame);
			} else {
				frame->tx.confirm(frame);
    3f80:	0020      	movs	r0, r4
    3f82:	4798      	blx	r3
    3f84:	e79b      	b.n	3ebe <nwkTxTaskHandler+0x12>
				nwkFrameFree(frame);
    3f86:	0020      	movs	r0, r4
    3f88:	4b0b      	ldr	r3, [pc, #44]	; (3fb8 <nwkTxTaskHandler+0x10c>)
    3f8a:	4798      	blx	r3
    3f8c:	e797      	b.n	3ebe <nwkTxTaskHandler+0x12>

		default:
			break;
		}
	}
}
    3f8e:	bd70      	pop	{r4, r5, r6, pc}
    3f90:	000030bd 	.word	0x000030bd
    3f94:	0000abc0 	.word	0x0000abc0
    3f98:	000039a5 	.word	0x000039a5
    3f9c:	200007c8 	.word	0x200007c8
    3fa0:	00004365 	.word	0x00004365
    3fa4:	200007dc 	.word	0x200007dc
    3fa8:	000040fd 	.word	0x000040fd
    3fac:	200022ac 	.word	0x200022ac
    3fb0:	200007b4 	.word	0x200007b4
    3fb4:	000032cd 	.word	0x000032cd
    3fb8:	000030a9 	.word	0x000030a9

00003fbc <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    3fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3fbe:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    3fc0:	4f0b      	ldr	r7, [pc, #44]	; (3ff0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3fc2:	4e0c      	ldr	r6, [pc, #48]	; (3ff4 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fc4:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3fc6:	2103      	movs	r1, #3
    3fc8:	2002      	movs	r0, #2
    3fca:	47b8      	blx	r7
	value = trx_reg_read(reg);
    3fcc:	2001      	movs	r0, #1
    3fce:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fd0:	4028      	ands	r0, r5
    3fd2:	2808      	cmp	r0, #8
    3fd4:	d1f7      	bne.n	3fc6 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    3fd6:	4f06      	ldr	r7, [pc, #24]	; (3ff0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    3fd8:	4e06      	ldr	r6, [pc, #24]	; (3ff4 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fda:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    3fdc:	0021      	movs	r1, r4
    3fde:	2002      	movs	r0, #2
    3fe0:	47b8      	blx	r7
	value = trx_reg_read(reg);
    3fe2:	2001      	movs	r0, #1
    3fe4:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3fe6:	4028      	ands	r0, r5
    3fe8:	4284      	cmp	r4, r0
    3fea:	d1f7      	bne.n	3fdc <phyTrxSetState+0x20>
}
    3fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3fee:	46c0      	nop			; (mov r8, r8)
    3ff0:	000049b9 	.word	0x000049b9
    3ff4:	000048bd 	.word	0x000048bd

00003ff8 <phySetRxState>:
{
    3ff8:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3ffa:	2008      	movs	r0, #8
    3ffc:	4b06      	ldr	r3, [pc, #24]	; (4018 <phySetRxState+0x20>)
    3ffe:	4798      	blx	r3
	value = trx_reg_read(reg);
    4000:	200f      	movs	r0, #15
    4002:	4b06      	ldr	r3, [pc, #24]	; (401c <phySetRxState+0x24>)
    4004:	4798      	blx	r3
	if (phyRxState) {
    4006:	4b06      	ldr	r3, [pc, #24]	; (4020 <phySetRxState+0x28>)
    4008:	781b      	ldrb	r3, [r3, #0]
    400a:	2b00      	cmp	r3, #0
    400c:	d100      	bne.n	4010 <phySetRxState+0x18>
}
    400e:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    4010:	2016      	movs	r0, #22
    4012:	4b01      	ldr	r3, [pc, #4]	; (4018 <phySetRxState+0x20>)
    4014:	4798      	blx	r3
}
    4016:	e7fa      	b.n	400e <phySetRxState+0x16>
    4018:	00003fbd 	.word	0x00003fbd
    401c:	000048bd 	.word	0x000048bd
    4020:	20000860 	.word	0x20000860

00004024 <PHY_Init>:
{
    4024:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    4026:	4b0e      	ldr	r3, [pc, #56]	; (4060 <PHY_Init+0x3c>)
    4028:	4798      	blx	r3
	PhyReset();
    402a:	4b0e      	ldr	r3, [pc, #56]	; (4064 <PHY_Init+0x40>)
    402c:	4798      	blx	r3
	phyRxState = false;
    402e:	2200      	movs	r2, #0
    4030:	4b0d      	ldr	r3, [pc, #52]	; (4068 <PHY_Init+0x44>)
    4032:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    4034:	3201      	adds	r2, #1
    4036:	4b0d      	ldr	r3, [pc, #52]	; (406c <PHY_Init+0x48>)
    4038:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    403a:	4e0d      	ldr	r6, [pc, #52]	; (4070 <PHY_Init+0x4c>)
	value = trx_reg_read(reg);
    403c:	4d0d      	ldr	r5, [pc, #52]	; (4074 <PHY_Init+0x50>)
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    403e:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    4040:	2108      	movs	r1, #8
    4042:	2002      	movs	r0, #2
    4044:	47b0      	blx	r6
	value = trx_reg_read(reg);
    4046:	2001      	movs	r0, #1
    4048:	47a8      	blx	r5
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    404a:	4020      	ands	r0, r4
    404c:	2808      	cmp	r0, #8
    404e:	d1f7      	bne.n	4040 <PHY_Init+0x1c>
	trx_reg_write(reg, value);
    4050:	212e      	movs	r1, #46	; 0x2e
    4052:	3804      	subs	r0, #4
    4054:	4c06      	ldr	r4, [pc, #24]	; (4070 <PHY_Init+0x4c>)
    4056:	47a0      	blx	r4
    4058:	21a0      	movs	r1, #160	; 0xa0
    405a:	200c      	movs	r0, #12
    405c:	47a0      	blx	r4
}
    405e:	bd70      	pop	{r4, r5, r6, pc}
    4060:	00004771 	.word	0x00004771
    4064:	0000488d 	.word	0x0000488d
    4068:	20000860 	.word	0x20000860
    406c:	20000861 	.word	0x20000861
    4070:	000049b9 	.word	0x000049b9
    4074:	000048bd 	.word	0x000048bd

00004078 <PHY_SetRxState>:
{
    4078:	b510      	push	{r4, lr}
	phyRxState = rx;
    407a:	4b02      	ldr	r3, [pc, #8]	; (4084 <PHY_SetRxState+0xc>)
    407c:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    407e:	4b02      	ldr	r3, [pc, #8]	; (4088 <PHY_SetRxState+0x10>)
    4080:	4798      	blx	r3
}
    4082:	bd10      	pop	{r4, pc}
    4084:	20000860 	.word	0x20000860
    4088:	00003ff9 	.word	0x00003ff9

0000408c <PHY_SetChannel>:
{
    408c:	b510      	push	{r4, lr}
    408e:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    4090:	2008      	movs	r0, #8
    4092:	4b05      	ldr	r3, [pc, #20]	; (40a8 <PHY_SetChannel+0x1c>)
    4094:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    4096:	231f      	movs	r3, #31
    4098:	0001      	movs	r1, r0
    409a:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    409c:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    409e:	b2c9      	uxtb	r1, r1
    40a0:	2008      	movs	r0, #8
    40a2:	4b02      	ldr	r3, [pc, #8]	; (40ac <PHY_SetChannel+0x20>)
    40a4:	4798      	blx	r3
}
    40a6:	bd10      	pop	{r4, pc}
    40a8:	000048bd 	.word	0x000048bd
    40ac:	000049b9 	.word	0x000049b9

000040b0 <PHY_SetPanId>:
{
    40b0:	b530      	push	{r4, r5, lr}
    40b2:	b083      	sub	sp, #12
    40b4:	466b      	mov	r3, sp
    40b6:	1d9d      	adds	r5, r3, #6
    40b8:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    40ba:	b2c1      	uxtb	r1, r0
    40bc:	2022      	movs	r0, #34	; 0x22
    40be:	4c03      	ldr	r4, [pc, #12]	; (40cc <PHY_SetPanId+0x1c>)
    40c0:	47a0      	blx	r4
    40c2:	7869      	ldrb	r1, [r5, #1]
    40c4:	2023      	movs	r0, #35	; 0x23
    40c6:	47a0      	blx	r4
}
    40c8:	b003      	add	sp, #12
    40ca:	bd30      	pop	{r4, r5, pc}
    40cc:	000049b9 	.word	0x000049b9

000040d0 <PHY_SetShortAddr>:
{
    40d0:	b570      	push	{r4, r5, r6, lr}
    40d2:	b082      	sub	sp, #8
    40d4:	466b      	mov	r3, sp
    40d6:	1d9e      	adds	r6, r3, #6
    40d8:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    40da:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    40dc:	0021      	movs	r1, r4
    40de:	2020      	movs	r0, #32
    40e0:	4d05      	ldr	r5, [pc, #20]	; (40f8 <PHY_SetShortAddr+0x28>)
    40e2:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    40e4:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    40e6:	0031      	movs	r1, r6
    40e8:	2021      	movs	r0, #33	; 0x21
    40ea:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    40ec:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    40ee:	b2e1      	uxtb	r1, r4
    40f0:	202d      	movs	r0, #45	; 0x2d
    40f2:	47a8      	blx	r5
}
    40f4:	b002      	add	sp, #8
    40f6:	bd70      	pop	{r4, r5, r6, pc}
    40f8:	000049b9 	.word	0x000049b9

000040fc <PHY_DataReq>:
{
    40fc:	b510      	push	{r4, lr}
    40fe:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    4100:	2019      	movs	r0, #25
    4102:	4b0c      	ldr	r3, [pc, #48]	; (4134 <PHY_DataReq+0x38>)
    4104:	4798      	blx	r3
	value = trx_reg_read(reg);
    4106:	200f      	movs	r0, #15
    4108:	4b0b      	ldr	r3, [pc, #44]	; (4138 <PHY_DataReq+0x3c>)
    410a:	4798      	blx	r3
	data[0] += 2;
    410c:	7821      	ldrb	r1, [r4, #0]
    410e:	1c8b      	adds	r3, r1, #2
    4110:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    4112:	3101      	adds	r1, #1
    4114:	b2c9      	uxtb	r1, r1
    4116:	0020      	movs	r0, r4
    4118:	4b08      	ldr	r3, [pc, #32]	; (413c <PHY_DataReq+0x40>)
    411a:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    411c:	2203      	movs	r2, #3
    411e:	4b08      	ldr	r3, [pc, #32]	; (4140 <PHY_DataReq+0x44>)
    4120:	701a      	strb	r2, [r3, #0]
    4122:	4b08      	ldr	r3, [pc, #32]	; (4144 <PHY_DataReq+0x48>)
    4124:	2280      	movs	r2, #128	; 0x80
    4126:	0352      	lsls	r2, r2, #13
    4128:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    412a:	46c0      	nop			; (mov r8, r8)
    412c:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    412e:	615a      	str	r2, [r3, #20]
}
    4130:	bd10      	pop	{r4, pc}
    4132:	46c0      	nop			; (mov r8, r8)
    4134:	00003fbd 	.word	0x00003fbd
    4138:	000048bd 	.word	0x000048bd
    413c:	00004be9 	.word	0x00004be9
    4140:	20000861 	.word	0x20000861
    4144:	41004400 	.word	0x41004400

00004148 <PHY_EncryptReq>:
{
    4148:	b510      	push	{r4, lr}
    414a:	0004      	movs	r4, r0
    414c:	0008      	movs	r0, r1
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    414e:	2200      	movs	r2, #0
    4150:	2100      	movs	r1, #0
    4152:	4b05      	ldr	r3, [pc, #20]	; (4168 <PHY_EncryptReq+0x20>)
    4154:	4798      	blx	r3
	sal_aes_wrrd(text, NULL);
    4156:	2100      	movs	r1, #0
    4158:	0020      	movs	r0, r4
    415a:	4b04      	ldr	r3, [pc, #16]	; (416c <PHY_EncryptReq+0x24>)
    415c:	4798      	blx	r3
	sal_aes_read(text);
    415e:	0020      	movs	r0, r4
    4160:	4b03      	ldr	r3, [pc, #12]	; (4170 <PHY_EncryptReq+0x28>)
    4162:	4798      	blx	r3
}
    4164:	bd10      	pop	{r4, pc}
    4166:	46c0      	nop			; (mov r8, r8)
    4168:	00004609 	.word	0x00004609
    416c:	0000459d 	.word	0x0000459d
    4170:	00004741 	.word	0x00004741

00004174 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4174:	b5f0      	push	{r4, r5, r6, r7, lr}
    4176:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    4178:	4b26      	ldr	r3, [pc, #152]	; (4214 <PHY_TaskHandler+0xa0>)
    417a:	781b      	ldrb	r3, [r3, #0]
    417c:	2b02      	cmp	r3, #2
    417e:	d00a      	beq.n	4196 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    4180:	200f      	movs	r0, #15
    4182:	4b25      	ldr	r3, [pc, #148]	; (4218 <PHY_TaskHandler+0xa4>)
    4184:	4798      	blx	r3
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    4186:	0703      	lsls	r3, r0, #28
    4188:	d505      	bpl.n	4196 <PHY_TaskHandler+0x22>
		if (PHY_STATE_IDLE == phyState) {
    418a:	4b22      	ldr	r3, [pc, #136]	; (4214 <PHY_TaskHandler+0xa0>)
    418c:	781b      	ldrb	r3, [r3, #0]
    418e:	2b01      	cmp	r3, #1
    4190:	d003      	beq.n	419a <PHY_TaskHandler+0x26>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    4192:	2b03      	cmp	r3, #3
    4194:	d026      	beq.n	41e4 <PHY_TaskHandler+0x70>
			phyState = PHY_STATE_IDLE;

			PHY_DataConf(status);
		}
	}
}
    4196:	b005      	add	sp, #20
    4198:	bdf0      	pop	{r4, r5, r6, r7, pc}
	value = trx_reg_read(reg);
    419a:	2007      	movs	r0, #7
    419c:	4b1e      	ldr	r3, [pc, #120]	; (4218 <PHY_TaskHandler+0xa4>)
    419e:	4798      	blx	r3
    41a0:	0006      	movs	r6, r0
			trx_frame_read(&size, 1);
    41a2:	466b      	mov	r3, sp
    41a4:	1ddd      	adds	r5, r3, #7
    41a6:	2101      	movs	r1, #1
    41a8:	0028      	movs	r0, r5
    41aa:	4f1c      	ldr	r7, [pc, #112]	; (421c <PHY_TaskHandler+0xa8>)
    41ac:	47b8      	blx	r7
			trx_frame_read(phyRxBuffer, size + 2);
    41ae:	7829      	ldrb	r1, [r5, #0]
    41b0:	3102      	adds	r1, #2
    41b2:	b2c9      	uxtb	r1, r1
    41b4:	4c1a      	ldr	r4, [pc, #104]	; (4220 <PHY_TaskHandler+0xac>)
    41b6:	0020      	movs	r0, r4
    41b8:	47b8      	blx	r7
			ind.data = phyRxBuffer + 1;
    41ba:	a802      	add	r0, sp, #8
    41bc:	1c63      	adds	r3, r4, #1
    41be:	9302      	str	r3, [sp, #8]
			ind.size = size - PHY_CRC_SIZE;
    41c0:	782b      	ldrb	r3, [r5, #0]
    41c2:	1e9a      	subs	r2, r3, #2
    41c4:	7102      	strb	r2, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    41c6:	18e4      	adds	r4, r4, r3
    41c8:	7863      	ldrb	r3, [r4, #1]
    41ca:	7143      	strb	r3, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    41cc:	3e5b      	subs	r6, #91	; 0x5b
    41ce:	7186      	strb	r6, [r0, #6]
			PHY_DataInd(&ind);
    41d0:	4b14      	ldr	r3, [pc, #80]	; (4224 <PHY_TaskHandler+0xb0>)
    41d2:	4798      	blx	r3
	value = trx_reg_read(reg);
    41d4:	4d10      	ldr	r5, [pc, #64]	; (4218 <PHY_TaskHandler+0xa4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    41d6:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    41d8:	2001      	movs	r0, #1
    41da:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    41dc:	4020      	ands	r0, r4
    41de:	2816      	cmp	r0, #22
    41e0:	d1fa      	bne.n	41d8 <PHY_TaskHandler+0x64>
    41e2:	e7d8      	b.n	4196 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    41e4:	2002      	movs	r0, #2
    41e6:	4b0c      	ldr	r3, [pc, #48]	; (4218 <PHY_TaskHandler+0xa4>)
    41e8:	4798      	blx	r3
					TRAC_STATUS) & 7;
    41ea:	0940      	lsrs	r0, r0, #5
    41ec:	b2c4      	uxtb	r4, r0
			if (TRAC_STATUS_SUCCESS == status) {
    41ee:	2c00      	cmp	r4, #0
    41f0:	d005      	beq.n	41fe <PHY_TaskHandler+0x8a>
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    41f2:	2c03      	cmp	r4, #3
    41f4:	d00c      	beq.n	4210 <PHY_TaskHandler+0x9c>
				status = PHY_STATUS_ERROR;
    41f6:	3c05      	subs	r4, #5
    41f8:	1e63      	subs	r3, r4, #1
    41fa:	419c      	sbcs	r4, r3
    41fc:	3402      	adds	r4, #2
			phySetRxState();
    41fe:	4b0a      	ldr	r3, [pc, #40]	; (4228 <PHY_TaskHandler+0xb4>)
    4200:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    4202:	2201      	movs	r2, #1
    4204:	4b03      	ldr	r3, [pc, #12]	; (4214 <PHY_TaskHandler+0xa0>)
    4206:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    4208:	0020      	movs	r0, r4
    420a:	4b08      	ldr	r3, [pc, #32]	; (422c <PHY_TaskHandler+0xb8>)
    420c:	4798      	blx	r3
    420e:	e7c2      	b.n	4196 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    4210:	2401      	movs	r4, #1
    4212:	e7f4      	b.n	41fe <PHY_TaskHandler+0x8a>
    4214:	20000861 	.word	0x20000861
    4218:	000048bd 	.word	0x000048bd
    421c:	00004ab9 	.word	0x00004ab9
    4220:	200007e0 	.word	0x200007e0
    4224:	00003549 	.word	0x00003549
    4228:	00003ff9 	.word	0x00003ff9
    422c:	00003e71 	.word	0x00003e71

00004230 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    4230:	b510      	push	{r4, lr}
	SYS_TimerInit();
    4232:	4b04      	ldr	r3, [pc, #16]	; (4244 <SYS_Init+0x14>)
    4234:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    4236:	4b04      	ldr	r3, [pc, #16]	; (4248 <SYS_Init+0x18>)
    4238:	4798      	blx	r3
#endif
	PHY_Init();
    423a:	4b04      	ldr	r3, [pc, #16]	; (424c <SYS_Init+0x1c>)
    423c:	4798      	blx	r3
	NWK_Init();
    423e:	4b04      	ldr	r3, [pc, #16]	; (4250 <SYS_Init+0x20>)
    4240:	4798      	blx	r3
}
    4242:	bd10      	pop	{r4, pc}
    4244:	000042fd 	.word	0x000042fd
    4248:	00004599 	.word	0x00004599
    424c:	00004025 	.word	0x00004025
    4250:	00002dbd 	.word	0x00002dbd

00004254 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    4254:	b510      	push	{r4, lr}
	PHY_TaskHandler();
    4256:	4b03      	ldr	r3, [pc, #12]	; (4264 <SYS_TaskHandler+0x10>)
    4258:	4798      	blx	r3
	NWK_TaskHandler();
    425a:	4b03      	ldr	r3, [pc, #12]	; (4268 <SYS_TaskHandler+0x14>)
    425c:	4798      	blx	r3
	SYS_TimerTaskHandler();
    425e:	4b03      	ldr	r3, [pc, #12]	; (426c <SYS_TaskHandler+0x18>)
    4260:	4798      	blx	r3
}
    4262:	bd10      	pop	{r4, pc}
    4264:	00004175 	.word	0x00004175
    4268:	00002e49 	.word	0x00002e49
    426c:	00004385 	.word	0x00004385

00004270 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    4270:	b510      	push	{r4, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    4272:	4b02      	ldr	r3, [pc, #8]	; (427c <SYS_EncryptReq+0xc>)
    4274:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    4276:	4b02      	ldr	r3, [pc, #8]	; (4280 <SYS_EncryptReq+0x10>)
    4278:	4798      	blx	r3
}
    427a:	bd10      	pop	{r4, pc}
    427c:	00004149 	.word	0x00004149
    4280:	000039c1 	.word	0x000039c1

00004284 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4284:	b530      	push	{r4, r5, lr}
	if (timers) {
    4286:	4b14      	ldr	r3, [pc, #80]	; (42d8 <placeTimer+0x54>)
    4288:	681d      	ldr	r5, [r3, #0]
    428a:	2d00      	cmp	r5, #0
    428c:	d01c      	beq.n	42c8 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    428e:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    4290:	6869      	ldr	r1, [r5, #4]
    4292:	428a      	cmp	r2, r1
    4294:	d309      	bcc.n	42aa <placeTimer+0x26>
    4296:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    4298:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    429a:	6823      	ldr	r3, [r4, #0]
    429c:	2b00      	cmp	r3, #0
    429e:	d008      	beq.n	42b2 <placeTimer+0x2e>
			if (timeout < t->timeout) {
    42a0:	6859      	ldr	r1, [r3, #4]
    42a2:	4291      	cmp	r1, r2
    42a4:	d803      	bhi.n	42ae <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    42a6:	001c      	movs	r4, r3
    42a8:	e7f6      	b.n	4298 <placeTimer+0x14>
    42aa:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    42ac:	2400      	movs	r4, #0
				t->timeout -= timeout;
    42ae:	1a89      	subs	r1, r1, r2
    42b0:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    42b2:	6042      	str	r2, [r0, #4]

		if (prev) {
    42b4:	2c00      	cmp	r4, #0
    42b6:	d003      	beq.n	42c0 <placeTimer+0x3c>
			timer->next = prev->next;
    42b8:	6823      	ldr	r3, [r4, #0]
    42ba:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    42bc:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    42be:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    42c0:	6005      	str	r5, [r0, #0]
			timers = timer;
    42c2:	4b05      	ldr	r3, [pc, #20]	; (42d8 <placeTimer+0x54>)
    42c4:	6018      	str	r0, [r3, #0]
    42c6:	e7fa      	b.n	42be <placeTimer+0x3a>
		timer->next = NULL;
    42c8:	2300      	movs	r3, #0
    42ca:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    42cc:	6883      	ldr	r3, [r0, #8]
    42ce:	6043      	str	r3, [r0, #4]
		timers = timer;
    42d0:	4b01      	ldr	r3, [pc, #4]	; (42d8 <placeTimer+0x54>)
    42d2:	6018      	str	r0, [r3, #0]
}
    42d4:	e7f3      	b.n	42be <placeTimer+0x3a>
    42d6:	46c0      	nop			; (mov r8, r8)
    42d8:	20000864 	.word	0x20000864

000042dc <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    42dc:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    42de:	4a04      	ldr	r2, [pc, #16]	; (42f0 <SYS_HwExpiry_Cb+0x14>)
    42e0:	7813      	ldrb	r3, [r2, #0]
    42e2:	3301      	adds	r3, #1
    42e4:	b2db      	uxtb	r3, r3
    42e6:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    42e8:	4802      	ldr	r0, [pc, #8]	; (42f4 <SYS_HwExpiry_Cb+0x18>)
    42ea:	4b03      	ldr	r3, [pc, #12]	; (42f8 <SYS_HwExpiry_Cb+0x1c>)
    42ec:	4798      	blx	r3
}
    42ee:	bd10      	pop	{r4, pc}
    42f0:	20002308 	.word	0x20002308
    42f4:	00002710 	.word	0x00002710
    42f8:	000052cd 	.word	0x000052cd

000042fc <SYS_TimerInit>:
{
    42fc:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    42fe:	2400      	movs	r4, #0
    4300:	4b06      	ldr	r3, [pc, #24]	; (431c <SYS_TimerInit+0x20>)
    4302:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    4304:	4806      	ldr	r0, [pc, #24]	; (4320 <SYS_TimerInit+0x24>)
    4306:	4b07      	ldr	r3, [pc, #28]	; (4324 <SYS_TimerInit+0x28>)
    4308:	4798      	blx	r3
	common_tc_init();
    430a:	4b07      	ldr	r3, [pc, #28]	; (4328 <SYS_TimerInit+0x2c>)
    430c:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    430e:	4807      	ldr	r0, [pc, #28]	; (432c <SYS_TimerInit+0x30>)
    4310:	4b07      	ldr	r3, [pc, #28]	; (4330 <SYS_TimerInit+0x34>)
    4312:	4798      	blx	r3
	timers = NULL;
    4314:	4b07      	ldr	r3, [pc, #28]	; (4334 <SYS_TimerInit+0x38>)
    4316:	601c      	str	r4, [r3, #0]
}
    4318:	bd10      	pop	{r4, pc}
    431a:	46c0      	nop			; (mov r8, r8)
    431c:	20002308 	.word	0x20002308
    4320:	000042dd 	.word	0x000042dd
    4324:	000053bd 	.word	0x000053bd
    4328:	00005339 	.word	0x00005339
    432c:	00002710 	.word	0x00002710
    4330:	000052cd 	.word	0x000052cd
    4334:	20000864 	.word	0x20000864

00004338 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4338:	4b09      	ldr	r3, [pc, #36]	; (4360 <SYS_TimerStarted+0x28>)
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	2b00      	cmp	r3, #0
    433e:	d00a      	beq.n	4356 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    4340:	4283      	cmp	r3, r0
    4342:	d00a      	beq.n	435a <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4344:	681b      	ldr	r3, [r3, #0]
    4346:	2b00      	cmp	r3, #0
    4348:	d003      	beq.n	4352 <SYS_TimerStarted+0x1a>
		if (t == timer) {
    434a:	4298      	cmp	r0, r3
    434c:	d1fa      	bne.n	4344 <SYS_TimerStarted+0xc>
			return true;
    434e:	2001      	movs	r0, #1
    4350:	e000      	b.n	4354 <SYS_TimerStarted+0x1c>
	return false;
    4352:	2000      	movs	r0, #0
}
    4354:	4770      	bx	lr
	return false;
    4356:	2000      	movs	r0, #0
    4358:	e7fc      	b.n	4354 <SYS_TimerStarted+0x1c>
			return true;
    435a:	2001      	movs	r0, #1
    435c:	e7fa      	b.n	4354 <SYS_TimerStarted+0x1c>
    435e:	46c0      	nop			; (mov r8, r8)
    4360:	20000864 	.word	0x20000864

00004364 <SYS_TimerStart>:
{
    4364:	b510      	push	{r4, lr}
    4366:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    4368:	4b04      	ldr	r3, [pc, #16]	; (437c <SYS_TimerStart+0x18>)
    436a:	4798      	blx	r3
    436c:	2800      	cmp	r0, #0
    436e:	d000      	beq.n	4372 <SYS_TimerStart+0xe>
}
    4370:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    4372:	0020      	movs	r0, r4
    4374:	4b02      	ldr	r3, [pc, #8]	; (4380 <SYS_TimerStart+0x1c>)
    4376:	4798      	blx	r3
}
    4378:	e7fa      	b.n	4370 <SYS_TimerStart+0xc>
    437a:	46c0      	nop			; (mov r8, r8)
    437c:	00004339 	.word	0x00004339
    4380:	00004285 	.word	0x00004285

00004384 <SYS_TimerTaskHandler>:
{
    4384:	b5f0      	push	{r4, r5, r6, r7, lr}
    4386:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    4388:	4b1d      	ldr	r3, [pc, #116]	; (4400 <SYS_TimerTaskHandler+0x7c>)
    438a:	781b      	ldrb	r3, [r3, #0]
    438c:	2b00      	cmp	r3, #0
    438e:	d035      	beq.n	43fc <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4390:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4394:	4253      	negs	r3, r2
    4396:	4153      	adcs	r3, r2
    4398:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    439a:	b672      	cpsid	i
  __ASM volatile ("dmb");
    439c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    43a0:	2100      	movs	r1, #0
    43a2:	4b18      	ldr	r3, [pc, #96]	; (4404 <SYS_TimerTaskHandler+0x80>)
    43a4:	7019      	strb	r1, [r3, #0]
	return flags;
    43a6:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    43a8:	4a15      	ldr	r2, [pc, #84]	; (4400 <SYS_TimerTaskHandler+0x7c>)
    43aa:	7813      	ldrb	r3, [r2, #0]
    43ac:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    43ae:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    43b0:	2800      	cmp	r0, #0
    43b2:	d005      	beq.n	43c0 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    43b4:	3101      	adds	r1, #1
    43b6:	4a13      	ldr	r2, [pc, #76]	; (4404 <SYS_TimerTaskHandler+0x80>)
    43b8:	7011      	strb	r1, [r2, #0]
    43ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    43be:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    43c0:	009d      	lsls	r5, r3, #2
    43c2:	18ed      	adds	r5, r5, r3
    43c4:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    43c6:	4e10      	ldr	r6, [pc, #64]	; (4408 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    43c8:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    43ca:	e005      	b.n	43d8 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    43cc:	0020      	movs	r0, r4
    43ce:	4b0f      	ldr	r3, [pc, #60]	; (440c <SYS_TimerTaskHandler+0x88>)
    43d0:	4798      	blx	r3
    43d2:	e00d      	b.n	43f0 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    43d4:	0020      	movs	r0, r4
    43d6:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    43d8:	6834      	ldr	r4, [r6, #0]
    43da:	2c00      	cmp	r4, #0
    43dc:	d00e      	beq.n	43fc <SYS_TimerTaskHandler+0x78>
    43de:	6863      	ldr	r3, [r4, #4]
    43e0:	429d      	cmp	r5, r3
    43e2:	d309      	bcc.n	43f8 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    43e4:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    43e6:	6823      	ldr	r3, [r4, #0]
    43e8:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    43ea:	7b23      	ldrb	r3, [r4, #12]
    43ec:	2b01      	cmp	r3, #1
    43ee:	d0ed      	beq.n	43cc <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    43f0:	6923      	ldr	r3, [r4, #16]
    43f2:	2b00      	cmp	r3, #0
    43f4:	d1ee      	bne.n	43d4 <SYS_TimerTaskHandler+0x50>
    43f6:	e7ef      	b.n	43d8 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    43f8:	1b5d      	subs	r5, r3, r5
    43fa:	6065      	str	r5, [r4, #4]
}
    43fc:	b003      	add	sp, #12
    43fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4400:	20002308 	.word	0x20002308
    4404:	20000008 	.word	0x20000008
    4408:	20000864 	.word	0x20000864
    440c:	00004285 	.word	0x00004285

00004410 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    4410:	b510      	push	{r4, lr}
	tmr_cca_callback();
    4412:	4b01      	ldr	r3, [pc, #4]	; (4418 <tc_cca_callback+0x8>)
    4414:	4798      	blx	r3
}
    4416:	bd10      	pop	{r4, pc}
    4418:	000053a1 	.word	0x000053a1

0000441c <tc_ovf_callback>:
{
    441c:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    441e:	4b01      	ldr	r3, [pc, #4]	; (4424 <tc_ovf_callback+0x8>)
    4420:	4798      	blx	r3
}
    4422:	bd10      	pop	{r4, pc}
    4424:	00005359 	.word	0x00005359

00004428 <tmr_read_count>:
{
    4428:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    442a:	4802      	ldr	r0, [pc, #8]	; (4434 <tmr_read_count+0xc>)
    442c:	4b02      	ldr	r3, [pc, #8]	; (4438 <tmr_read_count+0x10>)
    442e:	4798      	blx	r3
    4430:	b280      	uxth	r0, r0
}
    4432:	bd10      	pop	{r4, pc}
    4434:	20002340 	.word	0x20002340
    4438:	00002b89 	.word	0x00002b89

0000443c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    443c:	4b03      	ldr	r3, [pc, #12]	; (444c <tmr_disable_cc_interrupt+0x10>)
    443e:	2110      	movs	r1, #16
    4440:	681a      	ldr	r2, [r3, #0]
    4442:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    4444:	7e5a      	ldrb	r2, [r3, #25]
    4446:	438a      	bics	r2, r1
    4448:	765a      	strb	r2, [r3, #25]
}
    444a:	4770      	bx	lr
    444c:	20002340 	.word	0x20002340

00004450 <tmr_enable_cc_interrupt>:
{
    4450:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4452:	4c0a      	ldr	r4, [pc, #40]	; (447c <tmr_enable_cc_interrupt+0x2c>)
    4454:	6820      	ldr	r0, [r4, #0]
    4456:	4b0a      	ldr	r3, [pc, #40]	; (4480 <tmr_enable_cc_interrupt+0x30>)
    4458:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    445a:	4b0a      	ldr	r3, [pc, #40]	; (4484 <tmr_enable_cc_interrupt+0x34>)
    445c:	5c1b      	ldrb	r3, [r3, r0]
    445e:	221f      	movs	r2, #31
    4460:	401a      	ands	r2, r3
    4462:	2301      	movs	r3, #1
    4464:	4093      	lsls	r3, r2
    4466:	4a08      	ldr	r2, [pc, #32]	; (4488 <tmr_enable_cc_interrupt+0x38>)
    4468:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    446a:	7e63      	ldrb	r3, [r4, #25]
    446c:	2210      	movs	r2, #16
    446e:	4313      	orrs	r3, r2
    4470:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4472:	6823      	ldr	r3, [r4, #0]
    4474:	2210      	movs	r2, #16
    4476:	735a      	strb	r2, [r3, #13]
}
    4478:	bd10      	pop	{r4, pc}
    447a:	46c0      	nop			; (mov r8, r8)
    447c:	20002340 	.word	0x20002340
    4480:	00002915 	.word	0x00002915
    4484:	0000abe0 	.word	0x0000abe0
    4488:	e000e100 	.word	0xe000e100

0000448c <tmr_write_cmpreg>:
{
    448c:	b510      	push	{r4, lr}
    448e:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    4490:	2100      	movs	r1, #0
    4492:	4802      	ldr	r0, [pc, #8]	; (449c <tmr_write_cmpreg+0x10>)
    4494:	4b02      	ldr	r3, [pc, #8]	; (44a0 <tmr_write_cmpreg+0x14>)
    4496:	4798      	blx	r3
}
    4498:	bd10      	pop	{r4, pc}
    449a:	46c0      	nop			; (mov r8, r8)
    449c:	20002340 	.word	0x20002340
    44a0:	00002bb5 	.word	0x00002bb5

000044a4 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    44a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    44a6:	46ce      	mov	lr, r9
    44a8:	4647      	mov	r7, r8
    44aa:	b580      	push	{r7, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    44ac:	4a2d      	ldr	r2, [pc, #180]	; (4564 <tmr_init+0xc0>)
    44ae:	2300      	movs	r3, #0
    44b0:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    44b2:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    44b4:	2100      	movs	r1, #0
    44b6:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    44b8:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    44ba:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    44bc:	7051      	strb	r1, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    44be:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    44c0:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    44c2:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    44c4:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    44c6:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    44c8:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    44ca:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    44cc:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    44ce:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    44d0:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    44d2:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    44d4:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    44d6:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    44d8:	3b01      	subs	r3, #1
    44da:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    44dc:	4c22      	ldr	r4, [pc, #136]	; (4568 <tmr_init+0xc4>)
    44de:	4923      	ldr	r1, [pc, #140]	; (456c <tmr_init+0xc8>)
    44e0:	0020      	movs	r0, r4
    44e2:	4b23      	ldr	r3, [pc, #140]	; (4570 <tmr_init+0xcc>)
    44e4:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    44e6:	2200      	movs	r2, #0
    44e8:	4922      	ldr	r1, [pc, #136]	; (4574 <tmr_init+0xd0>)
    44ea:	0020      	movs	r0, r4
    44ec:	4d22      	ldr	r5, [pc, #136]	; (4578 <tmr_init+0xd4>)
    44ee:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    44f0:	2202      	movs	r2, #2
    44f2:	4922      	ldr	r1, [pc, #136]	; (457c <tmr_init+0xd8>)
    44f4:	0020      	movs	r0, r4
    44f6:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    44f8:	6820      	ldr	r0, [r4, #0]
    44fa:	4b21      	ldr	r3, [pc, #132]	; (4580 <tmr_init+0xdc>)
    44fc:	4699      	mov	r9, r3
    44fe:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    4500:	4b20      	ldr	r3, [pc, #128]	; (4584 <tmr_init+0xe0>)
    4502:	4698      	mov	r8, r3
    4504:	5c1b      	ldrb	r3, [r3, r0]
    4506:	261f      	movs	r6, #31
    4508:	4033      	ands	r3, r6
    450a:	2501      	movs	r5, #1
    450c:	002a      	movs	r2, r5
    450e:	409a      	lsls	r2, r3
    4510:	4f1d      	ldr	r7, [pc, #116]	; (4588 <tmr_init+0xe4>)
    4512:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    4514:	7e63      	ldrb	r3, [r4, #25]
    4516:	2201      	movs	r2, #1
    4518:	4313      	orrs	r3, r2
    451a:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    451c:	6823      	ldr	r3, [r4, #0]
    451e:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    4520:	0018      	movs	r0, r3
    4522:	47c8      	blx	r9
    4524:	4643      	mov	r3, r8
    4526:	5c1b      	ldrb	r3, [r3, r0]
    4528:	401e      	ands	r6, r3
    452a:	40b5      	lsls	r5, r6
    452c:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    452e:	7e63      	ldrb	r3, [r4, #25]
    4530:	2210      	movs	r2, #16
    4532:	4313      	orrs	r3, r2
    4534:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    4536:	6822      	ldr	r2, [r4, #0]
    4538:	2310      	movs	r3, #16
    453a:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    453c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    453e:	b25b      	sxtb	r3, r3
    4540:	2b00      	cmp	r3, #0
    4542:	dbfb      	blt.n	453c <tmr_init+0x98>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    4544:	8813      	ldrh	r3, [r2, #0]
    4546:	2102      	movs	r1, #2
    4548:	430b      	orrs	r3, r1
    454a:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    454c:	2000      	movs	r0, #0
    454e:	4b0f      	ldr	r3, [pc, #60]	; (458c <tmr_init+0xe8>)
    4550:	4798      	blx	r3
    4552:	490f      	ldr	r1, [pc, #60]	; (4590 <tmr_init+0xec>)
    4554:	4b0f      	ldr	r3, [pc, #60]	; (4594 <tmr_init+0xf0>)
    4556:	4798      	blx	r3
	#endif
	return timer_multiplier;
    4558:	b2c0      	uxtb	r0, r0
}
    455a:	bc0c      	pop	{r2, r3}
    455c:	4690      	mov	r8, r2
    455e:	4699      	mov	r9, r3
    4560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4562:	46c0      	nop			; (mov r8, r8)
    4564:	2000230c 	.word	0x2000230c
    4568:	20002340 	.word	0x20002340
    456c:	42002c00 	.word	0x42002c00
    4570:	0000294d 	.word	0x0000294d
    4574:	0000441d 	.word	0x0000441d
    4578:	0000284d 	.word	0x0000284d
    457c:	00004411 	.word	0x00004411
    4580:	00002915 	.word	0x00002915
    4584:	0000abe0 	.word	0x0000abe0
    4588:	e000e100 	.word	0xe000e100
    458c:	000025dd 	.word	0x000025dd
    4590:	000f4240 	.word	0x000f4240
    4594:	00007eed 	.word	0x00007eed

00004598 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    4598:	4770      	bx	lr
	...

0000459c <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    459c:	b570      	push	{r4, r5, r6, lr}
    459e:	0003      	movs	r3, r0
    45a0:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    45a2:	4c14      	ldr	r4, [pc, #80]	; (45f4 <sal_aes_wrrd+0x58>)
    45a4:	1c60      	adds	r0, r4, #1
    45a6:	2210      	movs	r2, #16
    45a8:	0019      	movs	r1, r3
    45aa:	4b13      	ldr	r3, [pc, #76]	; (45f8 <sal_aes_wrrd+0x5c>)
    45ac:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    45ae:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    45b0:	4b12      	ldr	r3, [pc, #72]	; (45fc <sal_aes_wrrd+0x60>)
    45b2:	781b      	ldrb	r3, [r3, #0]
    45b4:	2b00      	cmp	r3, #0
    45b6:	d015      	beq.n	45e4 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    45b8:	2212      	movs	r2, #18
    45ba:	490e      	ldr	r1, [pc, #56]	; (45f4 <sal_aes_wrrd+0x58>)
    45bc:	2083      	movs	r0, #131	; 0x83
    45be:	4b10      	ldr	r3, [pc, #64]	; (4600 <sal_aes_wrrd+0x64>)
    45c0:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    45c2:	2200      	movs	r2, #0
    45c4:	4b0d      	ldr	r3, [pc, #52]	; (45fc <sal_aes_wrrd+0x60>)
    45c6:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    45c8:	2d00      	cmp	r5, #0
    45ca:	d005      	beq.n	45d8 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    45cc:	2210      	movs	r2, #16
    45ce:	4909      	ldr	r1, [pc, #36]	; (45f4 <sal_aes_wrrd+0x58>)
    45d0:	3101      	adds	r1, #1
    45d2:	0028      	movs	r0, r5
    45d4:	4b08      	ldr	r3, [pc, #32]	; (45f8 <sal_aes_wrrd+0x5c>)
    45d6:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    45d8:	4b06      	ldr	r3, [pc, #24]	; (45f4 <sal_aes_wrrd+0x58>)
    45da:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    45dc:	2018      	movs	r0, #24
    45de:	4b09      	ldr	r3, [pc, #36]	; (4604 <sal_aes_wrrd+0x68>)
    45e0:	4798      	blx	r3
}
    45e2:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    45e4:	2211      	movs	r2, #17
    45e6:	4903      	ldr	r1, [pc, #12]	; (45f4 <sal_aes_wrrd+0x58>)
    45e8:	3101      	adds	r1, #1
    45ea:	2084      	movs	r0, #132	; 0x84
    45ec:	4b04      	ldr	r3, [pc, #16]	; (4600 <sal_aes_wrrd+0x64>)
    45ee:	4798      	blx	r3
    45f0:	e7ea      	b.n	45c8 <sal_aes_wrrd+0x2c>
    45f2:	46c0      	nop			; (mov r8, r8)
    45f4:	20000868 	.word	0x20000868
    45f8:	00005411 	.word	0x00005411
    45fc:	2000089c 	.word	0x2000089c
    4600:	00004ff9 	.word	0x00004ff9
    4604:	00000d6d 	.word	0x00000d6d

00004608 <sal_aes_setup>:
{
    4608:	b5f0      	push	{r4, r5, r6, r7, lr}
    460a:	46c6      	mov	lr, r8
    460c:	b500      	push	{lr}
    460e:	b084      	sub	sp, #16
    4610:	0005      	movs	r5, r0
    4612:	000e      	movs	r6, r1
    4614:	0014      	movs	r4, r2
	if (key != NULL) {
    4616:	2800      	cmp	r0, #0
    4618:	d017      	beq.n	464a <sal_aes_setup+0x42>
		dec_initialized = false;
    461a:	2200      	movs	r2, #0
    461c:	4b3e      	ldr	r3, [pc, #248]	; (4718 <sal_aes_setup+0x110>)
    461e:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    4620:	3202      	adds	r2, #2
    4622:	4b3e      	ldr	r3, [pc, #248]	; (471c <sal_aes_setup+0x114>)
    4624:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    4626:	320e      	adds	r2, #14
    4628:	0001      	movs	r1, r0
    462a:	483d      	ldr	r0, [pc, #244]	; (4720 <sal_aes_setup+0x118>)
    462c:	4b3d      	ldr	r3, [pc, #244]	; (4724 <sal_aes_setup+0x11c>)
    462e:	4698      	mov	r8, r3
    4630:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4632:	4f3d      	ldr	r7, [pc, #244]	; (4728 <sal_aes_setup+0x120>)
    4634:	2310      	movs	r3, #16
    4636:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    4638:	1c78      	adds	r0, r7, #1
    463a:	2210      	movs	r2, #16
    463c:	0029      	movs	r1, r5
    463e:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    4640:	2211      	movs	r2, #17
    4642:	0039      	movs	r1, r7
    4644:	2083      	movs	r0, #131	; 0x83
    4646:	4b39      	ldr	r3, [pc, #228]	; (472c <sal_aes_setup+0x124>)
    4648:	4798      	blx	r3
	switch (dir) {
    464a:	2c00      	cmp	r4, #0
    464c:	d003      	beq.n	4656 <sal_aes_setup+0x4e>
    464e:	2c01      	cmp	r4, #1
    4650:	d02f      	beq.n	46b2 <sal_aes_setup+0xaa>
		return false;
    4652:	2000      	movs	r0, #0
    4654:	e01b      	b.n	468e <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    4656:	4b31      	ldr	r3, [pc, #196]	; (471c <sal_aes_setup+0x114>)
    4658:	781b      	ldrb	r3, [r3, #0]
    465a:	2b01      	cmp	r3, #1
    465c:	d01b      	beq.n	4696 <sal_aes_setup+0x8e>
	last_dir = dir;
    465e:	4b2f      	ldr	r3, [pc, #188]	; (471c <sal_aes_setup+0x114>)
    4660:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    4662:	2e00      	cmp	r6, #0
    4664:	d002      	beq.n	466c <sal_aes_setup+0x64>
		return (false);
    4666:	2000      	movs	r0, #0
	switch (enc_mode) {
    4668:	2e02      	cmp	r6, #2
    466a:	d110      	bne.n	468e <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    466c:	0136      	lsls	r6, r6, #4
    466e:	2370      	movs	r3, #112	; 0x70
    4670:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    4672:	00e4      	lsls	r4, r4, #3
    4674:	3b68      	subs	r3, #104	; 0x68
    4676:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    4678:	4334      	orrs	r4, r6
    467a:	4b2b      	ldr	r3, [pc, #172]	; (4728 <sal_aes_setup+0x120>)
    467c:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    467e:	2680      	movs	r6, #128	; 0x80
    4680:	4276      	negs	r6, r6
    4682:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    4684:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    4686:	2201      	movs	r2, #1
    4688:	4b29      	ldr	r3, [pc, #164]	; (4730 <sal_aes_setup+0x128>)
    468a:	701a      	strb	r2, [r3, #0]
	return (true);
    468c:	2001      	movs	r0, #1
}
    468e:	b004      	add	sp, #16
    4690:	bc04      	pop	{r2}
    4692:	4690      	mov	r8, r2
    4694:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    4696:	4d24      	ldr	r5, [pc, #144]	; (4728 <sal_aes_setup+0x120>)
    4698:	330f      	adds	r3, #15
    469a:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    469c:	1c68      	adds	r0, r5, #1
    469e:	2210      	movs	r2, #16
    46a0:	491f      	ldr	r1, [pc, #124]	; (4720 <sal_aes_setup+0x118>)
    46a2:	4b20      	ldr	r3, [pc, #128]	; (4724 <sal_aes_setup+0x11c>)
    46a4:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    46a6:	2211      	movs	r2, #17
    46a8:	0029      	movs	r1, r5
    46aa:	2083      	movs	r0, #131	; 0x83
    46ac:	4b1f      	ldr	r3, [pc, #124]	; (472c <sal_aes_setup+0x124>)
    46ae:	4798      	blx	r3
    46b0:	e7d5      	b.n	465e <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    46b2:	4b1a      	ldr	r3, [pc, #104]	; (471c <sal_aes_setup+0x114>)
    46b4:	781b      	ldrb	r3, [r3, #0]
    46b6:	2b01      	cmp	r3, #1
    46b8:	d0d1      	beq.n	465e <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46ba:	2210      	movs	r2, #16
    46bc:	4b1a      	ldr	r3, [pc, #104]	; (4728 <sal_aes_setup+0x120>)
    46be:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    46c0:	4b15      	ldr	r3, [pc, #84]	; (4718 <sal_aes_setup+0x110>)
    46c2:	781b      	ldrb	r3, [r3, #0]
    46c4:	2b00      	cmp	r3, #0
    46c6:	d00e      	beq.n	46e6 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    46c8:	4d17      	ldr	r5, [pc, #92]	; (4728 <sal_aes_setup+0x120>)
    46ca:	1c68      	adds	r0, r5, #1
    46cc:	2210      	movs	r2, #16
    46ce:	4919      	ldr	r1, [pc, #100]	; (4734 <sal_aes_setup+0x12c>)
    46d0:	4b14      	ldr	r3, [pc, #80]	; (4724 <sal_aes_setup+0x11c>)
    46d2:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    46d4:	2211      	movs	r2, #17
    46d6:	0029      	movs	r1, r5
    46d8:	2083      	movs	r0, #131	; 0x83
    46da:	4b14      	ldr	r3, [pc, #80]	; (472c <sal_aes_setup+0x124>)
    46dc:	4798      	blx	r3
			dec_initialized = true;
    46de:	4b0e      	ldr	r3, [pc, #56]	; (4718 <sal_aes_setup+0x110>)
    46e0:	2201      	movs	r2, #1
    46e2:	701a      	strb	r2, [r3, #0]
    46e4:	e7bb      	b.n	465e <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    46e6:	4d10      	ldr	r5, [pc, #64]	; (4728 <sal_aes_setup+0x120>)
    46e8:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    46ea:	3380      	adds	r3, #128	; 0x80
    46ec:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    46ee:	3a0f      	subs	r2, #15
    46f0:	4b0f      	ldr	r3, [pc, #60]	; (4730 <sal_aes_setup+0x128>)
    46f2:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    46f4:	2100      	movs	r1, #0
    46f6:	4668      	mov	r0, sp
    46f8:	4b0f      	ldr	r3, [pc, #60]	; (4738 <sal_aes_setup+0x130>)
    46fa:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    46fc:	2310      	movs	r3, #16
    46fe:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    4700:	2201      	movs	r2, #1
    4702:	0029      	movs	r1, r5
    4704:	2083      	movs	r0, #131	; 0x83
    4706:	4b09      	ldr	r3, [pc, #36]	; (472c <sal_aes_setup+0x124>)
    4708:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    470a:	2210      	movs	r2, #16
    470c:	4909      	ldr	r1, [pc, #36]	; (4734 <sal_aes_setup+0x12c>)
    470e:	2084      	movs	r0, #132	; 0x84
    4710:	4b0a      	ldr	r3, [pc, #40]	; (473c <sal_aes_setup+0x134>)
    4712:	4798      	blx	r3
    4714:	e7d8      	b.n	46c8 <sal_aes_setup+0xc0>
    4716:	46c0      	nop			; (mov r8, r8)
    4718:	2000087a 	.word	0x2000087a
    471c:	20000009 	.word	0x20000009
    4720:	2000088c 	.word	0x2000088c
    4724:	00005411 	.word	0x00005411
    4728:	20000868 	.word	0x20000868
    472c:	00004d05 	.word	0x00004d05
    4730:	2000089c 	.word	0x2000089c
    4734:	2000087c 	.word	0x2000087c
    4738:	0000459d 	.word	0x0000459d
    473c:	00004e71 	.word	0x00004e71

00004740 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    4740:	b510      	push	{r4, lr}
    4742:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    4744:	2210      	movs	r2, #16
    4746:	2084      	movs	r0, #132	; 0x84
    4748:	4b01      	ldr	r3, [pc, #4]	; (4750 <sal_aes_read+0x10>)
    474a:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    474c:	bd10      	pop	{r4, pc}
    474e:	46c0      	nop			; (mov r8, r8)
    4750:	00004e71 	.word	0x00004e71

00004754 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    4754:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    4756:	2201      	movs	r2, #1
    4758:	4b03      	ldr	r3, [pc, #12]	; (4768 <AT86RFX_ISR+0x14>)
    475a:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    475c:	4b03      	ldr	r3, [pc, #12]	; (476c <AT86RFX_ISR+0x18>)
    475e:	681b      	ldr	r3, [r3, #0]
    4760:	2b00      	cmp	r3, #0
    4762:	d000      	beq.n	4766 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    4764:	4798      	blx	r3
	}
}
    4766:	bd10      	pop	{r4, pc}
    4768:	40001800 	.word	0x40001800
    476c:	200008a0 	.word	0x200008a0

00004770 <trx_spi_init>:

void trx_spi_init(void)
{
    4770:	b530      	push	{r4, r5, lr}
    4772:	b085      	sub	sp, #20
	config->address_enabled = false;
    4774:	4a34      	ldr	r2, [pc, #208]	; (4848 <trx_spi_init+0xd8>)
    4776:	2300      	movs	r3, #0
    4778:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    477a:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    477c:	213f      	movs	r1, #63	; 0x3f
    477e:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    4780:	4c32      	ldr	r4, [pc, #200]	; (484c <trx_spi_init+0xdc>)
    4782:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    4784:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    4786:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    4788:	2201      	movs	r2, #1
    478a:	4669      	mov	r1, sp
    478c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    478e:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    4790:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    4792:	203f      	movs	r0, #63	; 0x3f
    4794:	4b2e      	ldr	r3, [pc, #184]	; (4850 <trx_spi_init+0xe0>)
    4796:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    4798:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    479a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    479c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    479e:	2900      	cmp	r1, #0
    47a0:	d104      	bne.n	47ac <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    47a2:	0953      	lsrs	r3, r2, #5
    47a4:	01db      	lsls	r3, r3, #7
    47a6:	492b      	ldr	r1, [pc, #172]	; (4854 <trx_spi_init+0xe4>)
    47a8:	468c      	mov	ip, r1
    47aa:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    47ac:	211f      	movs	r1, #31
    47ae:	4011      	ands	r1, r2
    47b0:	2201      	movs	r2, #1
    47b2:	0010      	movs	r0, r2
    47b4:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    47b6:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    47b8:	4c27      	ldr	r4, [pc, #156]	; (4858 <trx_spi_init+0xe8>)
    47ba:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    47bc:	2300      	movs	r3, #0
    47be:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    47c0:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    47c2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    47c4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    47c6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    47c8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    47ca:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    47cc:	3223      	adds	r2, #35	; 0x23
    47ce:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    47d0:	0020      	movs	r0, r4
    47d2:	3018      	adds	r0, #24
    47d4:	3a18      	subs	r2, #24
    47d6:	2100      	movs	r1, #0
    47d8:	4b20      	ldr	r3, [pc, #128]	; (485c <trx_spi_init+0xec>)
    47da:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    47dc:	2380      	movs	r3, #128	; 0x80
    47de:	025b      	lsls	r3, r3, #9
    47e0:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    47e2:	4b1f      	ldr	r3, [pc, #124]	; (4860 <trx_spi_init+0xf0>)
    47e4:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    47e6:	4b1f      	ldr	r3, [pc, #124]	; (4864 <trx_spi_init+0xf4>)
    47e8:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    47ea:	2301      	movs	r3, #1
    47ec:	425b      	negs	r3, r3
    47ee:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    47f0:	4b1d      	ldr	r3, [pc, #116]	; (4868 <trx_spi_init+0xf8>)
    47f2:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    47f4:	4b1d      	ldr	r3, [pc, #116]	; (486c <trx_spi_init+0xfc>)
    47f6:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    47f8:	4d1d      	ldr	r5, [pc, #116]	; (4870 <trx_spi_init+0x100>)
    47fa:	0022      	movs	r2, r4
    47fc:	491d      	ldr	r1, [pc, #116]	; (4874 <trx_spi_init+0x104>)
    47fe:	0028      	movs	r0, r5
    4800:	4b1d      	ldr	r3, [pc, #116]	; (4878 <trx_spi_init+0x108>)
    4802:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4804:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    4806:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    4808:	2b00      	cmp	r3, #0
    480a:	d1fc      	bne.n	4806 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    480c:	6813      	ldr	r3, [r2, #0]
    480e:	2502      	movs	r5, #2
    4810:	432b      	orrs	r3, r5
    4812:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    4814:	ac01      	add	r4, sp, #4
    4816:	0020      	movs	r0, r4
    4818:	4b18      	ldr	r3, [pc, #96]	; (487c <trx_spi_init+0x10c>)
    481a:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    481c:	2320      	movs	r3, #32
    481e:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    4820:	2380      	movs	r3, #128	; 0x80
    4822:	039b      	lsls	r3, r3, #14
    4824:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    4826:	7225      	strb	r5, [r4, #8]
	#if (SAML21)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    4828:	2301      	movs	r3, #1
    482a:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    482c:	2200      	movs	r2, #0
    482e:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    4830:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    4832:	0021      	movs	r1, r4
    4834:	2000      	movs	r0, #0
    4836:	4b12      	ldr	r3, [pc, #72]	; (4880 <trx_spi_init+0x110>)
    4838:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    483a:	2200      	movs	r2, #0
    483c:	2100      	movs	r1, #0
    483e:	4811      	ldr	r0, [pc, #68]	; (4884 <trx_spi_init+0x114>)
    4840:	4b11      	ldr	r3, [pc, #68]	; (4888 <trx_spi_init+0x118>)
    4842:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    4844:	b005      	add	sp, #20
    4846:	bd30      	pop	{r4, r5, pc}
    4848:	20002360 	.word	0x20002360
    484c:	20002364 	.word	0x20002364
    4850:	000010ad 	.word	0x000010ad
    4854:	41004400 	.word	0x41004400
    4858:	20002368 	.word	0x20002368
    485c:	00005423 	.word	0x00005423
    4860:	004c4b40 	.word	0x004c4b40
    4864:	00530005 	.word	0x00530005
    4868:	003e0005 	.word	0x003e0005
    486c:	00520005 	.word	0x00520005
    4870:	200023a0 	.word	0x200023a0
    4874:	42001800 	.word	0x42001800
    4878:	00001595 	.word	0x00001595
    487c:	00001021 	.word	0x00001021
    4880:	00001035 	.word	0x00001035
    4884:	00004755 	.word	0x00004755
    4888:	00000edd 	.word	0x00000edd

0000488c <PhyReset>:

void PhyReset(void)
{
    488c:	b570      	push	{r4, r5, r6, lr}
    488e:	4c08      	ldr	r4, [pc, #32]	; (48b0 <PhyReset+0x24>)
    4890:	2580      	movs	r5, #128	; 0x80
    4892:	022d      	lsls	r5, r5, #8
    4894:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    4896:	2280      	movs	r2, #128	; 0x80
    4898:	0352      	lsls	r2, r2, #13
    489a:	4b06      	ldr	r3, [pc, #24]	; (48b4 <PhyReset+0x28>)
    489c:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    489e:	20a5      	movs	r0, #165	; 0xa5
    48a0:	0040      	lsls	r0, r0, #1
    48a2:	4e05      	ldr	r6, [pc, #20]	; (48b8 <PhyReset+0x2c>)
    48a4:	47b0      	blx	r6
    48a6:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    48a8:	200a      	movs	r0, #10
    48aa:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    48ac:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    48ae:	bd70      	pop	{r4, r5, r6, pc}
    48b0:	41004480 	.word	0x41004480
    48b4:	41004400 	.word	0x41004400
    48b8:	00000d6d 	.word	0x00000d6d

000048bc <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    48bc:	b570      	push	{r4, r5, r6, lr}
    48be:	b082      	sub	sp, #8
    48c0:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    48c2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    48c6:	425a      	negs	r2, r3
    48c8:	4153      	adcs	r3, r2
    48ca:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    48cc:	b672      	cpsid	i
    48ce:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    48d2:	2200      	movs	r2, #0
    48d4:	4b33      	ldr	r3, [pc, #204]	; (49a4 <trx_reg_read+0xe8>)
    48d6:	701a      	strb	r2, [r3, #0]
	return flags;
    48d8:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    48da:	4e33      	ldr	r6, [pc, #204]	; (49a8 <trx_reg_read+0xec>)
    48dc:	3201      	adds	r2, #1
    48de:	4933      	ldr	r1, [pc, #204]	; (49ac <trx_reg_read+0xf0>)
    48e0:	0030      	movs	r0, r6
    48e2:	4b33      	ldr	r3, [pc, #204]	; (49b0 <trx_reg_read+0xf4>)
    48e4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    48e6:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    48e8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48ea:	7e1a      	ldrb	r2, [r3, #24]
    48ec:	420a      	tst	r2, r1
    48ee:	d0fc      	beq.n	48ea <trx_reg_read+0x2e>
    48f0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    48f2:	07d2      	lsls	r2, r2, #31
    48f4:	d502      	bpl.n	48fc <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    48f6:	2280      	movs	r2, #128	; 0x80
    48f8:	4315      	orrs	r5, r2
    48fa:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    48fc:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48fe:	7e1a      	ldrb	r2, [r3, #24]
    4900:	420a      	tst	r2, r1
    4902:	d0fc      	beq.n	48fe <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4904:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4906:	7e1a      	ldrb	r2, [r3, #24]
    4908:	420a      	tst	r2, r1
    490a:	d0fc      	beq.n	4906 <trx_reg_read+0x4a>
    490c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    490e:	0752      	lsls	r2, r2, #29
    4910:	d50c      	bpl.n	492c <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4912:	8b5a      	ldrh	r2, [r3, #26]
    4914:	0752      	lsls	r2, r2, #29
    4916:	d501      	bpl.n	491c <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4918:	2204      	movs	r2, #4
    491a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    491c:	4a22      	ldr	r2, [pc, #136]	; (49a8 <trx_reg_read+0xec>)
    491e:	7992      	ldrb	r2, [r2, #6]
    4920:	2a01      	cmp	r2, #1
    4922:	d034      	beq.n	498e <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4924:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4926:	b2d2      	uxtb	r2, r2
    4928:	4922      	ldr	r1, [pc, #136]	; (49b4 <trx_reg_read+0xf8>)
    492a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    492c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    492e:	7e1a      	ldrb	r2, [r3, #24]
    4930:	420a      	tst	r2, r1
    4932:	d0fc      	beq.n	492e <trx_reg_read+0x72>
    4934:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4936:	07d2      	lsls	r2, r2, #31
    4938:	d501      	bpl.n	493e <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    493a:	2200      	movs	r2, #0
    493c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    493e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4940:	7e1a      	ldrb	r2, [r3, #24]
    4942:	420a      	tst	r2, r1
    4944:	d0fc      	beq.n	4940 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    4946:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4948:	7e1a      	ldrb	r2, [r3, #24]
    494a:	420a      	tst	r2, r1
    494c:	d0fc      	beq.n	4948 <trx_reg_read+0x8c>
    494e:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    4950:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    4952:	0752      	lsls	r2, r2, #29
    4954:	d50a      	bpl.n	496c <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4956:	8b5a      	ldrh	r2, [r3, #26]
    4958:	0752      	lsls	r2, r2, #29
    495a:	d501      	bpl.n	4960 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    495c:	2204      	movs	r2, #4
    495e:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4960:	4a11      	ldr	r2, [pc, #68]	; (49a8 <trx_reg_read+0xec>)
    4962:	7992      	ldrb	r2, [r2, #6]
    4964:	2a01      	cmp	r2, #1
    4966:	d018      	beq.n	499a <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4968:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    496a:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    496c:	2200      	movs	r2, #0
    496e:	490f      	ldr	r1, [pc, #60]	; (49ac <trx_reg_read+0xf0>)
    4970:	480d      	ldr	r0, [pc, #52]	; (49a8 <trx_reg_read+0xec>)
    4972:	4b0f      	ldr	r3, [pc, #60]	; (49b0 <trx_reg_read+0xf4>)
    4974:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4976:	23ff      	movs	r3, #255	; 0xff
    4978:	4223      	tst	r3, r4
    497a:	d005      	beq.n	4988 <trx_reg_read+0xcc>
		cpu_irq_enable();
    497c:	2201      	movs	r2, #1
    497e:	4b09      	ldr	r3, [pc, #36]	; (49a4 <trx_reg_read+0xe8>)
    4980:	701a      	strb	r2, [r3, #0]
    4982:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4986:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    4988:	b2e8      	uxtb	r0, r5
}
    498a:	b002      	add	sp, #8
    498c:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    498e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4990:	05d2      	lsls	r2, r2, #23
    4992:	0dd2      	lsrs	r2, r2, #23
    4994:	4907      	ldr	r1, [pc, #28]	; (49b4 <trx_reg_read+0xf8>)
    4996:	800a      	strh	r2, [r1, #0]
    4998:	e7c8      	b.n	492c <trx_reg_read+0x70>
    499a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    499c:	05ed      	lsls	r5, r5, #23
    499e:	0ded      	lsrs	r5, r5, #23
    49a0:	e7e4      	b.n	496c <trx_reg_read+0xb0>
    49a2:	46c0      	nop			; (mov r8, r8)
    49a4:	20000008 	.word	0x20000008
    49a8:	200023a0 	.word	0x200023a0
    49ac:	20002364 	.word	0x20002364
    49b0:	00001859 	.word	0x00001859
    49b4:	2000235c 	.word	0x2000235c

000049b8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    49b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    49ba:	b083      	sub	sp, #12
    49bc:	0006      	movs	r6, r0
    49be:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    49c0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    49c4:	425a      	negs	r2, r3
    49c6:	4153      	adcs	r3, r2
    49c8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    49ca:	b672      	cpsid	i
    49cc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    49d0:	2200      	movs	r2, #0
    49d2:	4b34      	ldr	r3, [pc, #208]	; (4aa4 <trx_reg_write+0xec>)
    49d4:	701a      	strb	r2, [r3, #0]
	return flags;
    49d6:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    49d8:	4f33      	ldr	r7, [pc, #204]	; (4aa8 <trx_reg_write+0xf0>)
    49da:	3201      	adds	r2, #1
    49dc:	4933      	ldr	r1, [pc, #204]	; (4aac <trx_reg_write+0xf4>)
    49de:	0038      	movs	r0, r7
    49e0:	4b33      	ldr	r3, [pc, #204]	; (4ab0 <trx_reg_write+0xf8>)
    49e2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    49e4:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    49e6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    49e8:	7e1a      	ldrb	r2, [r3, #24]
    49ea:	420a      	tst	r2, r1
    49ec:	d0fc      	beq.n	49e8 <trx_reg_write+0x30>
    49ee:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    49f0:	07d2      	lsls	r2, r2, #31
    49f2:	d502      	bpl.n	49fa <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    49f4:	22c0      	movs	r2, #192	; 0xc0
    49f6:	4316      	orrs	r6, r2
    49f8:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    49fa:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49fc:	7e1a      	ldrb	r2, [r3, #24]
    49fe:	420a      	tst	r2, r1
    4a00:	d0fc      	beq.n	49fc <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a02:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a04:	7e1a      	ldrb	r2, [r3, #24]
    4a06:	420a      	tst	r2, r1
    4a08:	d0fc      	beq.n	4a04 <trx_reg_write+0x4c>
    4a0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a0c:	0752      	lsls	r2, r2, #29
    4a0e:	d50c      	bpl.n	4a2a <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a10:	8b5a      	ldrh	r2, [r3, #26]
    4a12:	0752      	lsls	r2, r2, #29
    4a14:	d501      	bpl.n	4a1a <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a16:	2204      	movs	r2, #4
    4a18:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a1a:	4a23      	ldr	r2, [pc, #140]	; (4aa8 <trx_reg_write+0xf0>)
    4a1c:	7992      	ldrb	r2, [r2, #6]
    4a1e:	2a01      	cmp	r2, #1
    4a20:	d033      	beq.n	4a8a <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a24:	b2d2      	uxtb	r2, r2
    4a26:	4923      	ldr	r1, [pc, #140]	; (4ab4 <trx_reg_write+0xfc>)
    4a28:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    4a2a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4a2c:	7e1a      	ldrb	r2, [r3, #24]
    4a2e:	420a      	tst	r2, r1
    4a30:	d0fc      	beq.n	4a2c <trx_reg_write+0x74>
    4a32:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4a34:	07d2      	lsls	r2, r2, #31
    4a36:	d500      	bpl.n	4a3a <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4a38:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    4a3a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4a3c:	7e1a      	ldrb	r2, [r3, #24]
    4a3e:	420a      	tst	r2, r1
    4a40:	d0fc      	beq.n	4a3c <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4a42:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a44:	7e1a      	ldrb	r2, [r3, #24]
    4a46:	420a      	tst	r2, r1
    4a48:	d0fc      	beq.n	4a44 <trx_reg_write+0x8c>
    4a4a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4a4c:	0752      	lsls	r2, r2, #29
    4a4e:	d50c      	bpl.n	4a6a <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a50:	8b5a      	ldrh	r2, [r3, #26]
    4a52:	0752      	lsls	r2, r2, #29
    4a54:	d501      	bpl.n	4a5a <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4a56:	2204      	movs	r2, #4
    4a58:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a5a:	4a13      	ldr	r2, [pc, #76]	; (4aa8 <trx_reg_write+0xf0>)
    4a5c:	7992      	ldrb	r2, [r2, #6]
    4a5e:	2a01      	cmp	r2, #1
    4a60:	d019      	beq.n	4a96 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4a64:	b2db      	uxtb	r3, r3
    4a66:	4a13      	ldr	r2, [pc, #76]	; (4ab4 <trx_reg_write+0xfc>)
    4a68:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4a6a:	2200      	movs	r2, #0
    4a6c:	490f      	ldr	r1, [pc, #60]	; (4aac <trx_reg_write+0xf4>)
    4a6e:	480e      	ldr	r0, [pc, #56]	; (4aa8 <trx_reg_write+0xf0>)
    4a70:	4b0f      	ldr	r3, [pc, #60]	; (4ab0 <trx_reg_write+0xf8>)
    4a72:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4a74:	23ff      	movs	r3, #255	; 0xff
    4a76:	422b      	tst	r3, r5
    4a78:	d005      	beq.n	4a86 <trx_reg_write+0xce>
		cpu_irq_enable();
    4a7a:	2201      	movs	r2, #1
    4a7c:	4b09      	ldr	r3, [pc, #36]	; (4aa4 <trx_reg_write+0xec>)
    4a7e:	701a      	strb	r2, [r3, #0]
    4a80:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4a84:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4a86:	b003      	add	sp, #12
    4a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4a8c:	05d2      	lsls	r2, r2, #23
    4a8e:	0dd2      	lsrs	r2, r2, #23
    4a90:	4908      	ldr	r1, [pc, #32]	; (4ab4 <trx_reg_write+0xfc>)
    4a92:	800a      	strh	r2, [r1, #0]
    4a94:	e7c9      	b.n	4a2a <trx_reg_write+0x72>
    4a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4a98:	05db      	lsls	r3, r3, #23
    4a9a:	0ddb      	lsrs	r3, r3, #23
    4a9c:	4a05      	ldr	r2, [pc, #20]	; (4ab4 <trx_reg_write+0xfc>)
    4a9e:	8013      	strh	r3, [r2, #0]
    4aa0:	e7e3      	b.n	4a6a <trx_reg_write+0xb2>
    4aa2:	46c0      	nop			; (mov r8, r8)
    4aa4:	20000008 	.word	0x20000008
    4aa8:	200023a0 	.word	0x200023a0
    4aac:	20002364 	.word	0x20002364
    4ab0:	00001859 	.word	0x00001859
    4ab4:	2000235c 	.word	0x2000235c

00004ab8 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    4ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aba:	46d6      	mov	lr, sl
    4abc:	464f      	mov	r7, r9
    4abe:	4646      	mov	r6, r8
    4ac0:	b5c0      	push	{r6, r7, lr}
    4ac2:	b082      	sub	sp, #8
    4ac4:	0005      	movs	r5, r0
    4ac6:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4ac8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4acc:	425a      	negs	r2, r3
    4ace:	4153      	adcs	r3, r2
    4ad0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4ad2:	b672      	cpsid	i
    4ad4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4ad8:	2200      	movs	r2, #0
    4ada:	4b3e      	ldr	r3, [pc, #248]	; (4bd4 <trx_frame_read+0x11c>)
    4adc:	701a      	strb	r2, [r3, #0]
	return flags;
    4ade:	9b01      	ldr	r3, [sp, #4]
    4ae0:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4ae2:	4f3d      	ldr	r7, [pc, #244]	; (4bd8 <trx_frame_read+0x120>)
    4ae4:	3201      	adds	r2, #1
    4ae6:	493d      	ldr	r1, [pc, #244]	; (4bdc <trx_frame_read+0x124>)
    4ae8:	0038      	movs	r0, r7
    4aea:	4b3d      	ldr	r3, [pc, #244]	; (4be0 <trx_frame_read+0x128>)
    4aec:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4aee:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4af0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4af2:	7e1a      	ldrb	r2, [r3, #24]
    4af4:	420a      	tst	r2, r1
    4af6:	d0fc      	beq.n	4af2 <trx_frame_read+0x3a>
    4af8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4afa:	07d2      	lsls	r2, r2, #31
    4afc:	d501      	bpl.n	4b02 <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4afe:	2220      	movs	r2, #32
    4b00:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4b02:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b04:	7e1a      	ldrb	r2, [r3, #24]
    4b06:	420a      	tst	r2, r1
    4b08:	d0fc      	beq.n	4b04 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4b0a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b0c:	7e1a      	ldrb	r2, [r3, #24]
    4b0e:	420a      	tst	r2, r1
    4b10:	d0fc      	beq.n	4b0c <trx_frame_read+0x54>
    4b12:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4b14:	0752      	lsls	r2, r2, #29
    4b16:	d50c      	bpl.n	4b32 <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b18:	8b5a      	ldrh	r2, [r3, #26]
    4b1a:	0752      	lsls	r2, r2, #29
    4b1c:	d501      	bpl.n	4b22 <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b1e:	2204      	movs	r2, #4
    4b20:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b22:	4a2d      	ldr	r2, [pc, #180]	; (4bd8 <trx_frame_read+0x120>)
    4b24:	7992      	ldrb	r2, [r2, #6]
    4b26:	2a01      	cmp	r2, #1
    4b28:	d013      	beq.n	4b52 <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b2c:	b2db      	uxtb	r3, r3
    4b2e:	4a2d      	ldr	r2, [pc, #180]	; (4be4 <trx_frame_read+0x12c>)
    4b30:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4b32:	1e63      	subs	r3, r4, #1
    4b34:	b2db      	uxtb	r3, r3
    4b36:	2c00      	cmp	r4, #0
    4b38:	d036      	beq.n	4ba8 <trx_frame_read+0xf0>
    4b3a:	3301      	adds	r3, #1
    4b3c:	469c      	mov	ip, r3
    4b3e:	44ac      	add	ip, r5
    4b40:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b42:	4e25      	ldr	r6, [pc, #148]	; (4bd8 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    4b44:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b46:	2300      	movs	r3, #0
    4b48:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4b4a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4b4c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b4e:	46b1      	mov	r9, r6
    4b50:	e00f      	b.n	4b72 <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4b54:	05db      	lsls	r3, r3, #23
    4b56:	0ddb      	lsrs	r3, r3, #23
    4b58:	4a22      	ldr	r2, [pc, #136]	; (4be4 <trx_frame_read+0x12c>)
    4b5a:	8013      	strh	r3, [r2, #0]
    4b5c:	e7e9      	b.n	4b32 <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4b5e:	464a      	mov	r2, r9
    4b60:	7992      	ldrb	r2, [r2, #6]
    4b62:	2a01      	cmp	r2, #1
    4b64:	d01c      	beq.n	4ba0 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4b66:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4b68:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4b6a:	702f      	strb	r7, [r5, #0]
		data++;
    4b6c:	3501      	adds	r5, #1
	while (length--) {
    4b6e:	4565      	cmp	r5, ip
    4b70:	d01a      	beq.n	4ba8 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4b72:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4b74:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4b76:	4202      	tst	r2, r0
    4b78:	d0fc      	beq.n	4b74 <trx_frame_read+0xbc>
    4b7a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4b7c:	4202      	tst	r2, r0
    4b7e:	d001      	beq.n	4b84 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4b80:	4652      	mov	r2, sl
    4b82:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4b84:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4b86:	4222      	tst	r2, r4
    4b88:	d0fc      	beq.n	4b84 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4b8a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4b8c:	420a      	tst	r2, r1
    4b8e:	d0fc      	beq.n	4b8a <trx_frame_read+0xd2>
    4b90:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4b92:	420a      	tst	r2, r1
    4b94:	d0e9      	beq.n	4b6a <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b96:	8b5a      	ldrh	r2, [r3, #26]
    4b98:	420a      	tst	r2, r1
    4b9a:	d0e0      	beq.n	4b5e <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4b9c:	8359      	strh	r1, [r3, #26]
    4b9e:	e7de      	b.n	4b5e <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ba0:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4ba2:	05ff      	lsls	r7, r7, #23
    4ba4:	0dff      	lsrs	r7, r7, #23
    4ba6:	e7e0      	b.n	4b6a <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4ba8:	2200      	movs	r2, #0
    4baa:	490c      	ldr	r1, [pc, #48]	; (4bdc <trx_frame_read+0x124>)
    4bac:	480a      	ldr	r0, [pc, #40]	; (4bd8 <trx_frame_read+0x120>)
    4bae:	4b0c      	ldr	r3, [pc, #48]	; (4be0 <trx_frame_read+0x128>)
    4bb0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4bb2:	23ff      	movs	r3, #255	; 0xff
    4bb4:	4642      	mov	r2, r8
    4bb6:	4213      	tst	r3, r2
    4bb8:	d005      	beq.n	4bc6 <trx_frame_read+0x10e>
		cpu_irq_enable();
    4bba:	2201      	movs	r2, #1
    4bbc:	4b05      	ldr	r3, [pc, #20]	; (4bd4 <trx_frame_read+0x11c>)
    4bbe:	701a      	strb	r2, [r3, #0]
    4bc0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4bc4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4bc6:	b002      	add	sp, #8
    4bc8:	bc1c      	pop	{r2, r3, r4}
    4bca:	4690      	mov	r8, r2
    4bcc:	4699      	mov	r9, r3
    4bce:	46a2      	mov	sl, r4
    4bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4bd2:	46c0      	nop			; (mov r8, r8)
    4bd4:	20000008 	.word	0x20000008
    4bd8:	200023a0 	.word	0x200023a0
    4bdc:	20002364 	.word	0x20002364
    4be0:	00001859 	.word	0x00001859
    4be4:	2000235c 	.word	0x2000235c

00004be8 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4be8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bea:	46c6      	mov	lr, r8
    4bec:	b500      	push	{lr}
    4bee:	b082      	sub	sp, #8
    4bf0:	0004      	movs	r4, r0
    4bf2:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4bf4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4bf8:	425a      	negs	r2, r3
    4bfa:	4153      	adcs	r3, r2
    4bfc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4bfe:	b672      	cpsid	i
    4c00:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4c04:	2200      	movs	r2, #0
    4c06:	4b3a      	ldr	r3, [pc, #232]	; (4cf0 <trx_frame_write+0x108>)
    4c08:	701a      	strb	r2, [r3, #0]
	return flags;
    4c0a:	9b01      	ldr	r3, [sp, #4]
    4c0c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4c0e:	4f39      	ldr	r7, [pc, #228]	; (4cf4 <trx_frame_write+0x10c>)
    4c10:	3201      	adds	r2, #1
    4c12:	4939      	ldr	r1, [pc, #228]	; (4cf8 <trx_frame_write+0x110>)
    4c14:	0038      	movs	r0, r7
    4c16:	4b39      	ldr	r3, [pc, #228]	; (4cfc <trx_frame_write+0x114>)
    4c18:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4c1a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4c1c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c1e:	7e1a      	ldrb	r2, [r3, #24]
    4c20:	420a      	tst	r2, r1
    4c22:	d0fc      	beq.n	4c1e <trx_frame_write+0x36>
    4c24:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c26:	07d2      	lsls	r2, r2, #31
    4c28:	d501      	bpl.n	4c2e <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c2a:	2260      	movs	r2, #96	; 0x60
    4c2c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4c2e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4c30:	7e1a      	ldrb	r2, [r3, #24]
    4c32:	420a      	tst	r2, r1
    4c34:	d0fc      	beq.n	4c30 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4c36:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4c38:	7e1a      	ldrb	r2, [r3, #24]
    4c3a:	420a      	tst	r2, r1
    4c3c:	d0fc      	beq.n	4c38 <trx_frame_write+0x50>
    4c3e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4c40:	0752      	lsls	r2, r2, #29
    4c42:	d50c      	bpl.n	4c5e <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4c44:	8b5a      	ldrh	r2, [r3, #26]
    4c46:	0752      	lsls	r2, r2, #29
    4c48:	d501      	bpl.n	4c4e <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4c4a:	2204      	movs	r2, #4
    4c4c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c4e:	4a29      	ldr	r2, [pc, #164]	; (4cf4 <trx_frame_write+0x10c>)
    4c50:	7992      	ldrb	r2, [r2, #6]
    4c52:	2a01      	cmp	r2, #1
    4c54:	d00b      	beq.n	4c6e <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c58:	b2d2      	uxtb	r2, r2
    4c5a:	4929      	ldr	r1, [pc, #164]	; (4d00 <trx_frame_write+0x118>)
    4c5c:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c5e:	4a25      	ldr	r2, [pc, #148]	; (4cf4 <trx_frame_write+0x10c>)
    4c60:	7992      	ldrb	r2, [r2, #6]
    4c62:	4694      	mov	ip, r2
    4c64:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4c66:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4c68:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4c6a:	2404      	movs	r4, #4
    4c6c:	e00d      	b.n	4c8a <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4c6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c70:	05d2      	lsls	r2, r2, #23
    4c72:	0dd2      	lsrs	r2, r2, #23
    4c74:	4922      	ldr	r1, [pc, #136]	; (4d00 <trx_frame_write+0x118>)
    4c76:	800a      	strh	r2, [r1, #0]
    4c78:	e7f1      	b.n	4c5e <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4c7a:	4662      	mov	r2, ip
    4c7c:	2a01      	cmp	r2, #1
    4c7e:	d01e      	beq.n	4cbe <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4c80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4c82:	b2d2      	uxtb	r2, r2
    4c84:	4e1e      	ldr	r6, [pc, #120]	; (4d00 <trx_frame_write+0x118>)
    4c86:	8032      	strh	r2, [r6, #0]
    4c88:	3101      	adds	r1, #1
	while (length--) {
    4c8a:	3d01      	subs	r5, #1
    4c8c:	b2ed      	uxtb	r5, r5
    4c8e:	2dff      	cmp	r5, #255	; 0xff
    4c90:	d01b      	beq.n	4cca <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4c92:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4c94:	423a      	tst	r2, r7
    4c96:	d0fc      	beq.n	4c92 <trx_frame_write+0xaa>
    4c98:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4c9a:	423a      	tst	r2, r7
    4c9c:	d001      	beq.n	4ca2 <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4c9e:	780a      	ldrb	r2, [r1, #0]
    4ca0:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ca2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4ca4:	4202      	tst	r2, r0
    4ca6:	d0fc      	beq.n	4ca2 <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ca8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4caa:	4222      	tst	r2, r4
    4cac:	d0fc      	beq.n	4ca8 <trx_frame_write+0xc0>
    4cae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4cb0:	4222      	tst	r2, r4
    4cb2:	d0e9      	beq.n	4c88 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4cb4:	8b5a      	ldrh	r2, [r3, #26]
    4cb6:	4222      	tst	r2, r4
    4cb8:	d0df      	beq.n	4c7a <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4cba:	835c      	strh	r4, [r3, #26]
    4cbc:	e7dd      	b.n	4c7a <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4cbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4cc0:	05d2      	lsls	r2, r2, #23
    4cc2:	0dd2      	lsrs	r2, r2, #23
    4cc4:	4e0e      	ldr	r6, [pc, #56]	; (4d00 <trx_frame_write+0x118>)
    4cc6:	8032      	strh	r2, [r6, #0]
    4cc8:	e7de      	b.n	4c88 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4cca:	2200      	movs	r2, #0
    4ccc:	490a      	ldr	r1, [pc, #40]	; (4cf8 <trx_frame_write+0x110>)
    4cce:	4809      	ldr	r0, [pc, #36]	; (4cf4 <trx_frame_write+0x10c>)
    4cd0:	4b0a      	ldr	r3, [pc, #40]	; (4cfc <trx_frame_write+0x114>)
    4cd2:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4cd4:	23ff      	movs	r3, #255	; 0xff
    4cd6:	4642      	mov	r2, r8
    4cd8:	4213      	tst	r3, r2
    4cda:	d005      	beq.n	4ce8 <trx_frame_write+0x100>
		cpu_irq_enable();
    4cdc:	2201      	movs	r2, #1
    4cde:	4b04      	ldr	r3, [pc, #16]	; (4cf0 <trx_frame_write+0x108>)
    4ce0:	701a      	strb	r2, [r3, #0]
    4ce2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4ce6:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4ce8:	b002      	add	sp, #8
    4cea:	bc04      	pop	{r2}
    4cec:	4690      	mov	r8, r2
    4cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cf0:	20000008 	.word	0x20000008
    4cf4:	200023a0 	.word	0x200023a0
    4cf8:	20002364 	.word	0x20002364
    4cfc:	00001859 	.word	0x00001859
    4d00:	2000235c 	.word	0x2000235c

00004d04 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d06:	46c6      	mov	lr, r8
    4d08:	b500      	push	{lr}
    4d0a:	b082      	sub	sp, #8
    4d0c:	0006      	movs	r6, r0
    4d0e:	000d      	movs	r5, r1
    4d10:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d12:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4d16:	425a      	negs	r2, r3
    4d18:	4153      	adcs	r3, r2
    4d1a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4d1c:	b672      	cpsid	i
    4d1e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4d22:	2200      	movs	r2, #0
    4d24:	4b4d      	ldr	r3, [pc, #308]	; (4e5c <trx_sram_write+0x158>)
    4d26:	701a      	strb	r2, [r3, #0]
	return flags;
    4d28:	9b01      	ldr	r3, [sp, #4]
    4d2a:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4d2c:	4f4c      	ldr	r7, [pc, #304]	; (4e60 <trx_sram_write+0x15c>)
    4d2e:	3201      	adds	r2, #1
    4d30:	494c      	ldr	r1, [pc, #304]	; (4e64 <trx_sram_write+0x160>)
    4d32:	0038      	movs	r0, r7
    4d34:	4b4c      	ldr	r3, [pc, #304]	; (4e68 <trx_sram_write+0x164>)
    4d36:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4d38:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4d3a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d3c:	7e1a      	ldrb	r2, [r3, #24]
    4d3e:	420a      	tst	r2, r1
    4d40:	d0fc      	beq.n	4d3c <trx_sram_write+0x38>
    4d42:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d44:	07d2      	lsls	r2, r2, #31
    4d46:	d501      	bpl.n	4d4c <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d48:	2240      	movs	r2, #64	; 0x40
    4d4a:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4d4c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d4e:	7e1a      	ldrb	r2, [r3, #24]
    4d50:	420a      	tst	r2, r1
    4d52:	d0fc      	beq.n	4d4e <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d54:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d56:	7e1a      	ldrb	r2, [r3, #24]
    4d58:	420a      	tst	r2, r1
    4d5a:	d0fc      	beq.n	4d56 <trx_sram_write+0x52>
    4d5c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d5e:	0752      	lsls	r2, r2, #29
    4d60:	d50c      	bpl.n	4d7c <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4d62:	8b5a      	ldrh	r2, [r3, #26]
    4d64:	0752      	lsls	r2, r2, #29
    4d66:	d501      	bpl.n	4d6c <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4d68:	2204      	movs	r2, #4
    4d6a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4d6c:	4a3c      	ldr	r2, [pc, #240]	; (4e60 <trx_sram_write+0x15c>)
    4d6e:	7992      	ldrb	r2, [r2, #6]
    4d70:	2a01      	cmp	r2, #1
    4d72:	d02b      	beq.n	4dcc <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4d76:	b2d2      	uxtb	r2, r2
    4d78:	493c      	ldr	r1, [pc, #240]	; (4e6c <trx_sram_write+0x168>)
    4d7a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4d7c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4d7e:	7e1a      	ldrb	r2, [r3, #24]
    4d80:	420a      	tst	r2, r1
    4d82:	d0fc      	beq.n	4d7e <trx_sram_write+0x7a>
    4d84:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4d86:	07d2      	lsls	r2, r2, #31
    4d88:	d500      	bpl.n	4d8c <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4d8a:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4d8c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4d8e:	7e1a      	ldrb	r2, [r3, #24]
    4d90:	420a      	tst	r2, r1
    4d92:	d0fc      	beq.n	4d8e <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4d94:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4d96:	7e1a      	ldrb	r2, [r3, #24]
    4d98:	420a      	tst	r2, r1
    4d9a:	d0fc      	beq.n	4d96 <trx_sram_write+0x92>
    4d9c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4d9e:	0752      	lsls	r2, r2, #29
    4da0:	d50c      	bpl.n	4dbc <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4da2:	8b5a      	ldrh	r2, [r3, #26]
    4da4:	0752      	lsls	r2, r2, #29
    4da6:	d501      	bpl.n	4dac <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4da8:	2204      	movs	r2, #4
    4daa:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dac:	4a2c      	ldr	r2, [pc, #176]	; (4e60 <trx_sram_write+0x15c>)
    4dae:	7992      	ldrb	r2, [r2, #6]
    4db0:	2a01      	cmp	r2, #1
    4db2:	d011      	beq.n	4dd8 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4db4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4db6:	b2d2      	uxtb	r2, r2
    4db8:	492c      	ldr	r1, [pc, #176]	; (4e6c <trx_sram_write+0x168>)
    4dba:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4dbc:	4a28      	ldr	r2, [pc, #160]	; (4e60 <trx_sram_write+0x15c>)
    4dbe:	7992      	ldrb	r2, [r2, #6]
    4dc0:	4694      	mov	ip, r2
    4dc2:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4dc4:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    4dc6:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4dc8:	2104      	movs	r1, #4
    4dca:	e013      	b.n	4df4 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4dcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4dce:	05d2      	lsls	r2, r2, #23
    4dd0:	0dd2      	lsrs	r2, r2, #23
    4dd2:	4926      	ldr	r1, [pc, #152]	; (4e6c <trx_sram_write+0x168>)
    4dd4:	800a      	strh	r2, [r1, #0]
    4dd6:	e7d1      	b.n	4d7c <trx_sram_write+0x78>
    4dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4dda:	05d2      	lsls	r2, r2, #23
    4ddc:	0dd2      	lsrs	r2, r2, #23
    4dde:	4923      	ldr	r1, [pc, #140]	; (4e6c <trx_sram_write+0x168>)
    4de0:	800a      	strh	r2, [r1, #0]
    4de2:	e7eb      	b.n	4dbc <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4de4:	4662      	mov	r2, ip
    4de6:	2a01      	cmp	r2, #1
    4de8:	d01e      	beq.n	4e28 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4dea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4dec:	b2d2      	uxtb	r2, r2
    4dee:	4f1f      	ldr	r7, [pc, #124]	; (4e6c <trx_sram_write+0x168>)
    4df0:	803a      	strh	r2, [r7, #0]
    4df2:	3001      	adds	r0, #1
	while (length--) {
    4df4:	3c01      	subs	r4, #1
    4df6:	b2e4      	uxtb	r4, r4
    4df8:	2cff      	cmp	r4, #255	; 0xff
    4dfa:	d01b      	beq.n	4e34 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4dfc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4dfe:	4232      	tst	r2, r6
    4e00:	d0fc      	beq.n	4dfc <trx_sram_write+0xf8>
    4e02:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4e04:	4232      	tst	r2, r6
    4e06:	d001      	beq.n	4e0c <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4e08:	7802      	ldrb	r2, [r0, #0]
    4e0a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4e0c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4e0e:	422a      	tst	r2, r5
    4e10:	d0fc      	beq.n	4e0c <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4e12:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4e14:	420a      	tst	r2, r1
    4e16:	d0fc      	beq.n	4e12 <trx_sram_write+0x10e>
    4e18:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4e1a:	420a      	tst	r2, r1
    4e1c:	d0e9      	beq.n	4df2 <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4e1e:	8b5a      	ldrh	r2, [r3, #26]
    4e20:	420a      	tst	r2, r1
    4e22:	d0df      	beq.n	4de4 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4e24:	8359      	strh	r1, [r3, #26]
    4e26:	e7dd      	b.n	4de4 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4e28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4e2a:	05d2      	lsls	r2, r2, #23
    4e2c:	0dd2      	lsrs	r2, r2, #23
    4e2e:	4f0f      	ldr	r7, [pc, #60]	; (4e6c <trx_sram_write+0x168>)
    4e30:	803a      	strh	r2, [r7, #0]
    4e32:	e7de      	b.n	4df2 <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4e34:	2200      	movs	r2, #0
    4e36:	490b      	ldr	r1, [pc, #44]	; (4e64 <trx_sram_write+0x160>)
    4e38:	4809      	ldr	r0, [pc, #36]	; (4e60 <trx_sram_write+0x15c>)
    4e3a:	4b0b      	ldr	r3, [pc, #44]	; (4e68 <trx_sram_write+0x164>)
    4e3c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4e3e:	23ff      	movs	r3, #255	; 0xff
    4e40:	4642      	mov	r2, r8
    4e42:	4213      	tst	r3, r2
    4e44:	d005      	beq.n	4e52 <trx_sram_write+0x14e>
		cpu_irq_enable();
    4e46:	2201      	movs	r2, #1
    4e48:	4b04      	ldr	r3, [pc, #16]	; (4e5c <trx_sram_write+0x158>)
    4e4a:	701a      	strb	r2, [r3, #0]
    4e4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4e50:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4e52:	b002      	add	sp, #8
    4e54:	bc04      	pop	{r2}
    4e56:	4690      	mov	r8, r2
    4e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e5a:	46c0      	nop			; (mov r8, r8)
    4e5c:	20000008 	.word	0x20000008
    4e60:	200023a0 	.word	0x200023a0
    4e64:	20002364 	.word	0x20002364
    4e68:	00001859 	.word	0x00001859
    4e6c:	2000235c 	.word	0x2000235c

00004e70 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    4e70:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e72:	46d6      	mov	lr, sl
    4e74:	464f      	mov	r7, r9
    4e76:	4646      	mov	r6, r8
    4e78:	b5c0      	push	{r6, r7, lr}
    4e7a:	b082      	sub	sp, #8
    4e7c:	0004      	movs	r4, r0
    4e7e:	000d      	movs	r5, r1
    4e80:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    4e82:	2001      	movs	r0, #1
    4e84:	4b56      	ldr	r3, [pc, #344]	; (4fe0 <trx_sram_read+0x170>)
    4e86:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4e88:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    4e8c:	425a      	negs	r2, r3
    4e8e:	4153      	adcs	r3, r2
    4e90:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    4e92:	b672      	cpsid	i
    4e94:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4e98:	2200      	movs	r2, #0
    4e9a:	4b52      	ldr	r3, [pc, #328]	; (4fe4 <trx_sram_read+0x174>)
    4e9c:	701a      	strb	r2, [r3, #0]
	return flags;
    4e9e:	9b01      	ldr	r3, [sp, #4]
    4ea0:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4ea2:	4e51      	ldr	r6, [pc, #324]	; (4fe8 <trx_sram_read+0x178>)
    4ea4:	3201      	adds	r2, #1
    4ea6:	4951      	ldr	r1, [pc, #324]	; (4fec <trx_sram_read+0x17c>)
    4ea8:	0030      	movs	r0, r6
    4eaa:	4b51      	ldr	r3, [pc, #324]	; (4ff0 <trx_sram_read+0x180>)
    4eac:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    4eae:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4eb0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4eb2:	7e1a      	ldrb	r2, [r3, #24]
    4eb4:	420a      	tst	r2, r1
    4eb6:	d0fc      	beq.n	4eb2 <trx_sram_read+0x42>
    4eb8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4eba:	07d2      	lsls	r2, r2, #31
    4ebc:	d501      	bpl.n	4ec2 <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4ebe:	2200      	movs	r2, #0
    4ec0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4ec2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4ec4:	7e1a      	ldrb	r2, [r3, #24]
    4ec6:	420a      	tst	r2, r1
    4ec8:	d0fc      	beq.n	4ec4 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4eca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4ecc:	7e1a      	ldrb	r2, [r3, #24]
    4ece:	420a      	tst	r2, r1
    4ed0:	d0fc      	beq.n	4ecc <trx_sram_read+0x5c>
    4ed2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4ed4:	0752      	lsls	r2, r2, #29
    4ed6:	d50c      	bpl.n	4ef2 <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4ed8:	8b5a      	ldrh	r2, [r3, #26]
    4eda:	0752      	lsls	r2, r2, #29
    4edc:	d501      	bpl.n	4ee2 <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4ede:	2204      	movs	r2, #4
    4ee0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4ee2:	4a41      	ldr	r2, [pc, #260]	; (4fe8 <trx_sram_read+0x178>)
    4ee4:	7992      	ldrb	r2, [r2, #6]
    4ee6:	2a01      	cmp	r2, #1
    4ee8:	d033      	beq.n	4f52 <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4eea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4eec:	b2d2      	uxtb	r2, r2
    4eee:	4941      	ldr	r1, [pc, #260]	; (4ff4 <trx_sram_read+0x184>)
    4ef0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4ef2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4ef4:	7e1a      	ldrb	r2, [r3, #24]
    4ef6:	420a      	tst	r2, r1
    4ef8:	d0fc      	beq.n	4ef4 <trx_sram_read+0x84>
    4efa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4efc:	07d2      	lsls	r2, r2, #31
    4efe:	d500      	bpl.n	4f02 <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f00:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4f02:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f04:	7e1a      	ldrb	r2, [r3, #24]
    4f06:	420a      	tst	r2, r1
    4f08:	d0fc      	beq.n	4f04 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4f0a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f0c:	7e1a      	ldrb	r2, [r3, #24]
    4f0e:	420a      	tst	r2, r1
    4f10:	d0fc      	beq.n	4f0c <trx_sram_read+0x9c>
    4f12:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4f14:	0752      	lsls	r2, r2, #29
    4f16:	d50c      	bpl.n	4f32 <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4f18:	8b5a      	ldrh	r2, [r3, #26]
    4f1a:	0752      	lsls	r2, r2, #29
    4f1c:	d501      	bpl.n	4f22 <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4f1e:	2204      	movs	r2, #4
    4f20:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f22:	4a31      	ldr	r2, [pc, #196]	; (4fe8 <trx_sram_read+0x178>)
    4f24:	7992      	ldrb	r2, [r2, #6]
    4f26:	2a01      	cmp	r2, #1
    4f28:	d019      	beq.n	4f5e <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f2c:	b2db      	uxtb	r3, r3
    4f2e:	4a31      	ldr	r2, [pc, #196]	; (4ff4 <trx_sram_read+0x184>)
    4f30:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4f32:	1e7b      	subs	r3, r7, #1
    4f34:	b2db      	uxtb	r3, r3
    4f36:	2f00      	cmp	r7, #0
    4f38:	d03c      	beq.n	4fb4 <trx_sram_read+0x144>
    4f3a:	3301      	adds	r3, #1
    4f3c:	469c      	mov	ip, r3
    4f3e:	44ac      	add	ip, r5
    4f40:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f42:	4e29      	ldr	r6, [pc, #164]	; (4fe8 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    4f44:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f46:	2300      	movs	r3, #0
    4f48:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    4f4a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4f4c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f4e:	46b1      	mov	r9, r6
    4f50:	e015      	b.n	4f7e <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4f54:	05d2      	lsls	r2, r2, #23
    4f56:	0dd2      	lsrs	r2, r2, #23
    4f58:	4926      	ldr	r1, [pc, #152]	; (4ff4 <trx_sram_read+0x184>)
    4f5a:	800a      	strh	r2, [r1, #0]
    4f5c:	e7c9      	b.n	4ef2 <trx_sram_read+0x82>
    4f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4f60:	05db      	lsls	r3, r3, #23
    4f62:	0ddb      	lsrs	r3, r3, #23
    4f64:	4a23      	ldr	r2, [pc, #140]	; (4ff4 <trx_sram_read+0x184>)
    4f66:	8013      	strh	r3, [r2, #0]
    4f68:	e7e3      	b.n	4f32 <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4f6a:	464a      	mov	r2, r9
    4f6c:	7992      	ldrb	r2, [r2, #6]
    4f6e:	2a01      	cmp	r2, #1
    4f70:	d01c      	beq.n	4fac <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4f72:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4f74:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    4f76:	702f      	strb	r7, [r5, #0]
		data++;
    4f78:	3501      	adds	r5, #1
	while (length--) {
    4f7a:	4565      	cmp	r5, ip
    4f7c:	d01a      	beq.n	4fb4 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    4f7e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4f80:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    4f82:	4202      	tst	r2, r0
    4f84:	d0fc      	beq.n	4f80 <trx_sram_read+0x110>
    4f86:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    4f88:	4202      	tst	r2, r0
    4f8a:	d001      	beq.n	4f90 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4f8c:	4652      	mov	r2, sl
    4f8e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4f90:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4f92:	4222      	tst	r2, r4
    4f94:	d0fc      	beq.n	4f90 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4f96:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    4f98:	420a      	tst	r2, r1
    4f9a:	d0fc      	beq.n	4f96 <trx_sram_read+0x126>
    4f9c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    4f9e:	420a      	tst	r2, r1
    4fa0:	d0e9      	beq.n	4f76 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4fa2:	8b5a      	ldrh	r2, [r3, #26]
    4fa4:	420a      	tst	r2, r1
    4fa6:	d0e0      	beq.n	4f6a <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    4fa8:	8359      	strh	r1, [r3, #26]
    4faa:	e7de      	b.n	4f6a <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4fac:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    4fae:	05ff      	lsls	r7, r7, #23
    4fb0:	0dff      	lsrs	r7, r7, #23
    4fb2:	e7e0      	b.n	4f76 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4fb4:	2200      	movs	r2, #0
    4fb6:	490d      	ldr	r1, [pc, #52]	; (4fec <trx_sram_read+0x17c>)
    4fb8:	480b      	ldr	r0, [pc, #44]	; (4fe8 <trx_sram_read+0x178>)
    4fba:	4b0d      	ldr	r3, [pc, #52]	; (4ff0 <trx_sram_read+0x180>)
    4fbc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    4fbe:	23ff      	movs	r3, #255	; 0xff
    4fc0:	4642      	mov	r2, r8
    4fc2:	4213      	tst	r3, r2
    4fc4:	d005      	beq.n	4fd2 <trx_sram_read+0x162>
		cpu_irq_enable();
    4fc6:	2201      	movs	r2, #1
    4fc8:	4b06      	ldr	r3, [pc, #24]	; (4fe4 <trx_sram_read+0x174>)
    4fca:	701a      	strb	r2, [r3, #0]
    4fcc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4fd0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4fd2:	b002      	add	sp, #8
    4fd4:	bc1c      	pop	{r2, r3, r4}
    4fd6:	4690      	mov	r8, r2
    4fd8:	4699      	mov	r9, r3
    4fda:	46a2      	mov	sl, r4
    4fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fde:	46c0      	nop			; (mov r8, r8)
    4fe0:	00000d6d 	.word	0x00000d6d
    4fe4:	20000008 	.word	0x20000008
    4fe8:	200023a0 	.word	0x200023a0
    4fec:	20002364 	.word	0x20002364
    4ff0:	00001859 	.word	0x00001859
    4ff4:	2000235c 	.word	0x2000235c

00004ff8 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    4ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ffa:	46d6      	mov	lr, sl
    4ffc:	464f      	mov	r7, r9
    4ffe:	4646      	mov	r6, r8
    5000:	b5c0      	push	{r6, r7, lr}
    5002:	0006      	movs	r6, r0
    5004:	468a      	mov	sl, r1
    5006:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    5008:	2001      	movs	r0, #1
    500a:	4b76      	ldr	r3, [pc, #472]	; (51e4 <trx_aes_wrrd+0x1ec>)
    500c:	4798      	blx	r3

	ENTER_TRX_REGION();
    500e:	2100      	movs	r1, #0
    5010:	2000      	movs	r0, #0
    5012:	4b75      	ldr	r3, [pc, #468]	; (51e8 <trx_aes_wrrd+0x1f0>)
    5014:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    5016:	4f75      	ldr	r7, [pc, #468]	; (51ec <trx_aes_wrrd+0x1f4>)
    5018:	2201      	movs	r2, #1
    501a:	4975      	ldr	r1, [pc, #468]	; (51f0 <trx_aes_wrrd+0x1f8>)
    501c:	0038      	movs	r0, r7
    501e:	4b75      	ldr	r3, [pc, #468]	; (51f4 <trx_aes_wrrd+0x1fc>)
    5020:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    5022:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    5024:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5026:	7e1a      	ldrb	r2, [r3, #24]
    5028:	420a      	tst	r2, r1
    502a:	d0fc      	beq.n	5026 <trx_aes_wrrd+0x2e>
    502c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    502e:	07d2      	lsls	r2, r2, #31
    5030:	d501      	bpl.n	5036 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5032:	2240      	movs	r2, #64	; 0x40
    5034:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    5036:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5038:	7e1a      	ldrb	r2, [r3, #24]
    503a:	420a      	tst	r2, r1
    503c:	d0fc      	beq.n	5038 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    503e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5040:	7e1a      	ldrb	r2, [r3, #24]
    5042:	420a      	tst	r2, r1
    5044:	d0fc      	beq.n	5040 <trx_aes_wrrd+0x48>
    5046:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5048:	0752      	lsls	r2, r2, #29
    504a:	d50c      	bpl.n	5066 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    504c:	8b5a      	ldrh	r2, [r3, #26]
    504e:	0752      	lsls	r2, r2, #29
    5050:	d501      	bpl.n	5056 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5052:	2204      	movs	r2, #4
    5054:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5056:	4a65      	ldr	r2, [pc, #404]	; (51ec <trx_aes_wrrd+0x1f4>)
    5058:	7992      	ldrb	r2, [r2, #6]
    505a:	2a01      	cmp	r2, #1
    505c:	d055      	beq.n	510a <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    505e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5060:	b2d2      	uxtb	r2, r2
    5062:	4965      	ldr	r1, [pc, #404]	; (51f8 <trx_aes_wrrd+0x200>)
    5064:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    5066:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5068:	7e1a      	ldrb	r2, [r3, #24]
    506a:	420a      	tst	r2, r1
    506c:	d0fc      	beq.n	5068 <trx_aes_wrrd+0x70>
    506e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5070:	07d2      	lsls	r2, r2, #31
    5072:	d500      	bpl.n	5076 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5074:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    5076:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5078:	7e1a      	ldrb	r2, [r3, #24]
    507a:	420a      	tst	r2, r1
    507c:	d0fc      	beq.n	5078 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    507e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5080:	7e1a      	ldrb	r2, [r3, #24]
    5082:	420a      	tst	r2, r1
    5084:	d0fc      	beq.n	5080 <trx_aes_wrrd+0x88>
    5086:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5088:	0752      	lsls	r2, r2, #29
    508a:	d50c      	bpl.n	50a6 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    508c:	8b5a      	ldrh	r2, [r3, #26]
    508e:	0752      	lsls	r2, r2, #29
    5090:	d501      	bpl.n	5096 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    5092:	2204      	movs	r2, #4
    5094:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5096:	4a55      	ldr	r2, [pc, #340]	; (51ec <trx_aes_wrrd+0x1f4>)
    5098:	7992      	ldrb	r2, [r2, #6]
    509a:	2a01      	cmp	r2, #1
    509c:	d03b      	beq.n	5116 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    509e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    50a0:	b2d2      	uxtb	r2, r2
    50a2:	4955      	ldr	r1, [pc, #340]	; (51f8 <trx_aes_wrrd+0x200>)
    50a4:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    50a6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    50a8:	7e1a      	ldrb	r2, [r3, #24]
    50aa:	420a      	tst	r2, r1
    50ac:	d0fc      	beq.n	50a8 <trx_aes_wrrd+0xb0>
    50ae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    50b0:	07d2      	lsls	r2, r2, #31
    50b2:	d502      	bpl.n	50ba <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    50b4:	4652      	mov	r2, sl
    50b6:	7812      	ldrb	r2, [r2, #0]
    50b8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    50ba:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    50bc:	7e1a      	ldrb	r2, [r3, #24]
    50be:	420a      	tst	r2, r1
    50c0:	d0fc      	beq.n	50bc <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    50c2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    50c4:	7e1a      	ldrb	r2, [r3, #24]
    50c6:	420a      	tst	r2, r1
    50c8:	d0fc      	beq.n	50c4 <trx_aes_wrrd+0xcc>
    50ca:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    50cc:	0752      	lsls	r2, r2, #29
    50ce:	d50c      	bpl.n	50ea <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    50d0:	8b5a      	ldrh	r2, [r3, #26]
    50d2:	0752      	lsls	r2, r2, #29
    50d4:	d501      	bpl.n	50da <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    50d6:	2204      	movs	r2, #4
    50d8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    50da:	4a44      	ldr	r2, [pc, #272]	; (51ec <trx_aes_wrrd+0x1f4>)
    50dc:	7992      	ldrb	r2, [r2, #6]
    50de:	2a01      	cmp	r2, #1
    50e0:	d01f      	beq.n	5122 <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    50e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    50e4:	b2db      	uxtb	r3, r3
    50e6:	4a44      	ldr	r2, [pc, #272]	; (51f8 <trx_aes_wrrd+0x200>)
    50e8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    50ea:	2700      	movs	r7, #0
    50ec:	2c00      	cmp	r4, #0
    50ee:	d043      	beq.n	5178 <trx_aes_wrrd+0x180>
    50f0:	4656      	mov	r6, sl
    50f2:	3c01      	subs	r4, #1
    50f4:	b2e4      	uxtb	r4, r4
    50f6:	3401      	adds	r4, #1
    50f8:	44a2      	add	sl, r4
    50fa:	46d0      	mov	r8, sl
    50fc:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    50fe:	4d3b      	ldr	r5, [pc, #236]	; (51ec <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    5100:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    5102:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    5104:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    5106:	46a9      	mov	r9, r5
    5108:	e01b      	b.n	5142 <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    510a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    510c:	05d2      	lsls	r2, r2, #23
    510e:	0dd2      	lsrs	r2, r2, #23
    5110:	4939      	ldr	r1, [pc, #228]	; (51f8 <trx_aes_wrrd+0x200>)
    5112:	800a      	strh	r2, [r1, #0]
    5114:	e7a7      	b.n	5066 <trx_aes_wrrd+0x6e>
    5116:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5118:	05d2      	lsls	r2, r2, #23
    511a:	0dd2      	lsrs	r2, r2, #23
    511c:	4936      	ldr	r1, [pc, #216]	; (51f8 <trx_aes_wrrd+0x200>)
    511e:	800a      	strh	r2, [r1, #0]
    5120:	e7c1      	b.n	50a6 <trx_aes_wrrd+0xae>
    5122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5124:	05db      	lsls	r3, r3, #23
    5126:	0ddb      	lsrs	r3, r3, #23
    5128:	4a33      	ldr	r2, [pc, #204]	; (51f8 <trx_aes_wrrd+0x200>)
    512a:	8013      	strh	r3, [r2, #0]
    512c:	e7dd      	b.n	50ea <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    512e:	464a      	mov	r2, r9
    5130:	7992      	ldrb	r2, [r2, #6]
    5132:	2a01      	cmp	r2, #1
    5134:	d01c      	beq.n	5170 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    5136:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5138:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    513a:	7037      	strb	r7, [r6, #0]
    513c:	3601      	adds	r6, #1
	while (length > 0) {
    513e:	45b0      	cmp	r8, r6
    5140:	d01a      	beq.n	5178 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5142:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    5144:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    5146:	4202      	tst	r2, r0
    5148:	d0fc      	beq.n	5144 <trx_aes_wrrd+0x14c>
    514a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    514c:	4202      	tst	r2, r0
    514e:	d001      	beq.n	5154 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    5150:	7872      	ldrb	r2, [r6, #1]
    5152:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5154:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    5156:	4222      	tst	r2, r4
    5158:	d0fc      	beq.n	5154 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    515a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    515c:	420a      	tst	r2, r1
    515e:	d0fc      	beq.n	515a <trx_aes_wrrd+0x162>
    5160:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    5162:	420a      	tst	r2, r1
    5164:	d0e9      	beq.n	513a <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    5166:	8b5a      	ldrh	r2, [r3, #26]
    5168:	420a      	tst	r2, r1
    516a:	d0e0      	beq.n	512e <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    516c:	8359      	strh	r1, [r3, #26]
    516e:	e7de      	b.n	512e <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    5170:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    5172:	05ff      	lsls	r7, r7, #23
    5174:	0dff      	lsrs	r7, r7, #23
    5176:	e7e0      	b.n	513a <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    5178:	4b1c      	ldr	r3, [pc, #112]	; (51ec <trx_aes_wrrd+0x1f4>)
    517a:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    517c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    517e:	7e1a      	ldrb	r2, [r3, #24]
    5180:	420a      	tst	r2, r1
    5182:	d0fc      	beq.n	517e <trx_aes_wrrd+0x186>
    5184:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    5186:	07d2      	lsls	r2, r2, #31
    5188:	d501      	bpl.n	518e <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    518a:	2200      	movs	r2, #0
    518c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    518e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    5190:	7e1a      	ldrb	r2, [r3, #24]
    5192:	420a      	tst	r2, r1
    5194:	d0fc      	beq.n	5190 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    5196:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    5198:	7e1a      	ldrb	r2, [r3, #24]
    519a:	420a      	tst	r2, r1
    519c:	d0fc      	beq.n	5198 <trx_aes_wrrd+0x1a0>
    519e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    51a0:	0752      	lsls	r2, r2, #29
    51a2:	d50a      	bpl.n	51ba <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    51a4:	8b5a      	ldrh	r2, [r3, #26]
    51a6:	0752      	lsls	r2, r2, #29
    51a8:	d501      	bpl.n	51ae <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    51aa:	2204      	movs	r2, #4
    51ac:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    51ae:	4a0f      	ldr	r2, [pc, #60]	; (51ec <trx_aes_wrrd+0x1f4>)
    51b0:	7992      	ldrb	r2, [r2, #6]
    51b2:	2a01      	cmp	r2, #1
    51b4:	d011      	beq.n	51da <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    51b6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    51b8:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    51ba:	4653      	mov	r3, sl
    51bc:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    51be:	2200      	movs	r2, #0
    51c0:	490b      	ldr	r1, [pc, #44]	; (51f0 <trx_aes_wrrd+0x1f8>)
    51c2:	480a      	ldr	r0, [pc, #40]	; (51ec <trx_aes_wrrd+0x1f4>)
    51c4:	4b0b      	ldr	r3, [pc, #44]	; (51f4 <trx_aes_wrrd+0x1fc>)
    51c6:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    51c8:	2100      	movs	r1, #0
    51ca:	2000      	movs	r0, #0
    51cc:	4b0b      	ldr	r3, [pc, #44]	; (51fc <trx_aes_wrrd+0x204>)
    51ce:	4798      	blx	r3
}
    51d0:	bc1c      	pop	{r2, r3, r4}
    51d2:	4690      	mov	r8, r2
    51d4:	4699      	mov	r9, r3
    51d6:	46a2      	mov	sl, r4
    51d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    51da:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    51dc:	05ff      	lsls	r7, r7, #23
    51de:	0dff      	lsrs	r7, r7, #23
    51e0:	e7eb      	b.n	51ba <trx_aes_wrrd+0x1c2>
    51e2:	46c0      	nop			; (mov r8, r8)
    51e4:	00000d6d 	.word	0x00000d6d
    51e8:	00000f29 	.word	0x00000f29
    51ec:	200023a0 	.word	0x200023a0
    51f0:	20002364 	.word	0x20002364
    51f4:	00001859 	.word	0x00001859
    51f8:	2000235c 	.word	0x2000235c
    51fc:	00000f09 	.word	0x00000f09

00005200 <setup>:

#include "TheArtist.h"
/************************************************************************/
/*                                                                      */
/************************************************************************/
void setup(void) {
    5200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// [SYSTEM INITIALIZE]
	// [NOTICE!]!! sequence of this calls is important!
	irq_initialize_vectors();
	system_init();
    5202:	4b1c      	ldr	r3, [pc, #112]	; (5274 <setup+0x74>)
    5204:	4798      	blx	r3
	delay_init();
    5206:	4b1c      	ldr	r3, [pc, #112]	; (5278 <setup+0x78>)
    5208:	4798      	blx	r3
	SYS_Init();	
    520a:	4b1c      	ldr	r3, [pc, #112]	; (527c <setup+0x7c>)
    520c:	4798      	blx	r3
	
	artist_ultrasonic_tc_configure();
    520e:	4b1c      	ldr	r3, [pc, #112]	; (5280 <setup+0x80>)
    5210:	4798      	blx	r3
	artist_scheduler_tc_configure();
    5212:	4b1c      	ldr	r3, [pc, #112]	; (5284 <setup+0x84>)
    5214:	4798      	blx	r3
	artist_configure_tc_callbacks();  
    5216:	4b1c      	ldr	r3, [pc, #112]	; (5288 <setup+0x88>)
    5218:	4798      	blx	r3
	artist_init_maze(); 
    521a:	4b1c      	ldr	r3, [pc, #112]	; (528c <setup+0x8c>)
    521c:	4798      	blx	r3

	cpu_irq_enable();
    521e:	4e1c      	ldr	r6, [pc, #112]	; (5290 <setup+0x90>)
    5220:	2701      	movs	r7, #1
    5222:	7037      	strb	r7, [r6, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    5224:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    5228:	b662      	cpsie	i
	
	// [ultrasonic]
	artist_ultrasonic_configure(&(artist_front.us_instance_right),
    522a:	4c1a      	ldr	r4, [pc, #104]	; (5294 <setup+0x94>)
    522c:	220f      	movs	r2, #15
    522e:	211c      	movs	r1, #28
    5230:	0020      	movs	r0, r4
    5232:	4d19      	ldr	r5, [pc, #100]	; (5298 <setup+0x98>)
    5234:	47a8      	blx	r5
	CONF_ARTIST_RIGHT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_center),
    5236:	0020      	movs	r0, r4
    5238:	3810      	subs	r0, #16
    523a:	220f      	movs	r2, #15
    523c:	210d      	movs	r1, #13
    523e:	47a8      	blx	r5
	CONF_ARTIST_CENTER_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_configure(&(artist_front.us_instance_left),
    5240:	0020      	movs	r0, r4
    5242:	3808      	subs	r0, #8
    5244:	220f      	movs	r2, #15
    5246:	2117      	movs	r1, #23
    5248:	47a8      	blx	r5
	CONF_ARTIST_LEFT_ULTRASONIC_ECHO_PIN,
	CONF_ARTIST_ULTRASONIC_TRIGGER_PIN);
	
	artist_ultrasonic_gpio_init();
    524a:	4b14      	ldr	r3, [pc, #80]	; (529c <setup+0x9c>)
    524c:	4798      	blx	r3
	
	//! [ultrasonic]
	
	
	artist_usart_configure(&(artist_front.usart_instance));
    524e:	3c4c      	subs	r4, #76	; 0x4c
    5250:	0020      	movs	r0, r4
    5252:	4b13      	ldr	r3, [pc, #76]	; (52a0 <setup+0xa0>)
    5254:	4798      	blx	r3
	cpu_irq_enable();
    5256:	7037      	strb	r7, [r6, #0]
    5258:	f3bf 8f5f 	dmb	sy
    525c:	b662      	cpsie	i
	
	system_interrupt_enable_global();

	
	usart_read_buffer_job( &(artist_front.usart_instance),
    525e:	2205      	movs	r2, #5
    5260:	4910      	ldr	r1, [pc, #64]	; (52a4 <setup+0xa4>)
    5262:	0020      	movs	r0, r4
    5264:	4b10      	ldr	r3, [pc, #64]	; (52a8 <setup+0xa8>)
    5266:	4798      	blx	r3
	(uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	
	radioInit();  
    5268:	4b10      	ldr	r3, [pc, #64]	; (52ac <setup+0xac>)
    526a:	4798      	blx	r3
	
	printf("front node setup complete\n"); 
    526c:	4810      	ldr	r0, [pc, #64]	; (52b0 <setup+0xb0>)
    526e:	4b11      	ldr	r3, [pc, #68]	; (52b4 <setup+0xb4>)
    5270:	4798      	blx	r3
	
}
    5272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5274:	00002821 	.word	0x00002821
    5278:	00000d2d 	.word	0x00000d2d
    527c:	00004231 	.word	0x00004231
    5280:	00000a21 	.word	0x00000a21
    5284:	00000bf1 	.word	0x00000bf1
    5288:	00000cdd 	.word	0x00000cdd
    528c:	00000115 	.word	0x00000115
    5290:	20000008 	.word	0x20000008
    5294:	20000988 	.word	0x20000988
    5298:	000006e1 	.word	0x000006e1
    529c:	000006f1 	.word	0x000006f1
    52a0:	00000ab5 	.word	0x00000ab5
    52a4:	20002200 	.word	0x20002200
    52a8:	00001ded 	.word	0x00001ded
    52ac:	0000065d 	.word	0x0000065d
    52b0:	0000abe4 	.word	0x0000abe4
    52b4:	00005e31 	.word	0x00005e31

000052b8 <main>:
	SYS_TaskHandler();  
}
/************************************************************************/
/*                                                                      */
/************************************************************************/
int main (void) {
    52b8:	b510      	push	{r4, lr}
	setup();
    52ba:	4b02      	ldr	r3, [pc, #8]	; (52c4 <main+0xc>)
    52bc:	4798      	blx	r3
	SYS_TaskHandler();  
    52be:	4c02      	ldr	r4, [pc, #8]	; (52c8 <main+0x10>)
    52c0:	47a0      	blx	r4
    52c2:	e7fd      	b.n	52c0 <main+0x8>
    52c4:	00005201 	.word	0x00005201
    52c8:	00004255 	.word	0x00004255

000052cc <common_tc_delay>:
    52cc:	b510      	push	{r4, lr}
    52ce:	1c04      	adds	r4, r0, #0
    52d0:	4b13      	ldr	r3, [pc, #76]	; (5320 <common_tc_delay+0x54>)
    52d2:	4798      	blx	r3
    52d4:	4b13      	ldr	r3, [pc, #76]	; (5324 <common_tc_delay+0x58>)
    52d6:	781a      	ldrb	r2, [r3, #0]
    52d8:	4362      	muls	r2, r4
    52da:	1881      	adds	r1, r0, r2
    52dc:	4b12      	ldr	r3, [pc, #72]	; (5328 <common_tc_delay+0x5c>)
    52de:	6059      	str	r1, [r3, #4]
    52e0:	6859      	ldr	r1, [r3, #4]
    52e2:	0c09      	lsrs	r1, r1, #16
    52e4:	6059      	str	r1, [r3, #4]
    52e6:	685b      	ldr	r3, [r3, #4]
    52e8:	2b00      	cmp	r3, #0
    52ea:	d007      	beq.n	52fc <common_tc_delay+0x30>
    52ec:	4b0e      	ldr	r3, [pc, #56]	; (5328 <common_tc_delay+0x5c>)
    52ee:	6859      	ldr	r1, [r3, #4]
    52f0:	3201      	adds	r2, #1
    52f2:	1880      	adds	r0, r0, r2
    52f4:	8118      	strh	r0, [r3, #8]
    52f6:	4b0d      	ldr	r3, [pc, #52]	; (532c <common_tc_delay+0x60>)
    52f8:	4798      	blx	r3
    52fa:	e004      	b.n	5306 <common_tc_delay+0x3a>
    52fc:	1882      	adds	r2, r0, r2
    52fe:	4b0a      	ldr	r3, [pc, #40]	; (5328 <common_tc_delay+0x5c>)
    5300:	811a      	strh	r2, [r3, #8]
    5302:	4b0b      	ldr	r3, [pc, #44]	; (5330 <common_tc_delay+0x64>)
    5304:	4798      	blx	r3
    5306:	4b08      	ldr	r3, [pc, #32]	; (5328 <common_tc_delay+0x5c>)
    5308:	891b      	ldrh	r3, [r3, #8]
    530a:	2b63      	cmp	r3, #99	; 0x63
    530c:	d802      	bhi.n	5314 <common_tc_delay+0x48>
    530e:	3364      	adds	r3, #100	; 0x64
    5310:	4a05      	ldr	r2, [pc, #20]	; (5328 <common_tc_delay+0x5c>)
    5312:	8113      	strh	r3, [r2, #8]
    5314:	4b04      	ldr	r3, [pc, #16]	; (5328 <common_tc_delay+0x5c>)
    5316:	8918      	ldrh	r0, [r3, #8]
    5318:	4b06      	ldr	r3, [pc, #24]	; (5334 <common_tc_delay+0x68>)
    531a:	4798      	blx	r3
    531c:	bd10      	pop	{r4, pc}
    531e:	46c0      	nop			; (mov r8, r8)
    5320:	00004429 	.word	0x00004429
    5324:	200023ac 	.word	0x200023ac
    5328:	200008a4 	.word	0x200008a4
    532c:	0000443d 	.word	0x0000443d
    5330:	00004451 	.word	0x00004451
    5334:	0000448d 	.word	0x0000448d

00005338 <common_tc_init>:
    5338:	b508      	push	{r3, lr}
    533a:	2200      	movs	r2, #0
    533c:	4b03      	ldr	r3, [pc, #12]	; (534c <common_tc_init+0x14>)
    533e:	701a      	strb	r2, [r3, #0]
    5340:	4b03      	ldr	r3, [pc, #12]	; (5350 <common_tc_init+0x18>)
    5342:	4798      	blx	r3
    5344:	4b03      	ldr	r3, [pc, #12]	; (5354 <common_tc_init+0x1c>)
    5346:	7018      	strb	r0, [r3, #0]
    5348:	bd08      	pop	{r3, pc}
    534a:	46c0      	nop			; (mov r8, r8)
    534c:	200008a4 	.word	0x200008a4
    5350:	000044a5 	.word	0x000044a5
    5354:	200023ac 	.word	0x200023ac

00005358 <tmr_ovf_callback>:
    5358:	b508      	push	{r3, lr}
    535a:	4b0e      	ldr	r3, [pc, #56]	; (5394 <tmr_ovf_callback+0x3c>)
    535c:	685b      	ldr	r3, [r3, #4]
    535e:	2b00      	cmp	r3, #0
    5360:	d007      	beq.n	5372 <tmr_ovf_callback+0x1a>
    5362:	4a0c      	ldr	r2, [pc, #48]	; (5394 <tmr_ovf_callback+0x3c>)
    5364:	6853      	ldr	r3, [r2, #4]
    5366:	3b01      	subs	r3, #1
    5368:	6053      	str	r3, [r2, #4]
    536a:	2b00      	cmp	r3, #0
    536c:	d101      	bne.n	5372 <tmr_ovf_callback+0x1a>
    536e:	4b0a      	ldr	r3, [pc, #40]	; (5398 <tmr_ovf_callback+0x40>)
    5370:	4798      	blx	r3
    5372:	4a08      	ldr	r2, [pc, #32]	; (5394 <tmr_ovf_callback+0x3c>)
    5374:	7813      	ldrb	r3, [r2, #0]
    5376:	3301      	adds	r3, #1
    5378:	b2db      	uxtb	r3, r3
    537a:	7013      	strb	r3, [r2, #0]
    537c:	4a07      	ldr	r2, [pc, #28]	; (539c <tmr_ovf_callback+0x44>)
    537e:	7812      	ldrb	r2, [r2, #0]
    5380:	429a      	cmp	r2, r3
    5382:	d806      	bhi.n	5392 <tmr_ovf_callback+0x3a>
    5384:	4b03      	ldr	r3, [pc, #12]	; (5394 <tmr_ovf_callback+0x3c>)
    5386:	2200      	movs	r2, #0
    5388:	701a      	strb	r2, [r3, #0]
    538a:	68db      	ldr	r3, [r3, #12]
    538c:	2b00      	cmp	r3, #0
    538e:	d000      	beq.n	5392 <tmr_ovf_callback+0x3a>
    5390:	4798      	blx	r3
    5392:	bd08      	pop	{r3, pc}
    5394:	200008a4 	.word	0x200008a4
    5398:	00004451 	.word	0x00004451
    539c:	200023ac 	.word	0x200023ac

000053a0 <tmr_cca_callback>:
    53a0:	b508      	push	{r3, lr}
    53a2:	4b04      	ldr	r3, [pc, #16]	; (53b4 <tmr_cca_callback+0x14>)
    53a4:	4798      	blx	r3
    53a6:	4b04      	ldr	r3, [pc, #16]	; (53b8 <tmr_cca_callback+0x18>)
    53a8:	691b      	ldr	r3, [r3, #16]
    53aa:	2b00      	cmp	r3, #0
    53ac:	d000      	beq.n	53b0 <tmr_cca_callback+0x10>
    53ae:	4798      	blx	r3
    53b0:	bd08      	pop	{r3, pc}
    53b2:	46c0      	nop			; (mov r8, r8)
    53b4:	0000443d 	.word	0x0000443d
    53b8:	200008a4 	.word	0x200008a4

000053bc <set_common_tc_expiry_callback>:
    53bc:	4b01      	ldr	r3, [pc, #4]	; (53c4 <set_common_tc_expiry_callback+0x8>)
    53be:	6118      	str	r0, [r3, #16]
    53c0:	4770      	bx	lr
    53c2:	46c0      	nop			; (mov r8, r8)
    53c4:	200008a4 	.word	0x200008a4

000053c8 <__libc_init_array>:
    53c8:	b570      	push	{r4, r5, r6, lr}
    53ca:	2600      	movs	r6, #0
    53cc:	4d0c      	ldr	r5, [pc, #48]	; (5400 <__libc_init_array+0x38>)
    53ce:	4c0d      	ldr	r4, [pc, #52]	; (5404 <__libc_init_array+0x3c>)
    53d0:	1b64      	subs	r4, r4, r5
    53d2:	10a4      	asrs	r4, r4, #2
    53d4:	42a6      	cmp	r6, r4
    53d6:	d109      	bne.n	53ec <__libc_init_array+0x24>
    53d8:	2600      	movs	r6, #0
    53da:	f005 fe11 	bl	b000 <_init>
    53de:	4d0a      	ldr	r5, [pc, #40]	; (5408 <__libc_init_array+0x40>)
    53e0:	4c0a      	ldr	r4, [pc, #40]	; (540c <__libc_init_array+0x44>)
    53e2:	1b64      	subs	r4, r4, r5
    53e4:	10a4      	asrs	r4, r4, #2
    53e6:	42a6      	cmp	r6, r4
    53e8:	d105      	bne.n	53f6 <__libc_init_array+0x2e>
    53ea:	bd70      	pop	{r4, r5, r6, pc}
    53ec:	00b3      	lsls	r3, r6, #2
    53ee:	58eb      	ldr	r3, [r5, r3]
    53f0:	4798      	blx	r3
    53f2:	3601      	adds	r6, #1
    53f4:	e7ee      	b.n	53d4 <__libc_init_array+0xc>
    53f6:	00b3      	lsls	r3, r6, #2
    53f8:	58eb      	ldr	r3, [r5, r3]
    53fa:	4798      	blx	r3
    53fc:	3601      	adds	r6, #1
    53fe:	e7f2      	b.n	53e6 <__libc_init_array+0x1e>
    5400:	0000b00c 	.word	0x0000b00c
    5404:	0000b00c 	.word	0x0000b00c
    5408:	0000b00c 	.word	0x0000b00c
    540c:	0000b010 	.word	0x0000b010

00005410 <memcpy>:
    5410:	2300      	movs	r3, #0
    5412:	b510      	push	{r4, lr}
    5414:	429a      	cmp	r2, r3
    5416:	d100      	bne.n	541a <memcpy+0xa>
    5418:	bd10      	pop	{r4, pc}
    541a:	5ccc      	ldrb	r4, [r1, r3]
    541c:	54c4      	strb	r4, [r0, r3]
    541e:	3301      	adds	r3, #1
    5420:	e7f8      	b.n	5414 <memcpy+0x4>

00005422 <memset>:
    5422:	0003      	movs	r3, r0
    5424:	1882      	adds	r2, r0, r2
    5426:	4293      	cmp	r3, r2
    5428:	d100      	bne.n	542c <memset+0xa>
    542a:	4770      	bx	lr
    542c:	7019      	strb	r1, [r3, #0]
    542e:	3301      	adds	r3, #1
    5430:	e7f9      	b.n	5426 <memset+0x4>

00005432 <__cvt>:
    5432:	b5f0      	push	{r4, r5, r6, r7, lr}
    5434:	b08b      	sub	sp, #44	; 0x2c
    5436:	0014      	movs	r4, r2
    5438:	1e1d      	subs	r5, r3, #0
    543a:	9912      	ldr	r1, [sp, #72]	; 0x48
    543c:	da53      	bge.n	54e6 <__cvt+0xb4>
    543e:	2480      	movs	r4, #128	; 0x80
    5440:	0624      	lsls	r4, r4, #24
    5442:	191b      	adds	r3, r3, r4
    5444:	001d      	movs	r5, r3
    5446:	0014      	movs	r4, r2
    5448:	232d      	movs	r3, #45	; 0x2d
    544a:	700b      	strb	r3, [r1, #0]
    544c:	2320      	movs	r3, #32
    544e:	9e14      	ldr	r6, [sp, #80]	; 0x50
    5450:	2203      	movs	r2, #3
    5452:	439e      	bics	r6, r3
    5454:	2e46      	cmp	r6, #70	; 0x46
    5456:	d007      	beq.n	5468 <__cvt+0x36>
    5458:	0033      	movs	r3, r6
    545a:	3b45      	subs	r3, #69	; 0x45
    545c:	4259      	negs	r1, r3
    545e:	414b      	adcs	r3, r1
    5460:	9910      	ldr	r1, [sp, #64]	; 0x40
    5462:	3a01      	subs	r2, #1
    5464:	18cb      	adds	r3, r1, r3
    5466:	9310      	str	r3, [sp, #64]	; 0x40
    5468:	ab09      	add	r3, sp, #36	; 0x24
    546a:	9304      	str	r3, [sp, #16]
    546c:	ab08      	add	r3, sp, #32
    546e:	9303      	str	r3, [sp, #12]
    5470:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5472:	9200      	str	r2, [sp, #0]
    5474:	9302      	str	r3, [sp, #8]
    5476:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5478:	0022      	movs	r2, r4
    547a:	9301      	str	r3, [sp, #4]
    547c:	002b      	movs	r3, r5
    547e:	f000 ff2b 	bl	62d8 <_dtoa_r>
    5482:	0007      	movs	r7, r0
    5484:	2e47      	cmp	r6, #71	; 0x47
    5486:	d102      	bne.n	548e <__cvt+0x5c>
    5488:	9b11      	ldr	r3, [sp, #68]	; 0x44
    548a:	07db      	lsls	r3, r3, #31
    548c:	d524      	bpl.n	54d8 <__cvt+0xa6>
    548e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5490:	18fb      	adds	r3, r7, r3
    5492:	9307      	str	r3, [sp, #28]
    5494:	2e46      	cmp	r6, #70	; 0x46
    5496:	d114      	bne.n	54c2 <__cvt+0x90>
    5498:	783b      	ldrb	r3, [r7, #0]
    549a:	2b30      	cmp	r3, #48	; 0x30
    549c:	d10c      	bne.n	54b8 <__cvt+0x86>
    549e:	2200      	movs	r2, #0
    54a0:	2300      	movs	r3, #0
    54a2:	0020      	movs	r0, r4
    54a4:	0029      	movs	r1, r5
    54a6:	f002 fea7 	bl	81f8 <__aeabi_dcmpeq>
    54aa:	2800      	cmp	r0, #0
    54ac:	d104      	bne.n	54b8 <__cvt+0x86>
    54ae:	2301      	movs	r3, #1
    54b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    54b2:	1a9b      	subs	r3, r3, r2
    54b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    54b6:	6013      	str	r3, [r2, #0]
    54b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    54ba:	9a07      	ldr	r2, [sp, #28]
    54bc:	681b      	ldr	r3, [r3, #0]
    54be:	18d3      	adds	r3, r2, r3
    54c0:	9307      	str	r3, [sp, #28]
    54c2:	2200      	movs	r2, #0
    54c4:	2300      	movs	r3, #0
    54c6:	0020      	movs	r0, r4
    54c8:	0029      	movs	r1, r5
    54ca:	f002 fe95 	bl	81f8 <__aeabi_dcmpeq>
    54ce:	2230      	movs	r2, #48	; 0x30
    54d0:	2800      	cmp	r0, #0
    54d2:	d00d      	beq.n	54f0 <__cvt+0xbe>
    54d4:	9b07      	ldr	r3, [sp, #28]
    54d6:	9309      	str	r3, [sp, #36]	; 0x24
    54d8:	0038      	movs	r0, r7
    54da:	9b09      	ldr	r3, [sp, #36]	; 0x24
    54dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    54de:	1bdb      	subs	r3, r3, r7
    54e0:	6013      	str	r3, [r2, #0]
    54e2:	b00b      	add	sp, #44	; 0x2c
    54e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54e6:	2300      	movs	r3, #0
    54e8:	e7af      	b.n	544a <__cvt+0x18>
    54ea:	1c59      	adds	r1, r3, #1
    54ec:	9109      	str	r1, [sp, #36]	; 0x24
    54ee:	701a      	strb	r2, [r3, #0]
    54f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    54f2:	9907      	ldr	r1, [sp, #28]
    54f4:	4299      	cmp	r1, r3
    54f6:	d8f8      	bhi.n	54ea <__cvt+0xb8>
    54f8:	e7ee      	b.n	54d8 <__cvt+0xa6>

000054fa <__exponent>:
    54fa:	b5f0      	push	{r4, r5, r6, r7, lr}
    54fc:	232b      	movs	r3, #43	; 0x2b
    54fe:	b085      	sub	sp, #20
    5500:	0007      	movs	r7, r0
    5502:	000c      	movs	r4, r1
    5504:	7002      	strb	r2, [r0, #0]
    5506:	1c86      	adds	r6, r0, #2
    5508:	2900      	cmp	r1, #0
    550a:	da01      	bge.n	5510 <__exponent+0x16>
    550c:	232d      	movs	r3, #45	; 0x2d
    550e:	424c      	negs	r4, r1
    5510:	707b      	strb	r3, [r7, #1]
    5512:	2c09      	cmp	r4, #9
    5514:	dd23      	ble.n	555e <__exponent+0x64>
    5516:	ab02      	add	r3, sp, #8
    5518:	1ddd      	adds	r5, r3, #7
    551a:	1e6b      	subs	r3, r5, #1
    551c:	0020      	movs	r0, r4
    551e:	210a      	movs	r1, #10
    5520:	9301      	str	r3, [sp, #4]
    5522:	f002 fe53 	bl	81cc <__aeabi_idivmod>
    5526:	1e6b      	subs	r3, r5, #1
    5528:	3130      	adds	r1, #48	; 0x30
    552a:	7019      	strb	r1, [r3, #0]
    552c:	0020      	movs	r0, r4
    552e:	210a      	movs	r1, #10
    5530:	f002 fd66 	bl	8000 <__divsi3>
    5534:	0004      	movs	r4, r0
    5536:	2809      	cmp	r0, #9
    5538:	dc0a      	bgt.n	5550 <__exponent+0x56>
    553a:	3d02      	subs	r5, #2
    553c:	3430      	adds	r4, #48	; 0x30
    553e:	702c      	strb	r4, [r5, #0]
    5540:	ab02      	add	r3, sp, #8
    5542:	3307      	adds	r3, #7
    5544:	0030      	movs	r0, r6
    5546:	42ab      	cmp	r3, r5
    5548:	d804      	bhi.n	5554 <__exponent+0x5a>
    554a:	1bc0      	subs	r0, r0, r7
    554c:	b005      	add	sp, #20
    554e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5550:	9d01      	ldr	r5, [sp, #4]
    5552:	e7e2      	b.n	551a <__exponent+0x20>
    5554:	782b      	ldrb	r3, [r5, #0]
    5556:	3501      	adds	r5, #1
    5558:	7033      	strb	r3, [r6, #0]
    555a:	3601      	adds	r6, #1
    555c:	e7f0      	b.n	5540 <__exponent+0x46>
    555e:	2330      	movs	r3, #48	; 0x30
    5560:	18e4      	adds	r4, r4, r3
    5562:	7033      	strb	r3, [r6, #0]
    5564:	1cb0      	adds	r0, r6, #2
    5566:	7074      	strb	r4, [r6, #1]
    5568:	e7ef      	b.n	554a <__exponent+0x50>
	...

0000556c <_printf_float>:
    556c:	b5f0      	push	{r4, r5, r6, r7, lr}
    556e:	b095      	sub	sp, #84	; 0x54
    5570:	000c      	movs	r4, r1
    5572:	920a      	str	r2, [sp, #40]	; 0x28
    5574:	930b      	str	r3, [sp, #44]	; 0x2c
    5576:	9d1a      	ldr	r5, [sp, #104]	; 0x68
    5578:	9009      	str	r0, [sp, #36]	; 0x24
    557a:	f001 fe23 	bl	71c4 <_localeconv_r>
    557e:	6803      	ldr	r3, [r0, #0]
    5580:	0018      	movs	r0, r3
    5582:	930d      	str	r3, [sp, #52]	; 0x34
    5584:	f000 fd50 	bl	6028 <strlen>
    5588:	2300      	movs	r3, #0
    558a:	9312      	str	r3, [sp, #72]	; 0x48
    558c:	6823      	ldr	r3, [r4, #0]
    558e:	900e      	str	r0, [sp, #56]	; 0x38
    5590:	930c      	str	r3, [sp, #48]	; 0x30
    5592:	990c      	ldr	r1, [sp, #48]	; 0x30
    5594:	7e27      	ldrb	r7, [r4, #24]
    5596:	682b      	ldr	r3, [r5, #0]
    5598:	2207      	movs	r2, #7
    559a:	05c9      	lsls	r1, r1, #23
    559c:	d547      	bpl.n	562e <_printf_float+0xc2>
    559e:	189b      	adds	r3, r3, r2
    55a0:	4393      	bics	r3, r2
    55a2:	001a      	movs	r2, r3
    55a4:	3208      	adds	r2, #8
    55a6:	602a      	str	r2, [r5, #0]
    55a8:	681a      	ldr	r2, [r3, #0]
    55aa:	685b      	ldr	r3, [r3, #4]
    55ac:	64a2      	str	r2, [r4, #72]	; 0x48
    55ae:	64e3      	str	r3, [r4, #76]	; 0x4c
    55b0:	2201      	movs	r2, #1
    55b2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
    55b4:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    55b6:	006b      	lsls	r3, r5, #1
    55b8:	085b      	lsrs	r3, r3, #1
    55ba:	930f      	str	r3, [sp, #60]	; 0x3c
    55bc:	4252      	negs	r2, r2
    55be:	4ba7      	ldr	r3, [pc, #668]	; (585c <_printf_float+0x2f0>)
    55c0:	0030      	movs	r0, r6
    55c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    55c4:	f005 f876 	bl	a6b4 <__aeabi_dcmpun>
    55c8:	2800      	cmp	r0, #0
    55ca:	d000      	beq.n	55ce <_printf_float+0x62>
    55cc:	e206      	b.n	59dc <_printf_float+0x470>
    55ce:	2201      	movs	r2, #1
    55d0:	4ba2      	ldr	r3, [pc, #648]	; (585c <_printf_float+0x2f0>)
    55d2:	4252      	negs	r2, r2
    55d4:	0030      	movs	r0, r6
    55d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    55d8:	f002 fe1e 	bl	8218 <__aeabi_dcmple>
    55dc:	2800      	cmp	r0, #0
    55de:	d000      	beq.n	55e2 <_printf_float+0x76>
    55e0:	e1fc      	b.n	59dc <_printf_float+0x470>
    55e2:	2200      	movs	r2, #0
    55e4:	2300      	movs	r3, #0
    55e6:	0030      	movs	r0, r6
    55e8:	0029      	movs	r1, r5
    55ea:	f002 fe0b 	bl	8204 <__aeabi_dcmplt>
    55ee:	2800      	cmp	r0, #0
    55f0:	d003      	beq.n	55fa <_printf_float+0x8e>
    55f2:	0023      	movs	r3, r4
    55f4:	222d      	movs	r2, #45	; 0x2d
    55f6:	3343      	adds	r3, #67	; 0x43
    55f8:	701a      	strb	r2, [r3, #0]
    55fa:	4d99      	ldr	r5, [pc, #612]	; (5860 <_printf_float+0x2f4>)
    55fc:	2f47      	cmp	r7, #71	; 0x47
    55fe:	d800      	bhi.n	5602 <_printf_float+0x96>
    5600:	4d98      	ldr	r5, [pc, #608]	; (5864 <_printf_float+0x2f8>)
    5602:	2303      	movs	r3, #3
    5604:	2600      	movs	r6, #0
    5606:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5608:	6123      	str	r3, [r4, #16]
    560a:	3301      	adds	r3, #1
    560c:	439a      	bics	r2, r3
    560e:	6022      	str	r2, [r4, #0]
    5610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5612:	aa13      	add	r2, sp, #76	; 0x4c
    5614:	9300      	str	r3, [sp, #0]
    5616:	0021      	movs	r1, r4
    5618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    561a:	9809      	ldr	r0, [sp, #36]	; 0x24
    561c:	f000 f9f2 	bl	5a04 <_printf_common>
    5620:	1c43      	adds	r3, r0, #1
    5622:	d000      	beq.n	5626 <_printf_float+0xba>
    5624:	e09c      	b.n	5760 <_printf_float+0x1f4>
    5626:	2001      	movs	r0, #1
    5628:	4240      	negs	r0, r0
    562a:	b015      	add	sp, #84	; 0x54
    562c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    562e:	3307      	adds	r3, #7
    5630:	e7b6      	b.n	55a0 <_printf_float+0x34>
    5632:	2380      	movs	r3, #128	; 0x80
    5634:	6862      	ldr	r2, [r4, #4]
    5636:	00db      	lsls	r3, r3, #3
    5638:	1c51      	adds	r1, r2, #1
    563a:	d145      	bne.n	56c8 <_printf_float+0x15c>
    563c:	3207      	adds	r2, #7
    563e:	6062      	str	r2, [r4, #4]
    5640:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5642:	2100      	movs	r1, #0
    5644:	4313      	orrs	r3, r2
    5646:	aa12      	add	r2, sp, #72	; 0x48
    5648:	9205      	str	r2, [sp, #20]
    564a:	aa11      	add	r2, sp, #68	; 0x44
    564c:	9203      	str	r2, [sp, #12]
    564e:	2223      	movs	r2, #35	; 0x23
    5650:	6023      	str	r3, [r4, #0]
    5652:	9106      	str	r1, [sp, #24]
    5654:	9301      	str	r3, [sp, #4]
    5656:	a908      	add	r1, sp, #32
    5658:	6863      	ldr	r3, [r4, #4]
    565a:	1852      	adds	r2, r2, r1
    565c:	9202      	str	r2, [sp, #8]
    565e:	9300      	str	r3, [sp, #0]
    5660:	0032      	movs	r2, r6
    5662:	002b      	movs	r3, r5
    5664:	9704      	str	r7, [sp, #16]
    5666:	9809      	ldr	r0, [sp, #36]	; 0x24
    5668:	f7ff fee3 	bl	5432 <__cvt>
    566c:	2320      	movs	r3, #32
    566e:	003a      	movs	r2, r7
    5670:	0005      	movs	r5, r0
    5672:	439a      	bics	r2, r3
    5674:	2a47      	cmp	r2, #71	; 0x47
    5676:	d107      	bne.n	5688 <_printf_float+0x11c>
    5678:	9b11      	ldr	r3, [sp, #68]	; 0x44
    567a:	1cda      	adds	r2, r3, #3
    567c:	db02      	blt.n	5684 <_printf_float+0x118>
    567e:	6862      	ldr	r2, [r4, #4]
    5680:	4293      	cmp	r3, r2
    5682:	dd5b      	ble.n	573c <_printf_float+0x1d0>
    5684:	3f02      	subs	r7, #2
    5686:	b2ff      	uxtb	r7, r7
    5688:	9911      	ldr	r1, [sp, #68]	; 0x44
    568a:	2f65      	cmp	r7, #101	; 0x65
    568c:	d83b      	bhi.n	5706 <_printf_float+0x19a>
    568e:	0020      	movs	r0, r4
    5690:	3901      	subs	r1, #1
    5692:	003a      	movs	r2, r7
    5694:	3050      	adds	r0, #80	; 0x50
    5696:	9111      	str	r1, [sp, #68]	; 0x44
    5698:	f7ff ff2f 	bl	54fa <__exponent>
    569c:	9a12      	ldr	r2, [sp, #72]	; 0x48
    569e:	0006      	movs	r6, r0
    56a0:	1883      	adds	r3, r0, r2
    56a2:	6123      	str	r3, [r4, #16]
    56a4:	2a01      	cmp	r2, #1
    56a6:	dc02      	bgt.n	56ae <_printf_float+0x142>
    56a8:	6822      	ldr	r2, [r4, #0]
    56aa:	07d2      	lsls	r2, r2, #31
    56ac:	d501      	bpl.n	56b2 <_printf_float+0x146>
    56ae:	3301      	adds	r3, #1
    56b0:	6123      	str	r3, [r4, #16]
    56b2:	2323      	movs	r3, #35	; 0x23
    56b4:	aa08      	add	r2, sp, #32
    56b6:	189b      	adds	r3, r3, r2
    56b8:	781b      	ldrb	r3, [r3, #0]
    56ba:	2b00      	cmp	r3, #0
    56bc:	d0a8      	beq.n	5610 <_printf_float+0xa4>
    56be:	0023      	movs	r3, r4
    56c0:	222d      	movs	r2, #45	; 0x2d
    56c2:	3343      	adds	r3, #67	; 0x43
    56c4:	701a      	strb	r2, [r3, #0]
    56c6:	e7a3      	b.n	5610 <_printf_float+0xa4>
    56c8:	2f67      	cmp	r7, #103	; 0x67
    56ca:	d001      	beq.n	56d0 <_printf_float+0x164>
    56cc:	2f47      	cmp	r7, #71	; 0x47
    56ce:	d1b7      	bne.n	5640 <_printf_float+0xd4>
    56d0:	2a00      	cmp	r2, #0
    56d2:	d016      	beq.n	5702 <_printf_float+0x196>
    56d4:	990c      	ldr	r1, [sp, #48]	; 0x30
    56d6:	a808      	add	r0, sp, #32
    56d8:	430b      	orrs	r3, r1
    56da:	2100      	movs	r1, #0
    56dc:	9106      	str	r1, [sp, #24]
    56de:	a912      	add	r1, sp, #72	; 0x48
    56e0:	9105      	str	r1, [sp, #20]
    56e2:	a911      	add	r1, sp, #68	; 0x44
    56e4:	9103      	str	r1, [sp, #12]
    56e6:	2123      	movs	r1, #35	; 0x23
    56e8:	1809      	adds	r1, r1, r0
    56ea:	6023      	str	r3, [r4, #0]
    56ec:	9301      	str	r3, [sp, #4]
    56ee:	9200      	str	r2, [sp, #0]
    56f0:	002b      	movs	r3, r5
    56f2:	9704      	str	r7, [sp, #16]
    56f4:	9102      	str	r1, [sp, #8]
    56f6:	0032      	movs	r2, r6
    56f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    56fa:	f7ff fe9a 	bl	5432 <__cvt>
    56fe:	0005      	movs	r5, r0
    5700:	e7ba      	b.n	5678 <_printf_float+0x10c>
    5702:	2201      	movs	r2, #1
    5704:	e79b      	b.n	563e <_printf_float+0xd2>
    5706:	2f66      	cmp	r7, #102	; 0x66
    5708:	d119      	bne.n	573e <_printf_float+0x1d2>
    570a:	6863      	ldr	r3, [r4, #4]
    570c:	2900      	cmp	r1, #0
    570e:	dd0c      	ble.n	572a <_printf_float+0x1be>
    5710:	6121      	str	r1, [r4, #16]
    5712:	2b00      	cmp	r3, #0
    5714:	d102      	bne.n	571c <_printf_float+0x1b0>
    5716:	6822      	ldr	r2, [r4, #0]
    5718:	07d2      	lsls	r2, r2, #31
    571a:	d502      	bpl.n	5722 <_printf_float+0x1b6>
    571c:	3301      	adds	r3, #1
    571e:	185b      	adds	r3, r3, r1
    5720:	6123      	str	r3, [r4, #16]
    5722:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5724:	2600      	movs	r6, #0
    5726:	65a3      	str	r3, [r4, #88]	; 0x58
    5728:	e7c3      	b.n	56b2 <_printf_float+0x146>
    572a:	2b00      	cmp	r3, #0
    572c:	d103      	bne.n	5736 <_printf_float+0x1ca>
    572e:	2201      	movs	r2, #1
    5730:	6821      	ldr	r1, [r4, #0]
    5732:	4211      	tst	r1, r2
    5734:	d000      	beq.n	5738 <_printf_float+0x1cc>
    5736:	1c9a      	adds	r2, r3, #2
    5738:	6122      	str	r2, [r4, #16]
    573a:	e7f2      	b.n	5722 <_printf_float+0x1b6>
    573c:	2767      	movs	r7, #103	; 0x67
    573e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5740:	9812      	ldr	r0, [sp, #72]	; 0x48
    5742:	4283      	cmp	r3, r0
    5744:	db05      	blt.n	5752 <_printf_float+0x1e6>
    5746:	6822      	ldr	r2, [r4, #0]
    5748:	6123      	str	r3, [r4, #16]
    574a:	07d2      	lsls	r2, r2, #31
    574c:	d5e9      	bpl.n	5722 <_printf_float+0x1b6>
    574e:	3301      	adds	r3, #1
    5750:	e7e6      	b.n	5720 <_printf_float+0x1b4>
    5752:	2201      	movs	r2, #1
    5754:	2b00      	cmp	r3, #0
    5756:	dc01      	bgt.n	575c <_printf_float+0x1f0>
    5758:	1892      	adds	r2, r2, r2
    575a:	1ad2      	subs	r2, r2, r3
    575c:	1812      	adds	r2, r2, r0
    575e:	e7eb      	b.n	5738 <_printf_float+0x1cc>
    5760:	6822      	ldr	r2, [r4, #0]
    5762:	0553      	lsls	r3, r2, #21
    5764:	d408      	bmi.n	5778 <_printf_float+0x20c>
    5766:	6923      	ldr	r3, [r4, #16]
    5768:	002a      	movs	r2, r5
    576a:	990a      	ldr	r1, [sp, #40]	; 0x28
    576c:	9809      	ldr	r0, [sp, #36]	; 0x24
    576e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5770:	47a8      	blx	r5
    5772:	1c43      	adds	r3, r0, #1
    5774:	d129      	bne.n	57ca <_printf_float+0x25e>
    5776:	e756      	b.n	5626 <_printf_float+0xba>
    5778:	2f65      	cmp	r7, #101	; 0x65
    577a:	d800      	bhi.n	577e <_printf_float+0x212>
    577c:	e0dc      	b.n	5938 <_printf_float+0x3cc>
    577e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    5780:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    5782:	2200      	movs	r2, #0
    5784:	2300      	movs	r3, #0
    5786:	f002 fd37 	bl	81f8 <__aeabi_dcmpeq>
    578a:	2800      	cmp	r0, #0
    578c:	d035      	beq.n	57fa <_printf_float+0x28e>
    578e:	2301      	movs	r3, #1
    5790:	4a35      	ldr	r2, [pc, #212]	; (5868 <_printf_float+0x2fc>)
    5792:	990a      	ldr	r1, [sp, #40]	; 0x28
    5794:	9809      	ldr	r0, [sp, #36]	; 0x24
    5796:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5798:	47a8      	blx	r5
    579a:	1c43      	adds	r3, r0, #1
    579c:	d100      	bne.n	57a0 <_printf_float+0x234>
    579e:	e742      	b.n	5626 <_printf_float+0xba>
    57a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
    57a4:	4293      	cmp	r3, r2
    57a6:	db02      	blt.n	57ae <_printf_float+0x242>
    57a8:	6823      	ldr	r3, [r4, #0]
    57aa:	07db      	lsls	r3, r3, #31
    57ac:	d50d      	bpl.n	57ca <_printf_float+0x25e>
    57ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    57b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    57b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    57b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    57b6:	9809      	ldr	r0, [sp, #36]	; 0x24
    57b8:	47a8      	blx	r5
    57ba:	2500      	movs	r5, #0
    57bc:	1c43      	adds	r3, r0, #1
    57be:	d100      	bne.n	57c2 <_printf_float+0x256>
    57c0:	e731      	b.n	5626 <_printf_float+0xba>
    57c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    57c4:	3b01      	subs	r3, #1
    57c6:	429d      	cmp	r5, r3
    57c8:	db0b      	blt.n	57e2 <_printf_float+0x276>
    57ca:	6823      	ldr	r3, [r4, #0]
    57cc:	2500      	movs	r5, #0
    57ce:	079b      	lsls	r3, r3, #30
    57d0:	d500      	bpl.n	57d4 <_printf_float+0x268>
    57d2:	e0fd      	b.n	59d0 <_printf_float+0x464>
    57d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    57d6:	68e0      	ldr	r0, [r4, #12]
    57d8:	4298      	cmp	r0, r3
    57da:	db00      	blt.n	57de <_printf_float+0x272>
    57dc:	e725      	b.n	562a <_printf_float+0xbe>
    57de:	0018      	movs	r0, r3
    57e0:	e723      	b.n	562a <_printf_float+0xbe>
    57e2:	0022      	movs	r2, r4
    57e4:	2301      	movs	r3, #1
    57e6:	321a      	adds	r2, #26
    57e8:	990a      	ldr	r1, [sp, #40]	; 0x28
    57ea:	9809      	ldr	r0, [sp, #36]	; 0x24
    57ec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    57ee:	47b0      	blx	r6
    57f0:	1c43      	adds	r3, r0, #1
    57f2:	d100      	bne.n	57f6 <_printf_float+0x28a>
    57f4:	e717      	b.n	5626 <_printf_float+0xba>
    57f6:	3501      	adds	r5, #1
    57f8:	e7e3      	b.n	57c2 <_printf_float+0x256>
    57fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
    57fc:	2b00      	cmp	r3, #0
    57fe:	dc35      	bgt.n	586c <_printf_float+0x300>
    5800:	2301      	movs	r3, #1
    5802:	4a19      	ldr	r2, [pc, #100]	; (5868 <_printf_float+0x2fc>)
    5804:	990a      	ldr	r1, [sp, #40]	; 0x28
    5806:	9809      	ldr	r0, [sp, #36]	; 0x24
    5808:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    580a:	47b0      	blx	r6
    580c:	1c43      	adds	r3, r0, #1
    580e:	d100      	bne.n	5812 <_printf_float+0x2a6>
    5810:	e709      	b.n	5626 <_printf_float+0xba>
    5812:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5814:	2b00      	cmp	r3, #0
    5816:	d105      	bne.n	5824 <_printf_float+0x2b8>
    5818:	9b12      	ldr	r3, [sp, #72]	; 0x48
    581a:	2b00      	cmp	r3, #0
    581c:	d102      	bne.n	5824 <_printf_float+0x2b8>
    581e:	6823      	ldr	r3, [r4, #0]
    5820:	07db      	lsls	r3, r3, #31
    5822:	d5d2      	bpl.n	57ca <_printf_float+0x25e>
    5824:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    5826:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5828:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    582a:	990a      	ldr	r1, [sp, #40]	; 0x28
    582c:	9809      	ldr	r0, [sp, #36]	; 0x24
    582e:	47b0      	blx	r6
    5830:	2600      	movs	r6, #0
    5832:	1c43      	adds	r3, r0, #1
    5834:	d100      	bne.n	5838 <_printf_float+0x2cc>
    5836:	e6f6      	b.n	5626 <_printf_float+0xba>
    5838:	9b11      	ldr	r3, [sp, #68]	; 0x44
    583a:	425b      	negs	r3, r3
    583c:	429e      	cmp	r6, r3
    583e:	db01      	blt.n	5844 <_printf_float+0x2d8>
    5840:	9b12      	ldr	r3, [sp, #72]	; 0x48
    5842:	e791      	b.n	5768 <_printf_float+0x1fc>
    5844:	0022      	movs	r2, r4
    5846:	2301      	movs	r3, #1
    5848:	321a      	adds	r2, #26
    584a:	990a      	ldr	r1, [sp, #40]	; 0x28
    584c:	9809      	ldr	r0, [sp, #36]	; 0x24
    584e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5850:	47b8      	blx	r7
    5852:	1c43      	adds	r3, r0, #1
    5854:	d100      	bne.n	5858 <_printf_float+0x2ec>
    5856:	e6e6      	b.n	5626 <_printf_float+0xba>
    5858:	3601      	adds	r6, #1
    585a:	e7ed      	b.n	5838 <_printf_float+0x2cc>
    585c:	7fefffff 	.word	0x7fefffff
    5860:	0000ac08 	.word	0x0000ac08
    5864:	0000ac04 	.word	0x0000ac04
    5868:	0000ac14 	.word	0x0000ac14
    586c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    586e:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5870:	429e      	cmp	r6, r3
    5872:	dd00      	ble.n	5876 <_printf_float+0x30a>
    5874:	001e      	movs	r6, r3
    5876:	2e00      	cmp	r6, #0
    5878:	dc35      	bgt.n	58e6 <_printf_float+0x37a>
    587a:	2300      	movs	r3, #0
    587c:	930c      	str	r3, [sp, #48]	; 0x30
    587e:	43f3      	mvns	r3, r6
    5880:	17db      	asrs	r3, r3, #31
    5882:	930f      	str	r3, [sp, #60]	; 0x3c
    5884:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5886:	6da7      	ldr	r7, [r4, #88]	; 0x58
    5888:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    588a:	4033      	ands	r3, r6
    588c:	1afb      	subs	r3, r7, r3
    588e:	429a      	cmp	r2, r3
    5890:	db32      	blt.n	58f8 <_printf_float+0x38c>
    5892:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5894:	9a12      	ldr	r2, [sp, #72]	; 0x48
    5896:	4293      	cmp	r3, r2
    5898:	db3c      	blt.n	5914 <_printf_float+0x3a8>
    589a:	6823      	ldr	r3, [r4, #0]
    589c:	07db      	lsls	r3, r3, #31
    589e:	d439      	bmi.n	5914 <_printf_float+0x3a8>
    58a0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    58a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    58a4:	1bf3      	subs	r3, r6, r7
    58a6:	1ab6      	subs	r6, r6, r2
    58a8:	429e      	cmp	r6, r3
    58aa:	dd00      	ble.n	58ae <_printf_float+0x342>
    58ac:	001e      	movs	r6, r3
    58ae:	2e00      	cmp	r6, #0
    58b0:	dc39      	bgt.n	5926 <_printf_float+0x3ba>
    58b2:	43f7      	mvns	r7, r6
    58b4:	2500      	movs	r5, #0
    58b6:	17fb      	asrs	r3, r7, #31
    58b8:	930c      	str	r3, [sp, #48]	; 0x30
    58ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
    58bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
    58be:	990c      	ldr	r1, [sp, #48]	; 0x30
    58c0:	1a9b      	subs	r3, r3, r2
    58c2:	0032      	movs	r2, r6
    58c4:	400a      	ands	r2, r1
    58c6:	1a9b      	subs	r3, r3, r2
    58c8:	429d      	cmp	r5, r3
    58ca:	db00      	blt.n	58ce <_printf_float+0x362>
    58cc:	e77d      	b.n	57ca <_printf_float+0x25e>
    58ce:	0022      	movs	r2, r4
    58d0:	2301      	movs	r3, #1
    58d2:	321a      	adds	r2, #26
    58d4:	990a      	ldr	r1, [sp, #40]	; 0x28
    58d6:	9809      	ldr	r0, [sp, #36]	; 0x24
    58d8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    58da:	47b8      	blx	r7
    58dc:	1c43      	adds	r3, r0, #1
    58de:	d100      	bne.n	58e2 <_printf_float+0x376>
    58e0:	e6a1      	b.n	5626 <_printf_float+0xba>
    58e2:	3501      	adds	r5, #1
    58e4:	e7e9      	b.n	58ba <_printf_float+0x34e>
    58e6:	0033      	movs	r3, r6
    58e8:	002a      	movs	r2, r5
    58ea:	990a      	ldr	r1, [sp, #40]	; 0x28
    58ec:	9809      	ldr	r0, [sp, #36]	; 0x24
    58ee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    58f0:	47b8      	blx	r7
    58f2:	1c43      	adds	r3, r0, #1
    58f4:	d1c1      	bne.n	587a <_printf_float+0x30e>
    58f6:	e696      	b.n	5626 <_printf_float+0xba>
    58f8:	0022      	movs	r2, r4
    58fa:	2301      	movs	r3, #1
    58fc:	321a      	adds	r2, #26
    58fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    5900:	9809      	ldr	r0, [sp, #36]	; 0x24
    5902:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5904:	47b8      	blx	r7
    5906:	1c43      	adds	r3, r0, #1
    5908:	d100      	bne.n	590c <_printf_float+0x3a0>
    590a:	e68c      	b.n	5626 <_printf_float+0xba>
    590c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    590e:	3301      	adds	r3, #1
    5910:	930c      	str	r3, [sp, #48]	; 0x30
    5912:	e7b7      	b.n	5884 <_printf_float+0x318>
    5914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5916:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5918:	990a      	ldr	r1, [sp, #40]	; 0x28
    591a:	9809      	ldr	r0, [sp, #36]	; 0x24
    591c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    591e:	47b0      	blx	r6
    5920:	1c43      	adds	r3, r0, #1
    5922:	d1bd      	bne.n	58a0 <_printf_float+0x334>
    5924:	e67f      	b.n	5626 <_printf_float+0xba>
    5926:	19ea      	adds	r2, r5, r7
    5928:	0033      	movs	r3, r6
    592a:	990a      	ldr	r1, [sp, #40]	; 0x28
    592c:	9809      	ldr	r0, [sp, #36]	; 0x24
    592e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5930:	47a8      	blx	r5
    5932:	1c43      	adds	r3, r0, #1
    5934:	d1bd      	bne.n	58b2 <_printf_float+0x346>
    5936:	e676      	b.n	5626 <_printf_float+0xba>
    5938:	9b12      	ldr	r3, [sp, #72]	; 0x48
    593a:	2b01      	cmp	r3, #1
    593c:	dc02      	bgt.n	5944 <_printf_float+0x3d8>
    593e:	2301      	movs	r3, #1
    5940:	421a      	tst	r2, r3
    5942:	d038      	beq.n	59b6 <_printf_float+0x44a>
    5944:	2301      	movs	r3, #1
    5946:	002a      	movs	r2, r5
    5948:	990a      	ldr	r1, [sp, #40]	; 0x28
    594a:	9809      	ldr	r0, [sp, #36]	; 0x24
    594c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    594e:	47b8      	blx	r7
    5950:	1c43      	adds	r3, r0, #1
    5952:	d100      	bne.n	5956 <_printf_float+0x3ea>
    5954:	e667      	b.n	5626 <_printf_float+0xba>
    5956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5958:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    595a:	990a      	ldr	r1, [sp, #40]	; 0x28
    595c:	9809      	ldr	r0, [sp, #36]	; 0x24
    595e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5960:	47b8      	blx	r7
    5962:	1c43      	adds	r3, r0, #1
    5964:	d100      	bne.n	5968 <_printf_float+0x3fc>
    5966:	e65e      	b.n	5626 <_printf_float+0xba>
    5968:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    596a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    596c:	2200      	movs	r2, #0
    596e:	2300      	movs	r3, #0
    5970:	f002 fc42 	bl	81f8 <__aeabi_dcmpeq>
    5974:	2800      	cmp	r0, #0
    5976:	d008      	beq.n	598a <_printf_float+0x41e>
    5978:	2500      	movs	r5, #0
    597a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    597c:	3b01      	subs	r3, #1
    597e:	429d      	cmp	r5, r3
    5980:	db0d      	blt.n	599e <_printf_float+0x432>
    5982:	0022      	movs	r2, r4
    5984:	0033      	movs	r3, r6
    5986:	3250      	adds	r2, #80	; 0x50
    5988:	e6ef      	b.n	576a <_printf_float+0x1fe>
    598a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    598c:	1c6a      	adds	r2, r5, #1
    598e:	3b01      	subs	r3, #1
    5990:	990a      	ldr	r1, [sp, #40]	; 0x28
    5992:	9809      	ldr	r0, [sp, #36]	; 0x24
    5994:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5996:	47a8      	blx	r5
    5998:	1c43      	adds	r3, r0, #1
    599a:	d1f2      	bne.n	5982 <_printf_float+0x416>
    599c:	e643      	b.n	5626 <_printf_float+0xba>
    599e:	0022      	movs	r2, r4
    59a0:	2301      	movs	r3, #1
    59a2:	321a      	adds	r2, #26
    59a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    59a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    59a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59aa:	47b8      	blx	r7
    59ac:	1c43      	adds	r3, r0, #1
    59ae:	d100      	bne.n	59b2 <_printf_float+0x446>
    59b0:	e639      	b.n	5626 <_printf_float+0xba>
    59b2:	3501      	adds	r5, #1
    59b4:	e7e1      	b.n	597a <_printf_float+0x40e>
    59b6:	002a      	movs	r2, r5
    59b8:	e7ea      	b.n	5990 <_printf_float+0x424>
    59ba:	0022      	movs	r2, r4
    59bc:	2301      	movs	r3, #1
    59be:	3219      	adds	r2, #25
    59c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    59c2:	9809      	ldr	r0, [sp, #36]	; 0x24
    59c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    59c6:	47b0      	blx	r6
    59c8:	1c43      	adds	r3, r0, #1
    59ca:	d100      	bne.n	59ce <_printf_float+0x462>
    59cc:	e62b      	b.n	5626 <_printf_float+0xba>
    59ce:	3501      	adds	r5, #1
    59d0:	68e3      	ldr	r3, [r4, #12]
    59d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    59d4:	1a9b      	subs	r3, r3, r2
    59d6:	429d      	cmp	r5, r3
    59d8:	dbef      	blt.n	59ba <_printf_float+0x44e>
    59da:	e6fb      	b.n	57d4 <_printf_float+0x268>
    59dc:	0032      	movs	r2, r6
    59de:	002b      	movs	r3, r5
    59e0:	0030      	movs	r0, r6
    59e2:	0029      	movs	r1, r5
    59e4:	f004 fe66 	bl	a6b4 <__aeabi_dcmpun>
    59e8:	2800      	cmp	r0, #0
    59ea:	d100      	bne.n	59ee <_printf_float+0x482>
    59ec:	e621      	b.n	5632 <_printf_float+0xc6>
    59ee:	4d03      	ldr	r5, [pc, #12]	; (59fc <_printf_float+0x490>)
    59f0:	2f47      	cmp	r7, #71	; 0x47
    59f2:	d900      	bls.n	59f6 <_printf_float+0x48a>
    59f4:	e605      	b.n	5602 <_printf_float+0x96>
    59f6:	4d02      	ldr	r5, [pc, #8]	; (5a00 <_printf_float+0x494>)
    59f8:	e603      	b.n	5602 <_printf_float+0x96>
    59fa:	46c0      	nop			; (mov r8, r8)
    59fc:	0000ac10 	.word	0x0000ac10
    5a00:	0000ac0c 	.word	0x0000ac0c

00005a04 <_printf_common>:
    5a04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a06:	0015      	movs	r5, r2
    5a08:	9301      	str	r3, [sp, #4]
    5a0a:	688a      	ldr	r2, [r1, #8]
    5a0c:	690b      	ldr	r3, [r1, #16]
    5a0e:	9000      	str	r0, [sp, #0]
    5a10:	000c      	movs	r4, r1
    5a12:	4293      	cmp	r3, r2
    5a14:	da00      	bge.n	5a18 <_printf_common+0x14>
    5a16:	0013      	movs	r3, r2
    5a18:	0022      	movs	r2, r4
    5a1a:	602b      	str	r3, [r5, #0]
    5a1c:	3243      	adds	r2, #67	; 0x43
    5a1e:	7812      	ldrb	r2, [r2, #0]
    5a20:	2a00      	cmp	r2, #0
    5a22:	d001      	beq.n	5a28 <_printf_common+0x24>
    5a24:	3301      	adds	r3, #1
    5a26:	602b      	str	r3, [r5, #0]
    5a28:	6823      	ldr	r3, [r4, #0]
    5a2a:	069b      	lsls	r3, r3, #26
    5a2c:	d502      	bpl.n	5a34 <_printf_common+0x30>
    5a2e:	682b      	ldr	r3, [r5, #0]
    5a30:	3302      	adds	r3, #2
    5a32:	602b      	str	r3, [r5, #0]
    5a34:	2706      	movs	r7, #6
    5a36:	6823      	ldr	r3, [r4, #0]
    5a38:	401f      	ands	r7, r3
    5a3a:	d027      	beq.n	5a8c <_printf_common+0x88>
    5a3c:	0023      	movs	r3, r4
    5a3e:	3343      	adds	r3, #67	; 0x43
    5a40:	781b      	ldrb	r3, [r3, #0]
    5a42:	1e5a      	subs	r2, r3, #1
    5a44:	4193      	sbcs	r3, r2
    5a46:	6822      	ldr	r2, [r4, #0]
    5a48:	0692      	lsls	r2, r2, #26
    5a4a:	d430      	bmi.n	5aae <_printf_common+0xaa>
    5a4c:	0022      	movs	r2, r4
    5a4e:	9901      	ldr	r1, [sp, #4]
    5a50:	3243      	adds	r2, #67	; 0x43
    5a52:	9800      	ldr	r0, [sp, #0]
    5a54:	9e08      	ldr	r6, [sp, #32]
    5a56:	47b0      	blx	r6
    5a58:	1c43      	adds	r3, r0, #1
    5a5a:	d025      	beq.n	5aa8 <_printf_common+0xa4>
    5a5c:	2306      	movs	r3, #6
    5a5e:	6820      	ldr	r0, [r4, #0]
    5a60:	682a      	ldr	r2, [r5, #0]
    5a62:	68e1      	ldr	r1, [r4, #12]
    5a64:	4003      	ands	r3, r0
    5a66:	2500      	movs	r5, #0
    5a68:	2b04      	cmp	r3, #4
    5a6a:	d103      	bne.n	5a74 <_printf_common+0x70>
    5a6c:	1a8d      	subs	r5, r1, r2
    5a6e:	43eb      	mvns	r3, r5
    5a70:	17db      	asrs	r3, r3, #31
    5a72:	401d      	ands	r5, r3
    5a74:	68a3      	ldr	r3, [r4, #8]
    5a76:	6922      	ldr	r2, [r4, #16]
    5a78:	4293      	cmp	r3, r2
    5a7a:	dd01      	ble.n	5a80 <_printf_common+0x7c>
    5a7c:	1a9b      	subs	r3, r3, r2
    5a7e:	18ed      	adds	r5, r5, r3
    5a80:	2700      	movs	r7, #0
    5a82:	42bd      	cmp	r5, r7
    5a84:	d120      	bne.n	5ac8 <_printf_common+0xc4>
    5a86:	2000      	movs	r0, #0
    5a88:	e010      	b.n	5aac <_printf_common+0xa8>
    5a8a:	3701      	adds	r7, #1
    5a8c:	68e3      	ldr	r3, [r4, #12]
    5a8e:	682a      	ldr	r2, [r5, #0]
    5a90:	1a9b      	subs	r3, r3, r2
    5a92:	429f      	cmp	r7, r3
    5a94:	dad2      	bge.n	5a3c <_printf_common+0x38>
    5a96:	0022      	movs	r2, r4
    5a98:	2301      	movs	r3, #1
    5a9a:	3219      	adds	r2, #25
    5a9c:	9901      	ldr	r1, [sp, #4]
    5a9e:	9800      	ldr	r0, [sp, #0]
    5aa0:	9e08      	ldr	r6, [sp, #32]
    5aa2:	47b0      	blx	r6
    5aa4:	1c43      	adds	r3, r0, #1
    5aa6:	d1f0      	bne.n	5a8a <_printf_common+0x86>
    5aa8:	2001      	movs	r0, #1
    5aaa:	4240      	negs	r0, r0
    5aac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5aae:	2030      	movs	r0, #48	; 0x30
    5ab0:	18e1      	adds	r1, r4, r3
    5ab2:	3143      	adds	r1, #67	; 0x43
    5ab4:	7008      	strb	r0, [r1, #0]
    5ab6:	0021      	movs	r1, r4
    5ab8:	1c5a      	adds	r2, r3, #1
    5aba:	3145      	adds	r1, #69	; 0x45
    5abc:	7809      	ldrb	r1, [r1, #0]
    5abe:	18a2      	adds	r2, r4, r2
    5ac0:	3243      	adds	r2, #67	; 0x43
    5ac2:	3302      	adds	r3, #2
    5ac4:	7011      	strb	r1, [r2, #0]
    5ac6:	e7c1      	b.n	5a4c <_printf_common+0x48>
    5ac8:	0022      	movs	r2, r4
    5aca:	2301      	movs	r3, #1
    5acc:	321a      	adds	r2, #26
    5ace:	9901      	ldr	r1, [sp, #4]
    5ad0:	9800      	ldr	r0, [sp, #0]
    5ad2:	9e08      	ldr	r6, [sp, #32]
    5ad4:	47b0      	blx	r6
    5ad6:	1c43      	adds	r3, r0, #1
    5ad8:	d0e6      	beq.n	5aa8 <_printf_common+0xa4>
    5ada:	3701      	adds	r7, #1
    5adc:	e7d1      	b.n	5a82 <_printf_common+0x7e>
	...

00005ae0 <_printf_i>:
    5ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ae2:	b08b      	sub	sp, #44	; 0x2c
    5ae4:	9206      	str	r2, [sp, #24]
    5ae6:	000a      	movs	r2, r1
    5ae8:	3243      	adds	r2, #67	; 0x43
    5aea:	9307      	str	r3, [sp, #28]
    5aec:	9005      	str	r0, [sp, #20]
    5aee:	9204      	str	r2, [sp, #16]
    5af0:	7e0a      	ldrb	r2, [r1, #24]
    5af2:	000c      	movs	r4, r1
    5af4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5af6:	2a6e      	cmp	r2, #110	; 0x6e
    5af8:	d100      	bne.n	5afc <_printf_i+0x1c>
    5afa:	e08f      	b.n	5c1c <_printf_i+0x13c>
    5afc:	d817      	bhi.n	5b2e <_printf_i+0x4e>
    5afe:	2a63      	cmp	r2, #99	; 0x63
    5b00:	d02c      	beq.n	5b5c <_printf_i+0x7c>
    5b02:	d808      	bhi.n	5b16 <_printf_i+0x36>
    5b04:	2a00      	cmp	r2, #0
    5b06:	d100      	bne.n	5b0a <_printf_i+0x2a>
    5b08:	e099      	b.n	5c3e <_printf_i+0x15e>
    5b0a:	2a58      	cmp	r2, #88	; 0x58
    5b0c:	d054      	beq.n	5bb8 <_printf_i+0xd8>
    5b0e:	0026      	movs	r6, r4
    5b10:	3642      	adds	r6, #66	; 0x42
    5b12:	7032      	strb	r2, [r6, #0]
    5b14:	e029      	b.n	5b6a <_printf_i+0x8a>
    5b16:	2a64      	cmp	r2, #100	; 0x64
    5b18:	d001      	beq.n	5b1e <_printf_i+0x3e>
    5b1a:	2a69      	cmp	r2, #105	; 0x69
    5b1c:	d1f7      	bne.n	5b0e <_printf_i+0x2e>
    5b1e:	6821      	ldr	r1, [r4, #0]
    5b20:	681a      	ldr	r2, [r3, #0]
    5b22:	0608      	lsls	r0, r1, #24
    5b24:	d523      	bpl.n	5b6e <_printf_i+0x8e>
    5b26:	1d11      	adds	r1, r2, #4
    5b28:	6019      	str	r1, [r3, #0]
    5b2a:	6815      	ldr	r5, [r2, #0]
    5b2c:	e025      	b.n	5b7a <_printf_i+0x9a>
    5b2e:	2a73      	cmp	r2, #115	; 0x73
    5b30:	d100      	bne.n	5b34 <_printf_i+0x54>
    5b32:	e088      	b.n	5c46 <_printf_i+0x166>
    5b34:	d808      	bhi.n	5b48 <_printf_i+0x68>
    5b36:	2a6f      	cmp	r2, #111	; 0x6f
    5b38:	d029      	beq.n	5b8e <_printf_i+0xae>
    5b3a:	2a70      	cmp	r2, #112	; 0x70
    5b3c:	d1e7      	bne.n	5b0e <_printf_i+0x2e>
    5b3e:	2220      	movs	r2, #32
    5b40:	6809      	ldr	r1, [r1, #0]
    5b42:	430a      	orrs	r2, r1
    5b44:	6022      	str	r2, [r4, #0]
    5b46:	e003      	b.n	5b50 <_printf_i+0x70>
    5b48:	2a75      	cmp	r2, #117	; 0x75
    5b4a:	d020      	beq.n	5b8e <_printf_i+0xae>
    5b4c:	2a78      	cmp	r2, #120	; 0x78
    5b4e:	d1de      	bne.n	5b0e <_printf_i+0x2e>
    5b50:	0022      	movs	r2, r4
    5b52:	2178      	movs	r1, #120	; 0x78
    5b54:	3245      	adds	r2, #69	; 0x45
    5b56:	7011      	strb	r1, [r2, #0]
    5b58:	4a6c      	ldr	r2, [pc, #432]	; (5d0c <_printf_i+0x22c>)
    5b5a:	e030      	b.n	5bbe <_printf_i+0xde>
    5b5c:	000e      	movs	r6, r1
    5b5e:	681a      	ldr	r2, [r3, #0]
    5b60:	3642      	adds	r6, #66	; 0x42
    5b62:	1d11      	adds	r1, r2, #4
    5b64:	6019      	str	r1, [r3, #0]
    5b66:	6813      	ldr	r3, [r2, #0]
    5b68:	7033      	strb	r3, [r6, #0]
    5b6a:	2301      	movs	r3, #1
    5b6c:	e079      	b.n	5c62 <_printf_i+0x182>
    5b6e:	0649      	lsls	r1, r1, #25
    5b70:	d5d9      	bpl.n	5b26 <_printf_i+0x46>
    5b72:	1d11      	adds	r1, r2, #4
    5b74:	6019      	str	r1, [r3, #0]
    5b76:	2300      	movs	r3, #0
    5b78:	5ed5      	ldrsh	r5, [r2, r3]
    5b7a:	2d00      	cmp	r5, #0
    5b7c:	da03      	bge.n	5b86 <_printf_i+0xa6>
    5b7e:	232d      	movs	r3, #45	; 0x2d
    5b80:	9a04      	ldr	r2, [sp, #16]
    5b82:	426d      	negs	r5, r5
    5b84:	7013      	strb	r3, [r2, #0]
    5b86:	4b62      	ldr	r3, [pc, #392]	; (5d10 <_printf_i+0x230>)
    5b88:	270a      	movs	r7, #10
    5b8a:	9303      	str	r3, [sp, #12]
    5b8c:	e02f      	b.n	5bee <_printf_i+0x10e>
    5b8e:	6820      	ldr	r0, [r4, #0]
    5b90:	6819      	ldr	r1, [r3, #0]
    5b92:	0605      	lsls	r5, r0, #24
    5b94:	d503      	bpl.n	5b9e <_printf_i+0xbe>
    5b96:	1d08      	adds	r0, r1, #4
    5b98:	6018      	str	r0, [r3, #0]
    5b9a:	680d      	ldr	r5, [r1, #0]
    5b9c:	e005      	b.n	5baa <_printf_i+0xca>
    5b9e:	0640      	lsls	r0, r0, #25
    5ba0:	d5f9      	bpl.n	5b96 <_printf_i+0xb6>
    5ba2:	680d      	ldr	r5, [r1, #0]
    5ba4:	1d08      	adds	r0, r1, #4
    5ba6:	6018      	str	r0, [r3, #0]
    5ba8:	b2ad      	uxth	r5, r5
    5baa:	4b59      	ldr	r3, [pc, #356]	; (5d10 <_printf_i+0x230>)
    5bac:	2708      	movs	r7, #8
    5bae:	9303      	str	r3, [sp, #12]
    5bb0:	2a6f      	cmp	r2, #111	; 0x6f
    5bb2:	d018      	beq.n	5be6 <_printf_i+0x106>
    5bb4:	270a      	movs	r7, #10
    5bb6:	e016      	b.n	5be6 <_printf_i+0x106>
    5bb8:	3145      	adds	r1, #69	; 0x45
    5bba:	700a      	strb	r2, [r1, #0]
    5bbc:	4a54      	ldr	r2, [pc, #336]	; (5d10 <_printf_i+0x230>)
    5bbe:	9203      	str	r2, [sp, #12]
    5bc0:	681a      	ldr	r2, [r3, #0]
    5bc2:	6821      	ldr	r1, [r4, #0]
    5bc4:	1d10      	adds	r0, r2, #4
    5bc6:	6018      	str	r0, [r3, #0]
    5bc8:	6815      	ldr	r5, [r2, #0]
    5bca:	0608      	lsls	r0, r1, #24
    5bcc:	d522      	bpl.n	5c14 <_printf_i+0x134>
    5bce:	07cb      	lsls	r3, r1, #31
    5bd0:	d502      	bpl.n	5bd8 <_printf_i+0xf8>
    5bd2:	2320      	movs	r3, #32
    5bd4:	4319      	orrs	r1, r3
    5bd6:	6021      	str	r1, [r4, #0]
    5bd8:	2710      	movs	r7, #16
    5bda:	2d00      	cmp	r5, #0
    5bdc:	d103      	bne.n	5be6 <_printf_i+0x106>
    5bde:	2320      	movs	r3, #32
    5be0:	6822      	ldr	r2, [r4, #0]
    5be2:	439a      	bics	r2, r3
    5be4:	6022      	str	r2, [r4, #0]
    5be6:	0023      	movs	r3, r4
    5be8:	2200      	movs	r2, #0
    5bea:	3343      	adds	r3, #67	; 0x43
    5bec:	701a      	strb	r2, [r3, #0]
    5bee:	6863      	ldr	r3, [r4, #4]
    5bf0:	60a3      	str	r3, [r4, #8]
    5bf2:	2b00      	cmp	r3, #0
    5bf4:	db5c      	blt.n	5cb0 <_printf_i+0x1d0>
    5bf6:	2204      	movs	r2, #4
    5bf8:	6821      	ldr	r1, [r4, #0]
    5bfa:	4391      	bics	r1, r2
    5bfc:	6021      	str	r1, [r4, #0]
    5bfe:	2d00      	cmp	r5, #0
    5c00:	d158      	bne.n	5cb4 <_printf_i+0x1d4>
    5c02:	9e04      	ldr	r6, [sp, #16]
    5c04:	2b00      	cmp	r3, #0
    5c06:	d064      	beq.n	5cd2 <_printf_i+0x1f2>
    5c08:	0026      	movs	r6, r4
    5c0a:	9b03      	ldr	r3, [sp, #12]
    5c0c:	3642      	adds	r6, #66	; 0x42
    5c0e:	781b      	ldrb	r3, [r3, #0]
    5c10:	7033      	strb	r3, [r6, #0]
    5c12:	e05e      	b.n	5cd2 <_printf_i+0x1f2>
    5c14:	0648      	lsls	r0, r1, #25
    5c16:	d5da      	bpl.n	5bce <_printf_i+0xee>
    5c18:	b2ad      	uxth	r5, r5
    5c1a:	e7d8      	b.n	5bce <_printf_i+0xee>
    5c1c:	6809      	ldr	r1, [r1, #0]
    5c1e:	681a      	ldr	r2, [r3, #0]
    5c20:	0608      	lsls	r0, r1, #24
    5c22:	d505      	bpl.n	5c30 <_printf_i+0x150>
    5c24:	1d11      	adds	r1, r2, #4
    5c26:	6019      	str	r1, [r3, #0]
    5c28:	6813      	ldr	r3, [r2, #0]
    5c2a:	6962      	ldr	r2, [r4, #20]
    5c2c:	601a      	str	r2, [r3, #0]
    5c2e:	e006      	b.n	5c3e <_printf_i+0x15e>
    5c30:	0649      	lsls	r1, r1, #25
    5c32:	d5f7      	bpl.n	5c24 <_printf_i+0x144>
    5c34:	1d11      	adds	r1, r2, #4
    5c36:	6019      	str	r1, [r3, #0]
    5c38:	6813      	ldr	r3, [r2, #0]
    5c3a:	8aa2      	ldrh	r2, [r4, #20]
    5c3c:	801a      	strh	r2, [r3, #0]
    5c3e:	2300      	movs	r3, #0
    5c40:	9e04      	ldr	r6, [sp, #16]
    5c42:	6123      	str	r3, [r4, #16]
    5c44:	e054      	b.n	5cf0 <_printf_i+0x210>
    5c46:	681a      	ldr	r2, [r3, #0]
    5c48:	1d11      	adds	r1, r2, #4
    5c4a:	6019      	str	r1, [r3, #0]
    5c4c:	6816      	ldr	r6, [r2, #0]
    5c4e:	2100      	movs	r1, #0
    5c50:	6862      	ldr	r2, [r4, #4]
    5c52:	0030      	movs	r0, r6
    5c54:	f001 fb32 	bl	72bc <memchr>
    5c58:	2800      	cmp	r0, #0
    5c5a:	d001      	beq.n	5c60 <_printf_i+0x180>
    5c5c:	1b80      	subs	r0, r0, r6
    5c5e:	6060      	str	r0, [r4, #4]
    5c60:	6863      	ldr	r3, [r4, #4]
    5c62:	6123      	str	r3, [r4, #16]
    5c64:	2300      	movs	r3, #0
    5c66:	9a04      	ldr	r2, [sp, #16]
    5c68:	7013      	strb	r3, [r2, #0]
    5c6a:	e041      	b.n	5cf0 <_printf_i+0x210>
    5c6c:	6923      	ldr	r3, [r4, #16]
    5c6e:	0032      	movs	r2, r6
    5c70:	9906      	ldr	r1, [sp, #24]
    5c72:	9805      	ldr	r0, [sp, #20]
    5c74:	9d07      	ldr	r5, [sp, #28]
    5c76:	47a8      	blx	r5
    5c78:	1c43      	adds	r3, r0, #1
    5c7a:	d043      	beq.n	5d04 <_printf_i+0x224>
    5c7c:	6823      	ldr	r3, [r4, #0]
    5c7e:	2500      	movs	r5, #0
    5c80:	079b      	lsls	r3, r3, #30
    5c82:	d40f      	bmi.n	5ca4 <_printf_i+0x1c4>
    5c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c86:	68e0      	ldr	r0, [r4, #12]
    5c88:	4298      	cmp	r0, r3
    5c8a:	da3d      	bge.n	5d08 <_printf_i+0x228>
    5c8c:	0018      	movs	r0, r3
    5c8e:	e03b      	b.n	5d08 <_printf_i+0x228>
    5c90:	0022      	movs	r2, r4
    5c92:	2301      	movs	r3, #1
    5c94:	3219      	adds	r2, #25
    5c96:	9906      	ldr	r1, [sp, #24]
    5c98:	9805      	ldr	r0, [sp, #20]
    5c9a:	9e07      	ldr	r6, [sp, #28]
    5c9c:	47b0      	blx	r6
    5c9e:	1c43      	adds	r3, r0, #1
    5ca0:	d030      	beq.n	5d04 <_printf_i+0x224>
    5ca2:	3501      	adds	r5, #1
    5ca4:	68e3      	ldr	r3, [r4, #12]
    5ca6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ca8:	1a9b      	subs	r3, r3, r2
    5caa:	429d      	cmp	r5, r3
    5cac:	dbf0      	blt.n	5c90 <_printf_i+0x1b0>
    5cae:	e7e9      	b.n	5c84 <_printf_i+0x1a4>
    5cb0:	2d00      	cmp	r5, #0
    5cb2:	d0a9      	beq.n	5c08 <_printf_i+0x128>
    5cb4:	9e04      	ldr	r6, [sp, #16]
    5cb6:	0028      	movs	r0, r5
    5cb8:	0039      	movs	r1, r7
    5cba:	f002 f99d 	bl	7ff8 <__aeabi_uidivmod>
    5cbe:	9b03      	ldr	r3, [sp, #12]
    5cc0:	3e01      	subs	r6, #1
    5cc2:	5c5b      	ldrb	r3, [r3, r1]
    5cc4:	0028      	movs	r0, r5
    5cc6:	7033      	strb	r3, [r6, #0]
    5cc8:	0039      	movs	r1, r7
    5cca:	f002 f90f 	bl	7eec <__udivsi3>
    5cce:	1e05      	subs	r5, r0, #0
    5cd0:	d1f1      	bne.n	5cb6 <_printf_i+0x1d6>
    5cd2:	2f08      	cmp	r7, #8
    5cd4:	d109      	bne.n	5cea <_printf_i+0x20a>
    5cd6:	6823      	ldr	r3, [r4, #0]
    5cd8:	07db      	lsls	r3, r3, #31
    5cda:	d506      	bpl.n	5cea <_printf_i+0x20a>
    5cdc:	6863      	ldr	r3, [r4, #4]
    5cde:	6922      	ldr	r2, [r4, #16]
    5ce0:	4293      	cmp	r3, r2
    5ce2:	dc02      	bgt.n	5cea <_printf_i+0x20a>
    5ce4:	2330      	movs	r3, #48	; 0x30
    5ce6:	3e01      	subs	r6, #1
    5ce8:	7033      	strb	r3, [r6, #0]
    5cea:	9b04      	ldr	r3, [sp, #16]
    5cec:	1b9b      	subs	r3, r3, r6
    5cee:	6123      	str	r3, [r4, #16]
    5cf0:	9b07      	ldr	r3, [sp, #28]
    5cf2:	aa09      	add	r2, sp, #36	; 0x24
    5cf4:	9300      	str	r3, [sp, #0]
    5cf6:	0021      	movs	r1, r4
    5cf8:	9b06      	ldr	r3, [sp, #24]
    5cfa:	9805      	ldr	r0, [sp, #20]
    5cfc:	f7ff fe82 	bl	5a04 <_printf_common>
    5d00:	1c43      	adds	r3, r0, #1
    5d02:	d1b3      	bne.n	5c6c <_printf_i+0x18c>
    5d04:	2001      	movs	r0, #1
    5d06:	4240      	negs	r0, r0
    5d08:	b00b      	add	sp, #44	; 0x2c
    5d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5d0c:	0000ac27 	.word	0x0000ac27
    5d10:	0000ac16 	.word	0x0000ac16

00005d14 <iprintf>:
    5d14:	b40f      	push	{r0, r1, r2, r3}
    5d16:	4b0b      	ldr	r3, [pc, #44]	; (5d44 <iprintf+0x30>)
    5d18:	b513      	push	{r0, r1, r4, lr}
    5d1a:	681c      	ldr	r4, [r3, #0]
    5d1c:	2c00      	cmp	r4, #0
    5d1e:	d005      	beq.n	5d2c <iprintf+0x18>
    5d20:	69a3      	ldr	r3, [r4, #24]
    5d22:	2b00      	cmp	r3, #0
    5d24:	d102      	bne.n	5d2c <iprintf+0x18>
    5d26:	0020      	movs	r0, r4
    5d28:	f001 f9b6 	bl	7098 <__sinit>
    5d2c:	ab05      	add	r3, sp, #20
    5d2e:	9a04      	ldr	r2, [sp, #16]
    5d30:	68a1      	ldr	r1, [r4, #8]
    5d32:	0020      	movs	r0, r4
    5d34:	9301      	str	r3, [sp, #4]
    5d36:	f001 fe8d 	bl	7a54 <_vfiprintf_r>
    5d3a:	bc16      	pop	{r1, r2, r4}
    5d3c:	bc08      	pop	{r3}
    5d3e:	b004      	add	sp, #16
    5d40:	4718      	bx	r3
    5d42:	46c0      	nop			; (mov r8, r8)
    5d44:	2000000c 	.word	0x2000000c

00005d48 <putchar>:
    5d48:	4b08      	ldr	r3, [pc, #32]	; (5d6c <putchar+0x24>)
    5d4a:	b570      	push	{r4, r5, r6, lr}
    5d4c:	681c      	ldr	r4, [r3, #0]
    5d4e:	0005      	movs	r5, r0
    5d50:	2c00      	cmp	r4, #0
    5d52:	d005      	beq.n	5d60 <putchar+0x18>
    5d54:	69a3      	ldr	r3, [r4, #24]
    5d56:	2b00      	cmp	r3, #0
    5d58:	d102      	bne.n	5d60 <putchar+0x18>
    5d5a:	0020      	movs	r0, r4
    5d5c:	f001 f99c 	bl	7098 <__sinit>
    5d60:	0029      	movs	r1, r5
    5d62:	68a2      	ldr	r2, [r4, #8]
    5d64:	0020      	movs	r0, r4
    5d66:	f001 ff91 	bl	7c8c <_putc_r>
    5d6a:	bd70      	pop	{r4, r5, r6, pc}
    5d6c:	2000000c 	.word	0x2000000c

00005d70 <_puts_r>:
    5d70:	b570      	push	{r4, r5, r6, lr}
    5d72:	0005      	movs	r5, r0
    5d74:	000e      	movs	r6, r1
    5d76:	2800      	cmp	r0, #0
    5d78:	d004      	beq.n	5d84 <_puts_r+0x14>
    5d7a:	6983      	ldr	r3, [r0, #24]
    5d7c:	2b00      	cmp	r3, #0
    5d7e:	d101      	bne.n	5d84 <_puts_r+0x14>
    5d80:	f001 f98a 	bl	7098 <__sinit>
    5d84:	69ab      	ldr	r3, [r5, #24]
    5d86:	68ac      	ldr	r4, [r5, #8]
    5d88:	2b00      	cmp	r3, #0
    5d8a:	d102      	bne.n	5d92 <_puts_r+0x22>
    5d8c:	0028      	movs	r0, r5
    5d8e:	f001 f983 	bl	7098 <__sinit>
    5d92:	4b24      	ldr	r3, [pc, #144]	; (5e24 <_puts_r+0xb4>)
    5d94:	429c      	cmp	r4, r3
    5d96:	d10f      	bne.n	5db8 <_puts_r+0x48>
    5d98:	686c      	ldr	r4, [r5, #4]
    5d9a:	89a3      	ldrh	r3, [r4, #12]
    5d9c:	071b      	lsls	r3, r3, #28
    5d9e:	d502      	bpl.n	5da6 <_puts_r+0x36>
    5da0:	6923      	ldr	r3, [r4, #16]
    5da2:	2b00      	cmp	r3, #0
    5da4:	d120      	bne.n	5de8 <_puts_r+0x78>
    5da6:	0021      	movs	r1, r4
    5da8:	0028      	movs	r0, r5
    5daa:	f000 f99b 	bl	60e4 <__swsetup_r>
    5dae:	2800      	cmp	r0, #0
    5db0:	d01a      	beq.n	5de8 <_puts_r+0x78>
    5db2:	2001      	movs	r0, #1
    5db4:	4240      	negs	r0, r0
    5db6:	bd70      	pop	{r4, r5, r6, pc}
    5db8:	4b1b      	ldr	r3, [pc, #108]	; (5e28 <_puts_r+0xb8>)
    5dba:	429c      	cmp	r4, r3
    5dbc:	d101      	bne.n	5dc2 <_puts_r+0x52>
    5dbe:	68ac      	ldr	r4, [r5, #8]
    5dc0:	e7eb      	b.n	5d9a <_puts_r+0x2a>
    5dc2:	4b1a      	ldr	r3, [pc, #104]	; (5e2c <_puts_r+0xbc>)
    5dc4:	429c      	cmp	r4, r3
    5dc6:	d1e8      	bne.n	5d9a <_puts_r+0x2a>
    5dc8:	68ec      	ldr	r4, [r5, #12]
    5dca:	e7e6      	b.n	5d9a <_puts_r+0x2a>
    5dcc:	3b01      	subs	r3, #1
    5dce:	3601      	adds	r6, #1
    5dd0:	60a3      	str	r3, [r4, #8]
    5dd2:	2b00      	cmp	r3, #0
    5dd4:	da04      	bge.n	5de0 <_puts_r+0x70>
    5dd6:	69a2      	ldr	r2, [r4, #24]
    5dd8:	4293      	cmp	r3, r2
    5dda:	db16      	blt.n	5e0a <_puts_r+0x9a>
    5ddc:	290a      	cmp	r1, #10
    5dde:	d014      	beq.n	5e0a <_puts_r+0x9a>
    5de0:	6823      	ldr	r3, [r4, #0]
    5de2:	1c5a      	adds	r2, r3, #1
    5de4:	6022      	str	r2, [r4, #0]
    5de6:	7019      	strb	r1, [r3, #0]
    5de8:	7831      	ldrb	r1, [r6, #0]
    5dea:	68a3      	ldr	r3, [r4, #8]
    5dec:	2900      	cmp	r1, #0
    5dee:	d1ed      	bne.n	5dcc <_puts_r+0x5c>
    5df0:	3b01      	subs	r3, #1
    5df2:	60a3      	str	r3, [r4, #8]
    5df4:	2b00      	cmp	r3, #0
    5df6:	da0f      	bge.n	5e18 <_puts_r+0xa8>
    5df8:	0022      	movs	r2, r4
    5dfa:	310a      	adds	r1, #10
    5dfc:	0028      	movs	r0, r5
    5dfe:	f000 f91b 	bl	6038 <__swbuf_r>
    5e02:	1c43      	adds	r3, r0, #1
    5e04:	d0d5      	beq.n	5db2 <_puts_r+0x42>
    5e06:	200a      	movs	r0, #10
    5e08:	e7d5      	b.n	5db6 <_puts_r+0x46>
    5e0a:	0022      	movs	r2, r4
    5e0c:	0028      	movs	r0, r5
    5e0e:	f000 f913 	bl	6038 <__swbuf_r>
    5e12:	1c43      	adds	r3, r0, #1
    5e14:	d1e8      	bne.n	5de8 <_puts_r+0x78>
    5e16:	e7cc      	b.n	5db2 <_puts_r+0x42>
    5e18:	200a      	movs	r0, #10
    5e1a:	6823      	ldr	r3, [r4, #0]
    5e1c:	1c5a      	adds	r2, r3, #1
    5e1e:	6022      	str	r2, [r4, #0]
    5e20:	7018      	strb	r0, [r3, #0]
    5e22:	e7c8      	b.n	5db6 <_puts_r+0x46>
    5e24:	0000ac68 	.word	0x0000ac68
    5e28:	0000ac88 	.word	0x0000ac88
    5e2c:	0000ac48 	.word	0x0000ac48

00005e30 <puts>:
    5e30:	b510      	push	{r4, lr}
    5e32:	4b03      	ldr	r3, [pc, #12]	; (5e40 <puts+0x10>)
    5e34:	0001      	movs	r1, r0
    5e36:	6818      	ldr	r0, [r3, #0]
    5e38:	f7ff ff9a 	bl	5d70 <_puts_r>
    5e3c:	bd10      	pop	{r4, pc}
    5e3e:	46c0      	nop			; (mov r8, r8)
    5e40:	2000000c 	.word	0x2000000c

00005e44 <rand>:
    5e44:	4b15      	ldr	r3, [pc, #84]	; (5e9c <rand+0x58>)
    5e46:	b510      	push	{r4, lr}
    5e48:	681c      	ldr	r4, [r3, #0]
    5e4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    5e4c:	2b00      	cmp	r3, #0
    5e4e:	d115      	bne.n	5e7c <rand+0x38>
    5e50:	2018      	movs	r0, #24
    5e52:	f001 fa29 	bl	72a8 <malloc>
    5e56:	4b12      	ldr	r3, [pc, #72]	; (5ea0 <rand+0x5c>)
    5e58:	63a0      	str	r0, [r4, #56]	; 0x38
    5e5a:	8003      	strh	r3, [r0, #0]
    5e5c:	4b11      	ldr	r3, [pc, #68]	; (5ea4 <rand+0x60>)
    5e5e:	2201      	movs	r2, #1
    5e60:	8043      	strh	r3, [r0, #2]
    5e62:	4b11      	ldr	r3, [pc, #68]	; (5ea8 <rand+0x64>)
    5e64:	8083      	strh	r3, [r0, #4]
    5e66:	4b11      	ldr	r3, [pc, #68]	; (5eac <rand+0x68>)
    5e68:	80c3      	strh	r3, [r0, #6]
    5e6a:	4b11      	ldr	r3, [pc, #68]	; (5eb0 <rand+0x6c>)
    5e6c:	8103      	strh	r3, [r0, #8]
    5e6e:	2305      	movs	r3, #5
    5e70:	8143      	strh	r3, [r0, #10]
    5e72:	3306      	adds	r3, #6
    5e74:	8183      	strh	r3, [r0, #12]
    5e76:	2300      	movs	r3, #0
    5e78:	6102      	str	r2, [r0, #16]
    5e7a:	6143      	str	r3, [r0, #20]
    5e7c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    5e7e:	4a0d      	ldr	r2, [pc, #52]	; (5eb4 <rand+0x70>)
    5e80:	6920      	ldr	r0, [r4, #16]
    5e82:	6961      	ldr	r1, [r4, #20]
    5e84:	4b0c      	ldr	r3, [pc, #48]	; (5eb8 <rand+0x74>)
    5e86:	f002 fa1f 	bl	82c8 <__aeabi_lmul>
    5e8a:	2201      	movs	r2, #1
    5e8c:	2300      	movs	r3, #0
    5e8e:	1880      	adds	r0, r0, r2
    5e90:	4159      	adcs	r1, r3
    5e92:	6120      	str	r0, [r4, #16]
    5e94:	6161      	str	r1, [r4, #20]
    5e96:	0048      	lsls	r0, r1, #1
    5e98:	0840      	lsrs	r0, r0, #1
    5e9a:	bd10      	pop	{r4, pc}
    5e9c:	2000000c 	.word	0x2000000c
    5ea0:	0000330e 	.word	0x0000330e
    5ea4:	ffffabcd 	.word	0xffffabcd
    5ea8:	00001234 	.word	0x00001234
    5eac:	ffffe66d 	.word	0xffffe66d
    5eb0:	ffffdeec 	.word	0xffffdeec
    5eb4:	4c957f2d 	.word	0x4c957f2d
    5eb8:	5851f42d 	.word	0x5851f42d

00005ebc <setbuf>:
    5ebc:	424a      	negs	r2, r1
    5ebe:	414a      	adcs	r2, r1
    5ec0:	2380      	movs	r3, #128	; 0x80
    5ec2:	b510      	push	{r4, lr}
    5ec4:	0052      	lsls	r2, r2, #1
    5ec6:	00db      	lsls	r3, r3, #3
    5ec8:	f000 f802 	bl	5ed0 <setvbuf>
    5ecc:	bd10      	pop	{r4, pc}
	...

00005ed0 <setvbuf>:
    5ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ed2:	001d      	movs	r5, r3
    5ed4:	4b4f      	ldr	r3, [pc, #316]	; (6014 <setvbuf+0x144>)
    5ed6:	b085      	sub	sp, #20
    5ed8:	681e      	ldr	r6, [r3, #0]
    5eda:	0004      	movs	r4, r0
    5edc:	000f      	movs	r7, r1
    5ede:	9200      	str	r2, [sp, #0]
    5ee0:	2e00      	cmp	r6, #0
    5ee2:	d005      	beq.n	5ef0 <setvbuf+0x20>
    5ee4:	69b3      	ldr	r3, [r6, #24]
    5ee6:	2b00      	cmp	r3, #0
    5ee8:	d102      	bne.n	5ef0 <setvbuf+0x20>
    5eea:	0030      	movs	r0, r6
    5eec:	f001 f8d4 	bl	7098 <__sinit>
    5ef0:	4b49      	ldr	r3, [pc, #292]	; (6018 <setvbuf+0x148>)
    5ef2:	429c      	cmp	r4, r3
    5ef4:	d150      	bne.n	5f98 <setvbuf+0xc8>
    5ef6:	6874      	ldr	r4, [r6, #4]
    5ef8:	9b00      	ldr	r3, [sp, #0]
    5efa:	2b02      	cmp	r3, #2
    5efc:	d005      	beq.n	5f0a <setvbuf+0x3a>
    5efe:	2b01      	cmp	r3, #1
    5f00:	d900      	bls.n	5f04 <setvbuf+0x34>
    5f02:	e084      	b.n	600e <setvbuf+0x13e>
    5f04:	2d00      	cmp	r5, #0
    5f06:	da00      	bge.n	5f0a <setvbuf+0x3a>
    5f08:	e081      	b.n	600e <setvbuf+0x13e>
    5f0a:	0021      	movs	r1, r4
    5f0c:	0030      	movs	r0, r6
    5f0e:	f001 f855 	bl	6fbc <_fflush_r>
    5f12:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5f14:	2900      	cmp	r1, #0
    5f16:	d008      	beq.n	5f2a <setvbuf+0x5a>
    5f18:	0023      	movs	r3, r4
    5f1a:	3344      	adds	r3, #68	; 0x44
    5f1c:	4299      	cmp	r1, r3
    5f1e:	d002      	beq.n	5f26 <setvbuf+0x56>
    5f20:	0030      	movs	r0, r6
    5f22:	f001 fcc7 	bl	78b4 <_free_r>
    5f26:	2300      	movs	r3, #0
    5f28:	6363      	str	r3, [r4, #52]	; 0x34
    5f2a:	2300      	movs	r3, #0
    5f2c:	61a3      	str	r3, [r4, #24]
    5f2e:	6063      	str	r3, [r4, #4]
    5f30:	89a3      	ldrh	r3, [r4, #12]
    5f32:	061b      	lsls	r3, r3, #24
    5f34:	d503      	bpl.n	5f3e <setvbuf+0x6e>
    5f36:	6921      	ldr	r1, [r4, #16]
    5f38:	0030      	movs	r0, r6
    5f3a:	f001 fcbb 	bl	78b4 <_free_r>
    5f3e:	89a3      	ldrh	r3, [r4, #12]
    5f40:	4a36      	ldr	r2, [pc, #216]	; (601c <setvbuf+0x14c>)
    5f42:	4013      	ands	r3, r2
    5f44:	81a3      	strh	r3, [r4, #12]
    5f46:	9b00      	ldr	r3, [sp, #0]
    5f48:	2b02      	cmp	r3, #2
    5f4a:	d05a      	beq.n	6002 <setvbuf+0x132>
    5f4c:	ab03      	add	r3, sp, #12
    5f4e:	aa02      	add	r2, sp, #8
    5f50:	0021      	movs	r1, r4
    5f52:	0030      	movs	r0, r6
    5f54:	f001 f942 	bl	71dc <__swhatbuf_r>
    5f58:	89a3      	ldrh	r3, [r4, #12]
    5f5a:	4318      	orrs	r0, r3
    5f5c:	81a0      	strh	r0, [r4, #12]
    5f5e:	2d00      	cmp	r5, #0
    5f60:	d124      	bne.n	5fac <setvbuf+0xdc>
    5f62:	9d02      	ldr	r5, [sp, #8]
    5f64:	0028      	movs	r0, r5
    5f66:	f001 f99f 	bl	72a8 <malloc>
    5f6a:	9501      	str	r5, [sp, #4]
    5f6c:	1e07      	subs	r7, r0, #0
    5f6e:	d142      	bne.n	5ff6 <setvbuf+0x126>
    5f70:	9b02      	ldr	r3, [sp, #8]
    5f72:	9301      	str	r3, [sp, #4]
    5f74:	42ab      	cmp	r3, r5
    5f76:	d139      	bne.n	5fec <setvbuf+0x11c>
    5f78:	2001      	movs	r0, #1
    5f7a:	4240      	negs	r0, r0
    5f7c:	2302      	movs	r3, #2
    5f7e:	89a2      	ldrh	r2, [r4, #12]
    5f80:	4313      	orrs	r3, r2
    5f82:	81a3      	strh	r3, [r4, #12]
    5f84:	2300      	movs	r3, #0
    5f86:	60a3      	str	r3, [r4, #8]
    5f88:	0023      	movs	r3, r4
    5f8a:	3347      	adds	r3, #71	; 0x47
    5f8c:	6023      	str	r3, [r4, #0]
    5f8e:	6123      	str	r3, [r4, #16]
    5f90:	2301      	movs	r3, #1
    5f92:	6163      	str	r3, [r4, #20]
    5f94:	b005      	add	sp, #20
    5f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f98:	4b21      	ldr	r3, [pc, #132]	; (6020 <setvbuf+0x150>)
    5f9a:	429c      	cmp	r4, r3
    5f9c:	d101      	bne.n	5fa2 <setvbuf+0xd2>
    5f9e:	68b4      	ldr	r4, [r6, #8]
    5fa0:	e7aa      	b.n	5ef8 <setvbuf+0x28>
    5fa2:	4b20      	ldr	r3, [pc, #128]	; (6024 <setvbuf+0x154>)
    5fa4:	429c      	cmp	r4, r3
    5fa6:	d1a7      	bne.n	5ef8 <setvbuf+0x28>
    5fa8:	68f4      	ldr	r4, [r6, #12]
    5faa:	e7a5      	b.n	5ef8 <setvbuf+0x28>
    5fac:	2f00      	cmp	r7, #0
    5fae:	d0d9      	beq.n	5f64 <setvbuf+0x94>
    5fb0:	69b3      	ldr	r3, [r6, #24]
    5fb2:	2b00      	cmp	r3, #0
    5fb4:	d102      	bne.n	5fbc <setvbuf+0xec>
    5fb6:	0030      	movs	r0, r6
    5fb8:	f001 f86e 	bl	7098 <__sinit>
    5fbc:	9b00      	ldr	r3, [sp, #0]
    5fbe:	2b01      	cmp	r3, #1
    5fc0:	d103      	bne.n	5fca <setvbuf+0xfa>
    5fc2:	89a3      	ldrh	r3, [r4, #12]
    5fc4:	9a00      	ldr	r2, [sp, #0]
    5fc6:	431a      	orrs	r2, r3
    5fc8:	81a2      	strh	r2, [r4, #12]
    5fca:	2008      	movs	r0, #8
    5fcc:	89a3      	ldrh	r3, [r4, #12]
    5fce:	6027      	str	r7, [r4, #0]
    5fd0:	6127      	str	r7, [r4, #16]
    5fd2:	6165      	str	r5, [r4, #20]
    5fd4:	4018      	ands	r0, r3
    5fd6:	d018      	beq.n	600a <setvbuf+0x13a>
    5fd8:	2001      	movs	r0, #1
    5fda:	4018      	ands	r0, r3
    5fdc:	2300      	movs	r3, #0
    5fde:	4298      	cmp	r0, r3
    5fe0:	d011      	beq.n	6006 <setvbuf+0x136>
    5fe2:	426d      	negs	r5, r5
    5fe4:	60a3      	str	r3, [r4, #8]
    5fe6:	61a5      	str	r5, [r4, #24]
    5fe8:	0018      	movs	r0, r3
    5fea:	e7d3      	b.n	5f94 <setvbuf+0xc4>
    5fec:	9801      	ldr	r0, [sp, #4]
    5fee:	f001 f95b 	bl	72a8 <malloc>
    5ff2:	1e07      	subs	r7, r0, #0
    5ff4:	d0c0      	beq.n	5f78 <setvbuf+0xa8>
    5ff6:	2380      	movs	r3, #128	; 0x80
    5ff8:	89a2      	ldrh	r2, [r4, #12]
    5ffa:	9d01      	ldr	r5, [sp, #4]
    5ffc:	4313      	orrs	r3, r2
    5ffe:	81a3      	strh	r3, [r4, #12]
    6000:	e7d6      	b.n	5fb0 <setvbuf+0xe0>
    6002:	2000      	movs	r0, #0
    6004:	e7ba      	b.n	5f7c <setvbuf+0xac>
    6006:	60a5      	str	r5, [r4, #8]
    6008:	e7c4      	b.n	5f94 <setvbuf+0xc4>
    600a:	60a0      	str	r0, [r4, #8]
    600c:	e7c2      	b.n	5f94 <setvbuf+0xc4>
    600e:	2001      	movs	r0, #1
    6010:	4240      	negs	r0, r0
    6012:	e7bf      	b.n	5f94 <setvbuf+0xc4>
    6014:	2000000c 	.word	0x2000000c
    6018:	0000ac68 	.word	0x0000ac68
    601c:	fffff35c 	.word	0xfffff35c
    6020:	0000ac88 	.word	0x0000ac88
    6024:	0000ac48 	.word	0x0000ac48

00006028 <strlen>:
    6028:	2300      	movs	r3, #0
    602a:	5cc2      	ldrb	r2, [r0, r3]
    602c:	3301      	adds	r3, #1
    602e:	2a00      	cmp	r2, #0
    6030:	d1fb      	bne.n	602a <strlen+0x2>
    6032:	1e58      	subs	r0, r3, #1
    6034:	4770      	bx	lr
	...

00006038 <__swbuf_r>:
    6038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    603a:	0005      	movs	r5, r0
    603c:	000e      	movs	r6, r1
    603e:	0014      	movs	r4, r2
    6040:	2800      	cmp	r0, #0
    6042:	d004      	beq.n	604e <__swbuf_r+0x16>
    6044:	6983      	ldr	r3, [r0, #24]
    6046:	2b00      	cmp	r3, #0
    6048:	d101      	bne.n	604e <__swbuf_r+0x16>
    604a:	f001 f825 	bl	7098 <__sinit>
    604e:	4b22      	ldr	r3, [pc, #136]	; (60d8 <__swbuf_r+0xa0>)
    6050:	429c      	cmp	r4, r3
    6052:	d12d      	bne.n	60b0 <__swbuf_r+0x78>
    6054:	686c      	ldr	r4, [r5, #4]
    6056:	69a3      	ldr	r3, [r4, #24]
    6058:	60a3      	str	r3, [r4, #8]
    605a:	89a3      	ldrh	r3, [r4, #12]
    605c:	071b      	lsls	r3, r3, #28
    605e:	d531      	bpl.n	60c4 <__swbuf_r+0x8c>
    6060:	6923      	ldr	r3, [r4, #16]
    6062:	2b00      	cmp	r3, #0
    6064:	d02e      	beq.n	60c4 <__swbuf_r+0x8c>
    6066:	6823      	ldr	r3, [r4, #0]
    6068:	6922      	ldr	r2, [r4, #16]
    606a:	b2f7      	uxtb	r7, r6
    606c:	1a98      	subs	r0, r3, r2
    606e:	6963      	ldr	r3, [r4, #20]
    6070:	b2f6      	uxtb	r6, r6
    6072:	4298      	cmp	r0, r3
    6074:	db05      	blt.n	6082 <__swbuf_r+0x4a>
    6076:	0021      	movs	r1, r4
    6078:	0028      	movs	r0, r5
    607a:	f000 ff9f 	bl	6fbc <_fflush_r>
    607e:	2800      	cmp	r0, #0
    6080:	d126      	bne.n	60d0 <__swbuf_r+0x98>
    6082:	68a3      	ldr	r3, [r4, #8]
    6084:	3001      	adds	r0, #1
    6086:	3b01      	subs	r3, #1
    6088:	60a3      	str	r3, [r4, #8]
    608a:	6823      	ldr	r3, [r4, #0]
    608c:	1c5a      	adds	r2, r3, #1
    608e:	6022      	str	r2, [r4, #0]
    6090:	701f      	strb	r7, [r3, #0]
    6092:	6963      	ldr	r3, [r4, #20]
    6094:	4298      	cmp	r0, r3
    6096:	d004      	beq.n	60a2 <__swbuf_r+0x6a>
    6098:	89a3      	ldrh	r3, [r4, #12]
    609a:	07db      	lsls	r3, r3, #31
    609c:	d51a      	bpl.n	60d4 <__swbuf_r+0x9c>
    609e:	2e0a      	cmp	r6, #10
    60a0:	d118      	bne.n	60d4 <__swbuf_r+0x9c>
    60a2:	0021      	movs	r1, r4
    60a4:	0028      	movs	r0, r5
    60a6:	f000 ff89 	bl	6fbc <_fflush_r>
    60aa:	2800      	cmp	r0, #0
    60ac:	d012      	beq.n	60d4 <__swbuf_r+0x9c>
    60ae:	e00f      	b.n	60d0 <__swbuf_r+0x98>
    60b0:	4b0a      	ldr	r3, [pc, #40]	; (60dc <__swbuf_r+0xa4>)
    60b2:	429c      	cmp	r4, r3
    60b4:	d101      	bne.n	60ba <__swbuf_r+0x82>
    60b6:	68ac      	ldr	r4, [r5, #8]
    60b8:	e7cd      	b.n	6056 <__swbuf_r+0x1e>
    60ba:	4b09      	ldr	r3, [pc, #36]	; (60e0 <__swbuf_r+0xa8>)
    60bc:	429c      	cmp	r4, r3
    60be:	d1ca      	bne.n	6056 <__swbuf_r+0x1e>
    60c0:	68ec      	ldr	r4, [r5, #12]
    60c2:	e7c8      	b.n	6056 <__swbuf_r+0x1e>
    60c4:	0021      	movs	r1, r4
    60c6:	0028      	movs	r0, r5
    60c8:	f000 f80c 	bl	60e4 <__swsetup_r>
    60cc:	2800      	cmp	r0, #0
    60ce:	d0ca      	beq.n	6066 <__swbuf_r+0x2e>
    60d0:	2601      	movs	r6, #1
    60d2:	4276      	negs	r6, r6
    60d4:	0030      	movs	r0, r6
    60d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    60d8:	0000ac68 	.word	0x0000ac68
    60dc:	0000ac88 	.word	0x0000ac88
    60e0:	0000ac48 	.word	0x0000ac48

000060e4 <__swsetup_r>:
    60e4:	4b36      	ldr	r3, [pc, #216]	; (61c0 <__swsetup_r+0xdc>)
    60e6:	b570      	push	{r4, r5, r6, lr}
    60e8:	681d      	ldr	r5, [r3, #0]
    60ea:	0006      	movs	r6, r0
    60ec:	000c      	movs	r4, r1
    60ee:	2d00      	cmp	r5, #0
    60f0:	d005      	beq.n	60fe <__swsetup_r+0x1a>
    60f2:	69ab      	ldr	r3, [r5, #24]
    60f4:	2b00      	cmp	r3, #0
    60f6:	d102      	bne.n	60fe <__swsetup_r+0x1a>
    60f8:	0028      	movs	r0, r5
    60fa:	f000 ffcd 	bl	7098 <__sinit>
    60fe:	4b31      	ldr	r3, [pc, #196]	; (61c4 <__swsetup_r+0xe0>)
    6100:	429c      	cmp	r4, r3
    6102:	d10f      	bne.n	6124 <__swsetup_r+0x40>
    6104:	686c      	ldr	r4, [r5, #4]
    6106:	230c      	movs	r3, #12
    6108:	5ee2      	ldrsh	r2, [r4, r3]
    610a:	b293      	uxth	r3, r2
    610c:	0719      	lsls	r1, r3, #28
    610e:	d42d      	bmi.n	616c <__swsetup_r+0x88>
    6110:	06d9      	lsls	r1, r3, #27
    6112:	d411      	bmi.n	6138 <__swsetup_r+0x54>
    6114:	2309      	movs	r3, #9
    6116:	2001      	movs	r0, #1
    6118:	6033      	str	r3, [r6, #0]
    611a:	3337      	adds	r3, #55	; 0x37
    611c:	4313      	orrs	r3, r2
    611e:	81a3      	strh	r3, [r4, #12]
    6120:	4240      	negs	r0, r0
    6122:	bd70      	pop	{r4, r5, r6, pc}
    6124:	4b28      	ldr	r3, [pc, #160]	; (61c8 <__swsetup_r+0xe4>)
    6126:	429c      	cmp	r4, r3
    6128:	d101      	bne.n	612e <__swsetup_r+0x4a>
    612a:	68ac      	ldr	r4, [r5, #8]
    612c:	e7eb      	b.n	6106 <__swsetup_r+0x22>
    612e:	4b27      	ldr	r3, [pc, #156]	; (61cc <__swsetup_r+0xe8>)
    6130:	429c      	cmp	r4, r3
    6132:	d1e8      	bne.n	6106 <__swsetup_r+0x22>
    6134:	68ec      	ldr	r4, [r5, #12]
    6136:	e7e6      	b.n	6106 <__swsetup_r+0x22>
    6138:	075b      	lsls	r3, r3, #29
    613a:	d513      	bpl.n	6164 <__swsetup_r+0x80>
    613c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    613e:	2900      	cmp	r1, #0
    6140:	d008      	beq.n	6154 <__swsetup_r+0x70>
    6142:	0023      	movs	r3, r4
    6144:	3344      	adds	r3, #68	; 0x44
    6146:	4299      	cmp	r1, r3
    6148:	d002      	beq.n	6150 <__swsetup_r+0x6c>
    614a:	0030      	movs	r0, r6
    614c:	f001 fbb2 	bl	78b4 <_free_r>
    6150:	2300      	movs	r3, #0
    6152:	6363      	str	r3, [r4, #52]	; 0x34
    6154:	2224      	movs	r2, #36	; 0x24
    6156:	89a3      	ldrh	r3, [r4, #12]
    6158:	4393      	bics	r3, r2
    615a:	81a3      	strh	r3, [r4, #12]
    615c:	2300      	movs	r3, #0
    615e:	6063      	str	r3, [r4, #4]
    6160:	6923      	ldr	r3, [r4, #16]
    6162:	6023      	str	r3, [r4, #0]
    6164:	2308      	movs	r3, #8
    6166:	89a2      	ldrh	r2, [r4, #12]
    6168:	4313      	orrs	r3, r2
    616a:	81a3      	strh	r3, [r4, #12]
    616c:	6923      	ldr	r3, [r4, #16]
    616e:	2b00      	cmp	r3, #0
    6170:	d10b      	bne.n	618a <__swsetup_r+0xa6>
    6172:	21a0      	movs	r1, #160	; 0xa0
    6174:	2280      	movs	r2, #128	; 0x80
    6176:	89a3      	ldrh	r3, [r4, #12]
    6178:	0089      	lsls	r1, r1, #2
    617a:	0092      	lsls	r2, r2, #2
    617c:	400b      	ands	r3, r1
    617e:	4293      	cmp	r3, r2
    6180:	d003      	beq.n	618a <__swsetup_r+0xa6>
    6182:	0021      	movs	r1, r4
    6184:	0030      	movs	r0, r6
    6186:	f001 f851 	bl	722c <__smakebuf_r>
    618a:	2301      	movs	r3, #1
    618c:	89a2      	ldrh	r2, [r4, #12]
    618e:	4013      	ands	r3, r2
    6190:	d011      	beq.n	61b6 <__swsetup_r+0xd2>
    6192:	2300      	movs	r3, #0
    6194:	60a3      	str	r3, [r4, #8]
    6196:	6963      	ldr	r3, [r4, #20]
    6198:	425b      	negs	r3, r3
    619a:	61a3      	str	r3, [r4, #24]
    619c:	2000      	movs	r0, #0
    619e:	6923      	ldr	r3, [r4, #16]
    61a0:	4283      	cmp	r3, r0
    61a2:	d1be      	bne.n	6122 <__swsetup_r+0x3e>
    61a4:	230c      	movs	r3, #12
    61a6:	5ee2      	ldrsh	r2, [r4, r3]
    61a8:	0613      	lsls	r3, r2, #24
    61aa:	d5ba      	bpl.n	6122 <__swsetup_r+0x3e>
    61ac:	2340      	movs	r3, #64	; 0x40
    61ae:	4313      	orrs	r3, r2
    61b0:	81a3      	strh	r3, [r4, #12]
    61b2:	3801      	subs	r0, #1
    61b4:	e7b5      	b.n	6122 <__swsetup_r+0x3e>
    61b6:	0792      	lsls	r2, r2, #30
    61b8:	d400      	bmi.n	61bc <__swsetup_r+0xd8>
    61ba:	6963      	ldr	r3, [r4, #20]
    61bc:	60a3      	str	r3, [r4, #8]
    61be:	e7ed      	b.n	619c <__swsetup_r+0xb8>
    61c0:	2000000c 	.word	0x2000000c
    61c4:	0000ac68 	.word	0x0000ac68
    61c8:	0000ac88 	.word	0x0000ac88
    61cc:	0000ac48 	.word	0x0000ac48

000061d0 <quorem>:
    61d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    61d2:	6903      	ldr	r3, [r0, #16]
    61d4:	690c      	ldr	r4, [r1, #16]
    61d6:	b089      	sub	sp, #36	; 0x24
    61d8:	0007      	movs	r7, r0
    61da:	9105      	str	r1, [sp, #20]
    61dc:	2600      	movs	r6, #0
    61de:	429c      	cmp	r4, r3
    61e0:	dc6d      	bgt.n	62be <quorem+0xee>
    61e2:	000b      	movs	r3, r1
    61e4:	3c01      	subs	r4, #1
    61e6:	3314      	adds	r3, #20
    61e8:	00a5      	lsls	r5, r4, #2
    61ea:	9303      	str	r3, [sp, #12]
    61ec:	195b      	adds	r3, r3, r5
    61ee:	9304      	str	r3, [sp, #16]
    61f0:	0003      	movs	r3, r0
    61f2:	3314      	adds	r3, #20
    61f4:	9302      	str	r3, [sp, #8]
    61f6:	195d      	adds	r5, r3, r5
    61f8:	9b04      	ldr	r3, [sp, #16]
    61fa:	6828      	ldr	r0, [r5, #0]
    61fc:	681b      	ldr	r3, [r3, #0]
    61fe:	1c59      	adds	r1, r3, #1
    6200:	9301      	str	r3, [sp, #4]
    6202:	f001 fe73 	bl	7eec <__udivsi3>
    6206:	9001      	str	r0, [sp, #4]
    6208:	42b0      	cmp	r0, r6
    620a:	d02d      	beq.n	6268 <quorem+0x98>
    620c:	9b03      	ldr	r3, [sp, #12]
    620e:	9802      	ldr	r0, [sp, #8]
    6210:	469c      	mov	ip, r3
    6212:	9606      	str	r6, [sp, #24]
    6214:	4662      	mov	r2, ip
    6216:	ca08      	ldmia	r2!, {r3}
    6218:	4694      	mov	ip, r2
    621a:	9a01      	ldr	r2, [sp, #4]
    621c:	b299      	uxth	r1, r3
    621e:	4351      	muls	r1, r2
    6220:	0c1b      	lsrs	r3, r3, #16
    6222:	4353      	muls	r3, r2
    6224:	1989      	adds	r1, r1, r6
    6226:	0c0a      	lsrs	r2, r1, #16
    6228:	189b      	adds	r3, r3, r2
    622a:	9307      	str	r3, [sp, #28]
    622c:	8802      	ldrh	r2, [r0, #0]
    622e:	0c1e      	lsrs	r6, r3, #16
    6230:	9b06      	ldr	r3, [sp, #24]
    6232:	b289      	uxth	r1, r1
    6234:	18d2      	adds	r2, r2, r3
    6236:	6803      	ldr	r3, [r0, #0]
    6238:	1a52      	subs	r2, r2, r1
    623a:	0c19      	lsrs	r1, r3, #16
    623c:	466b      	mov	r3, sp
    623e:	8b9b      	ldrh	r3, [r3, #28]
    6240:	1acb      	subs	r3, r1, r3
    6242:	1411      	asrs	r1, r2, #16
    6244:	185b      	adds	r3, r3, r1
    6246:	1419      	asrs	r1, r3, #16
    6248:	b292      	uxth	r2, r2
    624a:	041b      	lsls	r3, r3, #16
    624c:	431a      	orrs	r2, r3
    624e:	9b04      	ldr	r3, [sp, #16]
    6250:	9106      	str	r1, [sp, #24]
    6252:	c004      	stmia	r0!, {r2}
    6254:	4563      	cmp	r3, ip
    6256:	d2dd      	bcs.n	6214 <quorem+0x44>
    6258:	682b      	ldr	r3, [r5, #0]
    625a:	2b00      	cmp	r3, #0
    625c:	d104      	bne.n	6268 <quorem+0x98>
    625e:	9b02      	ldr	r3, [sp, #8]
    6260:	3d04      	subs	r5, #4
    6262:	42ab      	cmp	r3, r5
    6264:	d32e      	bcc.n	62c4 <quorem+0xf4>
    6266:	613c      	str	r4, [r7, #16]
    6268:	9905      	ldr	r1, [sp, #20]
    626a:	0038      	movs	r0, r7
    626c:	f001 fa43 	bl	76f6 <__mcmp>
    6270:	2800      	cmp	r0, #0
    6272:	db23      	blt.n	62bc <quorem+0xec>
    6274:	2500      	movs	r5, #0
    6276:	9b01      	ldr	r3, [sp, #4]
    6278:	9802      	ldr	r0, [sp, #8]
    627a:	3301      	adds	r3, #1
    627c:	9903      	ldr	r1, [sp, #12]
    627e:	9301      	str	r3, [sp, #4]
    6280:	c908      	ldmia	r1!, {r3}
    6282:	8802      	ldrh	r2, [r0, #0]
    6284:	1955      	adds	r5, r2, r5
    6286:	b29a      	uxth	r2, r3
    6288:	1aaa      	subs	r2, r5, r2
    628a:	6805      	ldr	r5, [r0, #0]
    628c:	0c1b      	lsrs	r3, r3, #16
    628e:	0c2d      	lsrs	r5, r5, #16
    6290:	1aeb      	subs	r3, r5, r3
    6292:	1415      	asrs	r5, r2, #16
    6294:	195b      	adds	r3, r3, r5
    6296:	141d      	asrs	r5, r3, #16
    6298:	b292      	uxth	r2, r2
    629a:	041b      	lsls	r3, r3, #16
    629c:	4313      	orrs	r3, r2
    629e:	c008      	stmia	r0!, {r3}
    62a0:	9b04      	ldr	r3, [sp, #16]
    62a2:	428b      	cmp	r3, r1
    62a4:	d2ec      	bcs.n	6280 <quorem+0xb0>
    62a6:	9a02      	ldr	r2, [sp, #8]
    62a8:	00a3      	lsls	r3, r4, #2
    62aa:	18d3      	adds	r3, r2, r3
    62ac:	681a      	ldr	r2, [r3, #0]
    62ae:	2a00      	cmp	r2, #0
    62b0:	d104      	bne.n	62bc <quorem+0xec>
    62b2:	9a02      	ldr	r2, [sp, #8]
    62b4:	3b04      	subs	r3, #4
    62b6:	429a      	cmp	r2, r3
    62b8:	d309      	bcc.n	62ce <quorem+0xfe>
    62ba:	613c      	str	r4, [r7, #16]
    62bc:	9e01      	ldr	r6, [sp, #4]
    62be:	0030      	movs	r0, r6
    62c0:	b009      	add	sp, #36	; 0x24
    62c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    62c4:	682b      	ldr	r3, [r5, #0]
    62c6:	2b00      	cmp	r3, #0
    62c8:	d1cd      	bne.n	6266 <quorem+0x96>
    62ca:	3c01      	subs	r4, #1
    62cc:	e7c7      	b.n	625e <quorem+0x8e>
    62ce:	681a      	ldr	r2, [r3, #0]
    62d0:	2a00      	cmp	r2, #0
    62d2:	d1f2      	bne.n	62ba <quorem+0xea>
    62d4:	3c01      	subs	r4, #1
    62d6:	e7ec      	b.n	62b2 <quorem+0xe2>

000062d8 <_dtoa_r>:
    62d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    62da:	0016      	movs	r6, r2
    62dc:	001f      	movs	r7, r3
    62de:	6a44      	ldr	r4, [r0, #36]	; 0x24
    62e0:	b09d      	sub	sp, #116	; 0x74
    62e2:	9004      	str	r0, [sp, #16]
    62e4:	9d25      	ldr	r5, [sp, #148]	; 0x94
    62e6:	9606      	str	r6, [sp, #24]
    62e8:	9707      	str	r7, [sp, #28]
    62ea:	2c00      	cmp	r4, #0
    62ec:	d108      	bne.n	6300 <_dtoa_r+0x28>
    62ee:	2010      	movs	r0, #16
    62f0:	f000 ffda 	bl	72a8 <malloc>
    62f4:	9b04      	ldr	r3, [sp, #16]
    62f6:	6258      	str	r0, [r3, #36]	; 0x24
    62f8:	6044      	str	r4, [r0, #4]
    62fa:	6084      	str	r4, [r0, #8]
    62fc:	6004      	str	r4, [r0, #0]
    62fe:	60c4      	str	r4, [r0, #12]
    6300:	9b04      	ldr	r3, [sp, #16]
    6302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6304:	6819      	ldr	r1, [r3, #0]
    6306:	2900      	cmp	r1, #0
    6308:	d00b      	beq.n	6322 <_dtoa_r+0x4a>
    630a:	685a      	ldr	r2, [r3, #4]
    630c:	2301      	movs	r3, #1
    630e:	4093      	lsls	r3, r2
    6310:	604a      	str	r2, [r1, #4]
    6312:	608b      	str	r3, [r1, #8]
    6314:	9804      	ldr	r0, [sp, #16]
    6316:	f001 f814 	bl	7342 <_Bfree>
    631a:	2200      	movs	r2, #0
    631c:	9b04      	ldr	r3, [sp, #16]
    631e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6320:	601a      	str	r2, [r3, #0]
    6322:	9b07      	ldr	r3, [sp, #28]
    6324:	2b00      	cmp	r3, #0
    6326:	da1f      	bge.n	6368 <_dtoa_r+0x90>
    6328:	2301      	movs	r3, #1
    632a:	602b      	str	r3, [r5, #0]
    632c:	007b      	lsls	r3, r7, #1
    632e:	085b      	lsrs	r3, r3, #1
    6330:	9307      	str	r3, [sp, #28]
    6332:	9c07      	ldr	r4, [sp, #28]
    6334:	4bb7      	ldr	r3, [pc, #732]	; (6614 <_dtoa_r+0x33c>)
    6336:	0022      	movs	r2, r4
    6338:	9319      	str	r3, [sp, #100]	; 0x64
    633a:	401a      	ands	r2, r3
    633c:	429a      	cmp	r2, r3
    633e:	d116      	bne.n	636e <_dtoa_r+0x96>
    6340:	4bb5      	ldr	r3, [pc, #724]	; (6618 <_dtoa_r+0x340>)
    6342:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6344:	6013      	str	r3, [r2, #0]
    6346:	9b06      	ldr	r3, [sp, #24]
    6348:	2b00      	cmp	r3, #0
    634a:	d103      	bne.n	6354 <_dtoa_r+0x7c>
    634c:	0324      	lsls	r4, r4, #12
    634e:	d101      	bne.n	6354 <_dtoa_r+0x7c>
    6350:	f000 fd91 	bl	6e76 <_dtoa_r+0xb9e>
    6354:	4bb1      	ldr	r3, [pc, #708]	; (661c <_dtoa_r+0x344>)
    6356:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6358:	930a      	str	r3, [sp, #40]	; 0x28
    635a:	4bb1      	ldr	r3, [pc, #708]	; (6620 <_dtoa_r+0x348>)
    635c:	2a00      	cmp	r2, #0
    635e:	d001      	beq.n	6364 <_dtoa_r+0x8c>
    6360:	f000 fd8f 	bl	6e82 <_dtoa_r+0xbaa>
    6364:	f000 fd8f 	bl	6e86 <_dtoa_r+0xbae>
    6368:	2300      	movs	r3, #0
    636a:	602b      	str	r3, [r5, #0]
    636c:	e7e1      	b.n	6332 <_dtoa_r+0x5a>
    636e:	9e06      	ldr	r6, [sp, #24]
    6370:	9f07      	ldr	r7, [sp, #28]
    6372:	2200      	movs	r2, #0
    6374:	2300      	movs	r3, #0
    6376:	0030      	movs	r0, r6
    6378:	0039      	movs	r1, r7
    637a:	f001 ff3d 	bl	81f8 <__aeabi_dcmpeq>
    637e:	1e05      	subs	r5, r0, #0
    6380:	d00e      	beq.n	63a0 <_dtoa_r+0xc8>
    6382:	2301      	movs	r3, #1
    6384:	9a24      	ldr	r2, [sp, #144]	; 0x90
    6386:	6013      	str	r3, [r2, #0]
    6388:	4ba6      	ldr	r3, [pc, #664]	; (6624 <_dtoa_r+0x34c>)
    638a:	9a26      	ldr	r2, [sp, #152]	; 0x98
    638c:	930a      	str	r3, [sp, #40]	; 0x28
    638e:	2a00      	cmp	r2, #0
    6390:	d101      	bne.n	6396 <_dtoa_r+0xbe>
    6392:	f000 fd78 	bl	6e86 <_dtoa_r+0xbae>
    6396:	4aa4      	ldr	r2, [pc, #656]	; (6628 <_dtoa_r+0x350>)
    6398:	9926      	ldr	r1, [sp, #152]	; 0x98
    639a:	600a      	str	r2, [r1, #0]
    639c:	f000 fd73 	bl	6e86 <_dtoa_r+0xbae>
    63a0:	ab1a      	add	r3, sp, #104	; 0x68
    63a2:	9301      	str	r3, [sp, #4]
    63a4:	ab1b      	add	r3, sp, #108	; 0x6c
    63a6:	9300      	str	r3, [sp, #0]
    63a8:	0032      	movs	r2, r6
    63aa:	003b      	movs	r3, r7
    63ac:	9804      	ldr	r0, [sp, #16]
    63ae:	f001 fa1f 	bl	77f0 <__d2b>
    63b2:	0063      	lsls	r3, r4, #1
    63b4:	9005      	str	r0, [sp, #20]
    63b6:	0d5b      	lsrs	r3, r3, #21
    63b8:	d100      	bne.n	63bc <_dtoa_r+0xe4>
    63ba:	e07f      	b.n	64bc <_dtoa_r+0x1e4>
    63bc:	033a      	lsls	r2, r7, #12
    63be:	4c9b      	ldr	r4, [pc, #620]	; (662c <_dtoa_r+0x354>)
    63c0:	0b12      	lsrs	r2, r2, #12
    63c2:	4314      	orrs	r4, r2
    63c4:	0021      	movs	r1, r4
    63c6:	4a9a      	ldr	r2, [pc, #616]	; (6630 <_dtoa_r+0x358>)
    63c8:	0030      	movs	r0, r6
    63ca:	9518      	str	r5, [sp, #96]	; 0x60
    63cc:	189e      	adds	r6, r3, r2
    63ce:	2200      	movs	r2, #0
    63d0:	4b98      	ldr	r3, [pc, #608]	; (6634 <_dtoa_r+0x35c>)
    63d2:	f003 fe59 	bl	a088 <__aeabi_dsub>
    63d6:	4a98      	ldr	r2, [pc, #608]	; (6638 <_dtoa_r+0x360>)
    63d8:	4b98      	ldr	r3, [pc, #608]	; (663c <_dtoa_r+0x364>)
    63da:	f003 fbd5 	bl	9b88 <__aeabi_dmul>
    63de:	4a98      	ldr	r2, [pc, #608]	; (6640 <_dtoa_r+0x368>)
    63e0:	4b98      	ldr	r3, [pc, #608]	; (6644 <_dtoa_r+0x36c>)
    63e2:	f002 fc8d 	bl	8d00 <__aeabi_dadd>
    63e6:	0004      	movs	r4, r0
    63e8:	0030      	movs	r0, r6
    63ea:	000d      	movs	r5, r1
    63ec:	f004 f9b6 	bl	a75c <__aeabi_i2d>
    63f0:	4a95      	ldr	r2, [pc, #596]	; (6648 <_dtoa_r+0x370>)
    63f2:	4b96      	ldr	r3, [pc, #600]	; (664c <_dtoa_r+0x374>)
    63f4:	f003 fbc8 	bl	9b88 <__aeabi_dmul>
    63f8:	0002      	movs	r2, r0
    63fa:	000b      	movs	r3, r1
    63fc:	0020      	movs	r0, r4
    63fe:	0029      	movs	r1, r5
    6400:	f002 fc7e 	bl	8d00 <__aeabi_dadd>
    6404:	0004      	movs	r4, r0
    6406:	000d      	movs	r5, r1
    6408:	f004 f974 	bl	a6f4 <__aeabi_d2iz>
    640c:	2200      	movs	r2, #0
    640e:	9003      	str	r0, [sp, #12]
    6410:	2300      	movs	r3, #0
    6412:	0020      	movs	r0, r4
    6414:	0029      	movs	r1, r5
    6416:	f001 fef5 	bl	8204 <__aeabi_dcmplt>
    641a:	2800      	cmp	r0, #0
    641c:	d00e      	beq.n	643c <_dtoa_r+0x164>
    641e:	9803      	ldr	r0, [sp, #12]
    6420:	f004 f99c 	bl	a75c <__aeabi_i2d>
    6424:	000b      	movs	r3, r1
    6426:	0002      	movs	r2, r0
    6428:	0029      	movs	r1, r5
    642a:	0020      	movs	r0, r4
    642c:	f001 fee4 	bl	81f8 <__aeabi_dcmpeq>
    6430:	0003      	movs	r3, r0
    6432:	4258      	negs	r0, r3
    6434:	4158      	adcs	r0, r3
    6436:	9b03      	ldr	r3, [sp, #12]
    6438:	1a1b      	subs	r3, r3, r0
    643a:	9303      	str	r3, [sp, #12]
    643c:	2301      	movs	r3, #1
    643e:	9316      	str	r3, [sp, #88]	; 0x58
    6440:	9b03      	ldr	r3, [sp, #12]
    6442:	2b16      	cmp	r3, #22
    6444:	d80f      	bhi.n	6466 <_dtoa_r+0x18e>
    6446:	4982      	ldr	r1, [pc, #520]	; (6650 <_dtoa_r+0x378>)
    6448:	00db      	lsls	r3, r3, #3
    644a:	18c9      	adds	r1, r1, r3
    644c:	6808      	ldr	r0, [r1, #0]
    644e:	6849      	ldr	r1, [r1, #4]
    6450:	9a06      	ldr	r2, [sp, #24]
    6452:	9b07      	ldr	r3, [sp, #28]
    6454:	f001 feea 	bl	822c <__aeabi_dcmpgt>
    6458:	2800      	cmp	r0, #0
    645a:	d04b      	beq.n	64f4 <_dtoa_r+0x21c>
    645c:	9b03      	ldr	r3, [sp, #12]
    645e:	3b01      	subs	r3, #1
    6460:	9303      	str	r3, [sp, #12]
    6462:	2300      	movs	r3, #0
    6464:	9316      	str	r3, [sp, #88]	; 0x58
    6466:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6468:	1b9e      	subs	r6, r3, r6
    646a:	2300      	movs	r3, #0
    646c:	930b      	str	r3, [sp, #44]	; 0x2c
    646e:	0033      	movs	r3, r6
    6470:	3b01      	subs	r3, #1
    6472:	930c      	str	r3, [sp, #48]	; 0x30
    6474:	d504      	bpl.n	6480 <_dtoa_r+0x1a8>
    6476:	2301      	movs	r3, #1
    6478:	1b9b      	subs	r3, r3, r6
    647a:	930b      	str	r3, [sp, #44]	; 0x2c
    647c:	2300      	movs	r3, #0
    647e:	930c      	str	r3, [sp, #48]	; 0x30
    6480:	9b03      	ldr	r3, [sp, #12]
    6482:	2b00      	cmp	r3, #0
    6484:	db38      	blt.n	64f8 <_dtoa_r+0x220>
    6486:	9a03      	ldr	r2, [sp, #12]
    6488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    648a:	4694      	mov	ip, r2
    648c:	4463      	add	r3, ip
    648e:	930c      	str	r3, [sp, #48]	; 0x30
    6490:	2300      	movs	r3, #0
    6492:	920f      	str	r2, [sp, #60]	; 0x3c
    6494:	9308      	str	r3, [sp, #32]
    6496:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6498:	2501      	movs	r5, #1
    649a:	2b09      	cmp	r3, #9
    649c:	d900      	bls.n	64a0 <_dtoa_r+0x1c8>
    649e:	e091      	b.n	65c4 <_dtoa_r+0x2ec>
    64a0:	2b05      	cmp	r3, #5
    64a2:	dd02      	ble.n	64aa <_dtoa_r+0x1d2>
    64a4:	2500      	movs	r5, #0
    64a6:	3b04      	subs	r3, #4
    64a8:	9322      	str	r3, [sp, #136]	; 0x88
    64aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
    64ac:	1e98      	subs	r0, r3, #2
    64ae:	2803      	cmp	r0, #3
    64b0:	d900      	bls.n	64b4 <_dtoa_r+0x1dc>
    64b2:	e091      	b.n	65d8 <_dtoa_r+0x300>
    64b4:	f001 fd10 	bl	7ed8 <__gnu_thumb1_case_uqi>
    64b8:	76298482 	.word	0x76298482
    64bc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    64be:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    64c0:	189e      	adds	r6, r3, r2
    64c2:	4b64      	ldr	r3, [pc, #400]	; (6654 <_dtoa_r+0x37c>)
    64c4:	18f2      	adds	r2, r6, r3
    64c6:	2a20      	cmp	r2, #32
    64c8:	dd0f      	ble.n	64ea <_dtoa_r+0x212>
    64ca:	4b63      	ldr	r3, [pc, #396]	; (6658 <_dtoa_r+0x380>)
    64cc:	9806      	ldr	r0, [sp, #24]
    64ce:	18f3      	adds	r3, r6, r3
    64d0:	40d8      	lsrs	r0, r3
    64d2:	2340      	movs	r3, #64	; 0x40
    64d4:	1a9b      	subs	r3, r3, r2
    64d6:	409c      	lsls	r4, r3
    64d8:	4320      	orrs	r0, r4
    64da:	f004 f981 	bl	a7e0 <__aeabi_ui2d>
    64de:	2301      	movs	r3, #1
    64e0:	4c5e      	ldr	r4, [pc, #376]	; (665c <_dtoa_r+0x384>)
    64e2:	3e01      	subs	r6, #1
    64e4:	1909      	adds	r1, r1, r4
    64e6:	9318      	str	r3, [sp, #96]	; 0x60
    64e8:	e771      	b.n	63ce <_dtoa_r+0xf6>
    64ea:	2320      	movs	r3, #32
    64ec:	9806      	ldr	r0, [sp, #24]
    64ee:	1a9b      	subs	r3, r3, r2
    64f0:	4098      	lsls	r0, r3
    64f2:	e7f2      	b.n	64da <_dtoa_r+0x202>
    64f4:	9016      	str	r0, [sp, #88]	; 0x58
    64f6:	e7b6      	b.n	6466 <_dtoa_r+0x18e>
    64f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    64fa:	9a03      	ldr	r2, [sp, #12]
    64fc:	1a9b      	subs	r3, r3, r2
    64fe:	930b      	str	r3, [sp, #44]	; 0x2c
    6500:	4253      	negs	r3, r2
    6502:	9308      	str	r3, [sp, #32]
    6504:	2300      	movs	r3, #0
    6506:	930f      	str	r3, [sp, #60]	; 0x3c
    6508:	e7c5      	b.n	6496 <_dtoa_r+0x1be>
    650a:	2301      	movs	r3, #1
    650c:	930e      	str	r3, [sp, #56]	; 0x38
    650e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6510:	2b00      	cmp	r3, #0
    6512:	dd65      	ble.n	65e0 <_dtoa_r+0x308>
    6514:	001f      	movs	r7, r3
    6516:	930d      	str	r3, [sp, #52]	; 0x34
    6518:	9a04      	ldr	r2, [sp, #16]
    651a:	6a54      	ldr	r4, [r2, #36]	; 0x24
    651c:	2200      	movs	r2, #0
    651e:	6062      	str	r2, [r4, #4]
    6520:	3204      	adds	r2, #4
    6522:	0011      	movs	r1, r2
    6524:	3114      	adds	r1, #20
    6526:	4299      	cmp	r1, r3
    6528:	d95f      	bls.n	65ea <_dtoa_r+0x312>
    652a:	6861      	ldr	r1, [r4, #4]
    652c:	9804      	ldr	r0, [sp, #16]
    652e:	f000 fed0 	bl	72d2 <_Balloc>
    6532:	9b04      	ldr	r3, [sp, #16]
    6534:	6020      	str	r0, [r4, #0]
    6536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    6538:	681b      	ldr	r3, [r3, #0]
    653a:	930a      	str	r3, [sp, #40]	; 0x28
    653c:	2f0e      	cmp	r7, #14
    653e:	d900      	bls.n	6542 <_dtoa_r+0x26a>
    6540:	e105      	b.n	674e <_dtoa_r+0x476>
    6542:	2d00      	cmp	r5, #0
    6544:	d100      	bne.n	6548 <_dtoa_r+0x270>
    6546:	e102      	b.n	674e <_dtoa_r+0x476>
    6548:	9b06      	ldr	r3, [sp, #24]
    654a:	9c07      	ldr	r4, [sp, #28]
    654c:	9314      	str	r3, [sp, #80]	; 0x50
    654e:	9415      	str	r4, [sp, #84]	; 0x54
    6550:	9b03      	ldr	r3, [sp, #12]
    6552:	2b00      	cmp	r3, #0
    6554:	dc00      	bgt.n	6558 <_dtoa_r+0x280>
    6556:	e085      	b.n	6664 <_dtoa_r+0x38c>
    6558:	001a      	movs	r2, r3
    655a:	210f      	movs	r1, #15
    655c:	4b3c      	ldr	r3, [pc, #240]	; (6650 <_dtoa_r+0x378>)
    655e:	400a      	ands	r2, r1
    6560:	00d2      	lsls	r2, r2, #3
    6562:	189b      	adds	r3, r3, r2
    6564:	685c      	ldr	r4, [r3, #4]
    6566:	681b      	ldr	r3, [r3, #0]
    6568:	9310      	str	r3, [sp, #64]	; 0x40
    656a:	9411      	str	r4, [sp, #68]	; 0x44
    656c:	9b03      	ldr	r3, [sp, #12]
    656e:	2402      	movs	r4, #2
    6570:	111d      	asrs	r5, r3, #4
    6572:	06eb      	lsls	r3, r5, #27
    6574:	d50a      	bpl.n	658c <_dtoa_r+0x2b4>
    6576:	4b3a      	ldr	r3, [pc, #232]	; (6660 <_dtoa_r+0x388>)
    6578:	400d      	ands	r5, r1
    657a:	6a1a      	ldr	r2, [r3, #32]
    657c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    657e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6580:	9915      	ldr	r1, [sp, #84]	; 0x54
    6582:	f002 fecd 	bl	9320 <__aeabi_ddiv>
    6586:	9006      	str	r0, [sp, #24]
    6588:	9107      	str	r1, [sp, #28]
    658a:	3401      	adds	r4, #1
    658c:	4e34      	ldr	r6, [pc, #208]	; (6660 <_dtoa_r+0x388>)
    658e:	2d00      	cmp	r5, #0
    6590:	d130      	bne.n	65f4 <_dtoa_r+0x31c>
    6592:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6594:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6596:	9806      	ldr	r0, [sp, #24]
    6598:	9907      	ldr	r1, [sp, #28]
    659a:	f002 fec1 	bl	9320 <__aeabi_ddiv>
    659e:	9006      	str	r0, [sp, #24]
    65a0:	9107      	str	r1, [sp, #28]
    65a2:	e07a      	b.n	669a <_dtoa_r+0x3c2>
    65a4:	2301      	movs	r3, #1
    65a6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
    65a8:	930e      	str	r3, [sp, #56]	; 0x38
    65aa:	4694      	mov	ip, r2
    65ac:	9b03      	ldr	r3, [sp, #12]
    65ae:	4463      	add	r3, ip
    65b0:	1c5f      	adds	r7, r3, #1
    65b2:	930d      	str	r3, [sp, #52]	; 0x34
    65b4:	1e3b      	subs	r3, r7, #0
    65b6:	dcaf      	bgt.n	6518 <_dtoa_r+0x240>
    65b8:	2301      	movs	r3, #1
    65ba:	e7ad      	b.n	6518 <_dtoa_r+0x240>
    65bc:	2300      	movs	r3, #0
    65be:	e7a5      	b.n	650c <_dtoa_r+0x234>
    65c0:	2300      	movs	r3, #0
    65c2:	e7f0      	b.n	65a6 <_dtoa_r+0x2ce>
    65c4:	2300      	movs	r3, #0
    65c6:	950e      	str	r5, [sp, #56]	; 0x38
    65c8:	9322      	str	r3, [sp, #136]	; 0x88
    65ca:	3b01      	subs	r3, #1
    65cc:	2200      	movs	r2, #0
    65ce:	930d      	str	r3, [sp, #52]	; 0x34
    65d0:	001f      	movs	r7, r3
    65d2:	3313      	adds	r3, #19
    65d4:	9223      	str	r2, [sp, #140]	; 0x8c
    65d6:	e79f      	b.n	6518 <_dtoa_r+0x240>
    65d8:	2301      	movs	r3, #1
    65da:	930e      	str	r3, [sp, #56]	; 0x38
    65dc:	3b02      	subs	r3, #2
    65de:	e7f5      	b.n	65cc <_dtoa_r+0x2f4>
    65e0:	2301      	movs	r3, #1
    65e2:	930d      	str	r3, [sp, #52]	; 0x34
    65e4:	001f      	movs	r7, r3
    65e6:	001a      	movs	r2, r3
    65e8:	e7f4      	b.n	65d4 <_dtoa_r+0x2fc>
    65ea:	6861      	ldr	r1, [r4, #4]
    65ec:	0052      	lsls	r2, r2, #1
    65ee:	3101      	adds	r1, #1
    65f0:	6061      	str	r1, [r4, #4]
    65f2:	e796      	b.n	6522 <_dtoa_r+0x24a>
    65f4:	2301      	movs	r3, #1
    65f6:	421d      	tst	r5, r3
    65f8:	d008      	beq.n	660c <_dtoa_r+0x334>
    65fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    65fc:	9911      	ldr	r1, [sp, #68]	; 0x44
    65fe:	18e4      	adds	r4, r4, r3
    6600:	6832      	ldr	r2, [r6, #0]
    6602:	6873      	ldr	r3, [r6, #4]
    6604:	f003 fac0 	bl	9b88 <__aeabi_dmul>
    6608:	9010      	str	r0, [sp, #64]	; 0x40
    660a:	9111      	str	r1, [sp, #68]	; 0x44
    660c:	106d      	asrs	r5, r5, #1
    660e:	3608      	adds	r6, #8
    6610:	e7bd      	b.n	658e <_dtoa_r+0x2b6>
    6612:	46c0      	nop			; (mov r8, r8)
    6614:	7ff00000 	.word	0x7ff00000
    6618:	0000270f 	.word	0x0000270f
    661c:	0000ac41 	.word	0x0000ac41
    6620:	0000ac44 	.word	0x0000ac44
    6624:	0000ac14 	.word	0x0000ac14
    6628:	0000ac15 	.word	0x0000ac15
    662c:	3ff00000 	.word	0x3ff00000
    6630:	fffffc01 	.word	0xfffffc01
    6634:	3ff80000 	.word	0x3ff80000
    6638:	636f4361 	.word	0x636f4361
    663c:	3fd287a7 	.word	0x3fd287a7
    6640:	8b60c8b3 	.word	0x8b60c8b3
    6644:	3fc68a28 	.word	0x3fc68a28
    6648:	509f79fb 	.word	0x509f79fb
    664c:	3fd34413 	.word	0x3fd34413
    6650:	0000acd0 	.word	0x0000acd0
    6654:	00000432 	.word	0x00000432
    6658:	00000412 	.word	0x00000412
    665c:	fe100000 	.word	0xfe100000
    6660:	0000aca8 	.word	0x0000aca8
    6664:	9b03      	ldr	r3, [sp, #12]
    6666:	2402      	movs	r4, #2
    6668:	2b00      	cmp	r3, #0
    666a:	d016      	beq.n	669a <_dtoa_r+0x3c2>
    666c:	9814      	ldr	r0, [sp, #80]	; 0x50
    666e:	9915      	ldr	r1, [sp, #84]	; 0x54
    6670:	425d      	negs	r5, r3
    6672:	230f      	movs	r3, #15
    6674:	4aca      	ldr	r2, [pc, #808]	; (69a0 <_dtoa_r+0x6c8>)
    6676:	402b      	ands	r3, r5
    6678:	00db      	lsls	r3, r3, #3
    667a:	18d3      	adds	r3, r2, r3
    667c:	681a      	ldr	r2, [r3, #0]
    667e:	685b      	ldr	r3, [r3, #4]
    6680:	f003 fa82 	bl	9b88 <__aeabi_dmul>
    6684:	2300      	movs	r3, #0
    6686:	9006      	str	r0, [sp, #24]
    6688:	9107      	str	r1, [sp, #28]
    668a:	4ec6      	ldr	r6, [pc, #792]	; (69a4 <_dtoa_r+0x6cc>)
    668c:	112d      	asrs	r5, r5, #4
    668e:	2d00      	cmp	r5, #0
    6690:	d000      	beq.n	6694 <_dtoa_r+0x3bc>
    6692:	e08c      	b.n	67ae <_dtoa_r+0x4d6>
    6694:	2b00      	cmp	r3, #0
    6696:	d000      	beq.n	669a <_dtoa_r+0x3c2>
    6698:	e781      	b.n	659e <_dtoa_r+0x2c6>
    669a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    669c:	2b00      	cmp	r3, #0
    669e:	d100      	bne.n	66a2 <_dtoa_r+0x3ca>
    66a0:	e091      	b.n	67c6 <_dtoa_r+0x4ee>
    66a2:	9a06      	ldr	r2, [sp, #24]
    66a4:	9b07      	ldr	r3, [sp, #28]
    66a6:	9210      	str	r2, [sp, #64]	; 0x40
    66a8:	9311      	str	r3, [sp, #68]	; 0x44
    66aa:	9810      	ldr	r0, [sp, #64]	; 0x40
    66ac:	9911      	ldr	r1, [sp, #68]	; 0x44
    66ae:	2200      	movs	r2, #0
    66b0:	4bbd      	ldr	r3, [pc, #756]	; (69a8 <_dtoa_r+0x6d0>)
    66b2:	f001 fda7 	bl	8204 <__aeabi_dcmplt>
    66b6:	2800      	cmp	r0, #0
    66b8:	d100      	bne.n	66bc <_dtoa_r+0x3e4>
    66ba:	e084      	b.n	67c6 <_dtoa_r+0x4ee>
    66bc:	2f00      	cmp	r7, #0
    66be:	d100      	bne.n	66c2 <_dtoa_r+0x3ea>
    66c0:	e081      	b.n	67c6 <_dtoa_r+0x4ee>
    66c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    66c4:	2b00      	cmp	r3, #0
    66c6:	dd3e      	ble.n	6746 <_dtoa_r+0x46e>
    66c8:	9810      	ldr	r0, [sp, #64]	; 0x40
    66ca:	9911      	ldr	r1, [sp, #68]	; 0x44
    66cc:	9b03      	ldr	r3, [sp, #12]
    66ce:	2200      	movs	r2, #0
    66d0:	1e5e      	subs	r6, r3, #1
    66d2:	4bb6      	ldr	r3, [pc, #728]	; (69ac <_dtoa_r+0x6d4>)
    66d4:	f003 fa58 	bl	9b88 <__aeabi_dmul>
    66d8:	9006      	str	r0, [sp, #24]
    66da:	9107      	str	r1, [sp, #28]
    66dc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    66de:	3401      	adds	r4, #1
    66e0:	0020      	movs	r0, r4
    66e2:	f004 f83b 	bl	a75c <__aeabi_i2d>
    66e6:	9a06      	ldr	r2, [sp, #24]
    66e8:	9b07      	ldr	r3, [sp, #28]
    66ea:	f003 fa4d 	bl	9b88 <__aeabi_dmul>
    66ee:	2200      	movs	r2, #0
    66f0:	4baf      	ldr	r3, [pc, #700]	; (69b0 <_dtoa_r+0x6d8>)
    66f2:	f002 fb05 	bl	8d00 <__aeabi_dadd>
    66f6:	9012      	str	r0, [sp, #72]	; 0x48
    66f8:	9113      	str	r1, [sp, #76]	; 0x4c
    66fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
    66fc:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    66fe:	4aad      	ldr	r2, [pc, #692]	; (69b4 <_dtoa_r+0x6dc>)
    6700:	9310      	str	r3, [sp, #64]	; 0x40
    6702:	9411      	str	r4, [sp, #68]	; 0x44
    6704:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6706:	189c      	adds	r4, r3, r2
    6708:	9411      	str	r4, [sp, #68]	; 0x44
    670a:	2d00      	cmp	r5, #0
    670c:	d15e      	bne.n	67cc <_dtoa_r+0x4f4>
    670e:	9806      	ldr	r0, [sp, #24]
    6710:	9907      	ldr	r1, [sp, #28]
    6712:	2200      	movs	r2, #0
    6714:	4ba8      	ldr	r3, [pc, #672]	; (69b8 <_dtoa_r+0x6e0>)
    6716:	f003 fcb7 	bl	a088 <__aeabi_dsub>
    671a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    671c:	0023      	movs	r3, r4
    671e:	9006      	str	r0, [sp, #24]
    6720:	9107      	str	r1, [sp, #28]
    6722:	f001 fd83 	bl	822c <__aeabi_dcmpgt>
    6726:	2800      	cmp	r0, #0
    6728:	d000      	beq.n	672c <_dtoa_r+0x454>
    672a:	e301      	b.n	6d30 <_dtoa_r+0xa58>
    672c:	48a3      	ldr	r0, [pc, #652]	; (69bc <_dtoa_r+0x6e4>)
    672e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6730:	4684      	mov	ip, r0
    6732:	4461      	add	r1, ip
    6734:	000b      	movs	r3, r1
    6736:	9806      	ldr	r0, [sp, #24]
    6738:	9907      	ldr	r1, [sp, #28]
    673a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    673c:	f001 fd62 	bl	8204 <__aeabi_dcmplt>
    6740:	2800      	cmp	r0, #0
    6742:	d000      	beq.n	6746 <_dtoa_r+0x46e>
    6744:	e2e8      	b.n	6d18 <_dtoa_r+0xa40>
    6746:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6748:	9c15      	ldr	r4, [sp, #84]	; 0x54
    674a:	9306      	str	r3, [sp, #24]
    674c:	9407      	str	r4, [sp, #28]
    674e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6750:	2b00      	cmp	r3, #0
    6752:	da00      	bge.n	6756 <_dtoa_r+0x47e>
    6754:	e157      	b.n	6a06 <_dtoa_r+0x72e>
    6756:	9a03      	ldr	r2, [sp, #12]
    6758:	2a0e      	cmp	r2, #14
    675a:	dd00      	ble.n	675e <_dtoa_r+0x486>
    675c:	e153      	b.n	6a06 <_dtoa_r+0x72e>
    675e:	4b90      	ldr	r3, [pc, #576]	; (69a0 <_dtoa_r+0x6c8>)
    6760:	00d2      	lsls	r2, r2, #3
    6762:	189b      	adds	r3, r3, r2
    6764:	685c      	ldr	r4, [r3, #4]
    6766:	681b      	ldr	r3, [r3, #0]
    6768:	9308      	str	r3, [sp, #32]
    676a:	9409      	str	r4, [sp, #36]	; 0x24
    676c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    676e:	2b00      	cmp	r3, #0
    6770:	db00      	blt.n	6774 <_dtoa_r+0x49c>
    6772:	e0ce      	b.n	6912 <_dtoa_r+0x63a>
    6774:	2f00      	cmp	r7, #0
    6776:	dd00      	ble.n	677a <_dtoa_r+0x4a2>
    6778:	e0cb      	b.n	6912 <_dtoa_r+0x63a>
    677a:	d000      	beq.n	677e <_dtoa_r+0x4a6>
    677c:	e2cf      	b.n	6d1e <_dtoa_r+0xa46>
    677e:	9808      	ldr	r0, [sp, #32]
    6780:	9909      	ldr	r1, [sp, #36]	; 0x24
    6782:	2200      	movs	r2, #0
    6784:	4b8c      	ldr	r3, [pc, #560]	; (69b8 <_dtoa_r+0x6e0>)
    6786:	f003 f9ff 	bl	9b88 <__aeabi_dmul>
    678a:	9a06      	ldr	r2, [sp, #24]
    678c:	9b07      	ldr	r3, [sp, #28]
    678e:	f001 fd57 	bl	8240 <__aeabi_dcmpge>
    6792:	003e      	movs	r6, r7
    6794:	9708      	str	r7, [sp, #32]
    6796:	2800      	cmp	r0, #0
    6798:	d000      	beq.n	679c <_dtoa_r+0x4c4>
    679a:	e2a4      	b.n	6ce6 <_dtoa_r+0xa0e>
    679c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    679e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67a0:	1c5d      	adds	r5, r3, #1
    67a2:	2331      	movs	r3, #49	; 0x31
    67a4:	7013      	strb	r3, [r2, #0]
    67a6:	9b03      	ldr	r3, [sp, #12]
    67a8:	3301      	adds	r3, #1
    67aa:	9303      	str	r3, [sp, #12]
    67ac:	e29f      	b.n	6cee <_dtoa_r+0xa16>
    67ae:	2201      	movs	r2, #1
    67b0:	4215      	tst	r5, r2
    67b2:	d005      	beq.n	67c0 <_dtoa_r+0x4e8>
    67b4:	18a4      	adds	r4, r4, r2
    67b6:	6832      	ldr	r2, [r6, #0]
    67b8:	6873      	ldr	r3, [r6, #4]
    67ba:	f003 f9e5 	bl	9b88 <__aeabi_dmul>
    67be:	2301      	movs	r3, #1
    67c0:	106d      	asrs	r5, r5, #1
    67c2:	3608      	adds	r6, #8
    67c4:	e763      	b.n	668e <_dtoa_r+0x3b6>
    67c6:	9e03      	ldr	r6, [sp, #12]
    67c8:	003d      	movs	r5, r7
    67ca:	e789      	b.n	66e0 <_dtoa_r+0x408>
    67cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67ce:	1e69      	subs	r1, r5, #1
    67d0:	1952      	adds	r2, r2, r5
    67d2:	9217      	str	r2, [sp, #92]	; 0x5c
    67d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    67d6:	4b72      	ldr	r3, [pc, #456]	; (69a0 <_dtoa_r+0x6c8>)
    67d8:	00c9      	lsls	r1, r1, #3
    67da:	2a00      	cmp	r2, #0
    67dc:	d04a      	beq.n	6874 <_dtoa_r+0x59c>
    67de:	185b      	adds	r3, r3, r1
    67e0:	681a      	ldr	r2, [r3, #0]
    67e2:	685b      	ldr	r3, [r3, #4]
    67e4:	2000      	movs	r0, #0
    67e6:	4976      	ldr	r1, [pc, #472]	; (69c0 <_dtoa_r+0x6e8>)
    67e8:	f002 fd9a 	bl	9320 <__aeabi_ddiv>
    67ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
    67ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
    67f0:	f003 fc4a 	bl	a088 <__aeabi_dsub>
    67f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    67f6:	9010      	str	r0, [sp, #64]	; 0x40
    67f8:	9111      	str	r1, [sp, #68]	; 0x44
    67fa:	9312      	str	r3, [sp, #72]	; 0x48
    67fc:	9806      	ldr	r0, [sp, #24]
    67fe:	9907      	ldr	r1, [sp, #28]
    6800:	f003 ff78 	bl	a6f4 <__aeabi_d2iz>
    6804:	0004      	movs	r4, r0
    6806:	f003 ffa9 	bl	a75c <__aeabi_i2d>
    680a:	0002      	movs	r2, r0
    680c:	000b      	movs	r3, r1
    680e:	9806      	ldr	r0, [sp, #24]
    6810:	9907      	ldr	r1, [sp, #28]
    6812:	f003 fc39 	bl	a088 <__aeabi_dsub>
    6816:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6818:	3430      	adds	r4, #48	; 0x30
    681a:	1c5d      	adds	r5, r3, #1
    681c:	701c      	strb	r4, [r3, #0]
    681e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6820:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6822:	9006      	str	r0, [sp, #24]
    6824:	9107      	str	r1, [sp, #28]
    6826:	f001 fced 	bl	8204 <__aeabi_dcmplt>
    682a:	2800      	cmp	r0, #0
    682c:	d165      	bne.n	68fa <_dtoa_r+0x622>
    682e:	9a06      	ldr	r2, [sp, #24]
    6830:	9b07      	ldr	r3, [sp, #28]
    6832:	2000      	movs	r0, #0
    6834:	495c      	ldr	r1, [pc, #368]	; (69a8 <_dtoa_r+0x6d0>)
    6836:	f003 fc27 	bl	a088 <__aeabi_dsub>
    683a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    683c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    683e:	f001 fce1 	bl	8204 <__aeabi_dcmplt>
    6842:	2800      	cmp	r0, #0
    6844:	d000      	beq.n	6848 <_dtoa_r+0x570>
    6846:	e0be      	b.n	69c6 <_dtoa_r+0x6ee>
    6848:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    684a:	429d      	cmp	r5, r3
    684c:	d100      	bne.n	6850 <_dtoa_r+0x578>
    684e:	e77a      	b.n	6746 <_dtoa_r+0x46e>
    6850:	9810      	ldr	r0, [sp, #64]	; 0x40
    6852:	9911      	ldr	r1, [sp, #68]	; 0x44
    6854:	2200      	movs	r2, #0
    6856:	4b55      	ldr	r3, [pc, #340]	; (69ac <_dtoa_r+0x6d4>)
    6858:	f003 f996 	bl	9b88 <__aeabi_dmul>
    685c:	2200      	movs	r2, #0
    685e:	9010      	str	r0, [sp, #64]	; 0x40
    6860:	9111      	str	r1, [sp, #68]	; 0x44
    6862:	9806      	ldr	r0, [sp, #24]
    6864:	9907      	ldr	r1, [sp, #28]
    6866:	4b51      	ldr	r3, [pc, #324]	; (69ac <_dtoa_r+0x6d4>)
    6868:	f003 f98e 	bl	9b88 <__aeabi_dmul>
    686c:	9512      	str	r5, [sp, #72]	; 0x48
    686e:	9006      	str	r0, [sp, #24]
    6870:	9107      	str	r1, [sp, #28]
    6872:	e7c3      	b.n	67fc <_dtoa_r+0x524>
    6874:	1859      	adds	r1, r3, r1
    6876:	6808      	ldr	r0, [r1, #0]
    6878:	6849      	ldr	r1, [r1, #4]
    687a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    687c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    687e:	f003 f983 	bl	9b88 <__aeabi_dmul>
    6882:	9010      	str	r0, [sp, #64]	; 0x40
    6884:	9111      	str	r1, [sp, #68]	; 0x44
    6886:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    6888:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    688a:	9806      	ldr	r0, [sp, #24]
    688c:	9907      	ldr	r1, [sp, #28]
    688e:	f003 ff31 	bl	a6f4 <__aeabi_d2iz>
    6892:	9012      	str	r0, [sp, #72]	; 0x48
    6894:	f003 ff62 	bl	a75c <__aeabi_i2d>
    6898:	0002      	movs	r2, r0
    689a:	000b      	movs	r3, r1
    689c:	9806      	ldr	r0, [sp, #24]
    689e:	9907      	ldr	r1, [sp, #28]
    68a0:	f003 fbf2 	bl	a088 <__aeabi_dsub>
    68a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    68a6:	9006      	str	r0, [sp, #24]
    68a8:	9107      	str	r1, [sp, #28]
    68aa:	3330      	adds	r3, #48	; 0x30
    68ac:	7023      	strb	r3, [r4, #0]
    68ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    68b0:	3401      	adds	r4, #1
    68b2:	2200      	movs	r2, #0
    68b4:	42a3      	cmp	r3, r4
    68b6:	d124      	bne.n	6902 <_dtoa_r+0x62a>
    68b8:	4b41      	ldr	r3, [pc, #260]	; (69c0 <_dtoa_r+0x6e8>)
    68ba:	9810      	ldr	r0, [sp, #64]	; 0x40
    68bc:	9911      	ldr	r1, [sp, #68]	; 0x44
    68be:	f002 fa1f 	bl	8d00 <__aeabi_dadd>
    68c2:	0002      	movs	r2, r0
    68c4:	000b      	movs	r3, r1
    68c6:	9806      	ldr	r0, [sp, #24]
    68c8:	9907      	ldr	r1, [sp, #28]
    68ca:	f001 fcaf 	bl	822c <__aeabi_dcmpgt>
    68ce:	2800      	cmp	r0, #0
    68d0:	d000      	beq.n	68d4 <_dtoa_r+0x5fc>
    68d2:	e078      	b.n	69c6 <_dtoa_r+0x6ee>
    68d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    68d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    68d8:	2000      	movs	r0, #0
    68da:	4939      	ldr	r1, [pc, #228]	; (69c0 <_dtoa_r+0x6e8>)
    68dc:	f003 fbd4 	bl	a088 <__aeabi_dsub>
    68e0:	0002      	movs	r2, r0
    68e2:	000b      	movs	r3, r1
    68e4:	9806      	ldr	r0, [sp, #24]
    68e6:	9907      	ldr	r1, [sp, #28]
    68e8:	f001 fc8c 	bl	8204 <__aeabi_dcmplt>
    68ec:	2800      	cmp	r0, #0
    68ee:	d100      	bne.n	68f2 <_dtoa_r+0x61a>
    68f0:	e729      	b.n	6746 <_dtoa_r+0x46e>
    68f2:	1e6b      	subs	r3, r5, #1
    68f4:	781a      	ldrb	r2, [r3, #0]
    68f6:	2a30      	cmp	r2, #48	; 0x30
    68f8:	d001      	beq.n	68fe <_dtoa_r+0x626>
    68fa:	9603      	str	r6, [sp, #12]
    68fc:	e03f      	b.n	697e <_dtoa_r+0x6a6>
    68fe:	001d      	movs	r5, r3
    6900:	e7f7      	b.n	68f2 <_dtoa_r+0x61a>
    6902:	9806      	ldr	r0, [sp, #24]
    6904:	9907      	ldr	r1, [sp, #28]
    6906:	4b29      	ldr	r3, [pc, #164]	; (69ac <_dtoa_r+0x6d4>)
    6908:	f003 f93e 	bl	9b88 <__aeabi_dmul>
    690c:	9006      	str	r0, [sp, #24]
    690e:	9107      	str	r1, [sp, #28]
    6910:	e7bb      	b.n	688a <_dtoa_r+0x5b2>
    6912:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6914:	9a08      	ldr	r2, [sp, #32]
    6916:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6918:	9806      	ldr	r0, [sp, #24]
    691a:	9907      	ldr	r1, [sp, #28]
    691c:	f002 fd00 	bl	9320 <__aeabi_ddiv>
    6920:	f003 fee8 	bl	a6f4 <__aeabi_d2iz>
    6924:	0004      	movs	r4, r0
    6926:	f003 ff19 	bl	a75c <__aeabi_i2d>
    692a:	9a08      	ldr	r2, [sp, #32]
    692c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    692e:	f003 f92b 	bl	9b88 <__aeabi_dmul>
    6932:	000b      	movs	r3, r1
    6934:	0002      	movs	r2, r0
    6936:	9806      	ldr	r0, [sp, #24]
    6938:	9907      	ldr	r1, [sp, #28]
    693a:	f003 fba5 	bl	a088 <__aeabi_dsub>
    693e:	0023      	movs	r3, r4
    6940:	3330      	adds	r3, #48	; 0x30
    6942:	7033      	strb	r3, [r6, #0]
    6944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6946:	1c75      	adds	r5, r6, #1
    6948:	1aeb      	subs	r3, r5, r3
    694a:	429f      	cmp	r7, r3
    694c:	d14c      	bne.n	69e8 <_dtoa_r+0x710>
    694e:	0002      	movs	r2, r0
    6950:	000b      	movs	r3, r1
    6952:	f002 f9d5 	bl	8d00 <__aeabi_dadd>
    6956:	0006      	movs	r6, r0
    6958:	000f      	movs	r7, r1
    695a:	0002      	movs	r2, r0
    695c:	000b      	movs	r3, r1
    695e:	9808      	ldr	r0, [sp, #32]
    6960:	9909      	ldr	r1, [sp, #36]	; 0x24
    6962:	f001 fc4f 	bl	8204 <__aeabi_dcmplt>
    6966:	2800      	cmp	r0, #0
    6968:	d12c      	bne.n	69c4 <_dtoa_r+0x6ec>
    696a:	9808      	ldr	r0, [sp, #32]
    696c:	9909      	ldr	r1, [sp, #36]	; 0x24
    696e:	0032      	movs	r2, r6
    6970:	003b      	movs	r3, r7
    6972:	f001 fc41 	bl	81f8 <__aeabi_dcmpeq>
    6976:	2800      	cmp	r0, #0
    6978:	d001      	beq.n	697e <_dtoa_r+0x6a6>
    697a:	07e3      	lsls	r3, r4, #31
    697c:	d422      	bmi.n	69c4 <_dtoa_r+0x6ec>
    697e:	9905      	ldr	r1, [sp, #20]
    6980:	9804      	ldr	r0, [sp, #16]
    6982:	f000 fcde 	bl	7342 <_Bfree>
    6986:	2300      	movs	r3, #0
    6988:	702b      	strb	r3, [r5, #0]
    698a:	9b03      	ldr	r3, [sp, #12]
    698c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    698e:	3301      	adds	r3, #1
    6990:	6013      	str	r3, [r2, #0]
    6992:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6994:	2b00      	cmp	r3, #0
    6996:	d100      	bne.n	699a <_dtoa_r+0x6c2>
    6998:	e275      	b.n	6e86 <_dtoa_r+0xbae>
    699a:	601d      	str	r5, [r3, #0]
    699c:	e273      	b.n	6e86 <_dtoa_r+0xbae>
    699e:	46c0      	nop			; (mov r8, r8)
    69a0:	0000acd0 	.word	0x0000acd0
    69a4:	0000aca8 	.word	0x0000aca8
    69a8:	3ff00000 	.word	0x3ff00000
    69ac:	40240000 	.word	0x40240000
    69b0:	401c0000 	.word	0x401c0000
    69b4:	fcc00000 	.word	0xfcc00000
    69b8:	40140000 	.word	0x40140000
    69bc:	7cc00000 	.word	0x7cc00000
    69c0:	3fe00000 	.word	0x3fe00000
    69c4:	9e03      	ldr	r6, [sp, #12]
    69c6:	1e6b      	subs	r3, r5, #1
    69c8:	781a      	ldrb	r2, [r3, #0]
    69ca:	2a39      	cmp	r2, #57	; 0x39
    69cc:	d106      	bne.n	69dc <_dtoa_r+0x704>
    69ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    69d0:	429a      	cmp	r2, r3
    69d2:	d107      	bne.n	69e4 <_dtoa_r+0x70c>
    69d4:	2330      	movs	r3, #48	; 0x30
    69d6:	7013      	strb	r3, [r2, #0]
    69d8:	0013      	movs	r3, r2
    69da:	3601      	adds	r6, #1
    69dc:	781a      	ldrb	r2, [r3, #0]
    69de:	3201      	adds	r2, #1
    69e0:	701a      	strb	r2, [r3, #0]
    69e2:	e78a      	b.n	68fa <_dtoa_r+0x622>
    69e4:	001d      	movs	r5, r3
    69e6:	e7ee      	b.n	69c6 <_dtoa_r+0x6ee>
    69e8:	2200      	movs	r2, #0
    69ea:	4bcf      	ldr	r3, [pc, #828]	; (6d28 <_dtoa_r+0xa50>)
    69ec:	f003 f8cc 	bl	9b88 <__aeabi_dmul>
    69f0:	2200      	movs	r2, #0
    69f2:	2300      	movs	r3, #0
    69f4:	9006      	str	r0, [sp, #24]
    69f6:	9107      	str	r1, [sp, #28]
    69f8:	002e      	movs	r6, r5
    69fa:	f001 fbfd 	bl	81f8 <__aeabi_dcmpeq>
    69fe:	2800      	cmp	r0, #0
    6a00:	d100      	bne.n	6a04 <_dtoa_r+0x72c>
    6a02:	e787      	b.n	6914 <_dtoa_r+0x63c>
    6a04:	e7bb      	b.n	697e <_dtoa_r+0x6a6>
    6a06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6a08:	2a00      	cmp	r2, #0
    6a0a:	d100      	bne.n	6a0e <_dtoa_r+0x736>
    6a0c:	e087      	b.n	6b1e <_dtoa_r+0x846>
    6a0e:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6a10:	2a01      	cmp	r2, #1
    6a12:	dc6e      	bgt.n	6af2 <_dtoa_r+0x81a>
    6a14:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6a16:	2a00      	cmp	r2, #0
    6a18:	d067      	beq.n	6aea <_dtoa_r+0x812>
    6a1a:	4ac4      	ldr	r2, [pc, #784]	; (6d2c <_dtoa_r+0xa54>)
    6a1c:	189b      	adds	r3, r3, r2
    6a1e:	9d08      	ldr	r5, [sp, #32]
    6a20:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6a22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6a24:	2101      	movs	r1, #1
    6a26:	18d2      	adds	r2, r2, r3
    6a28:	920b      	str	r2, [sp, #44]	; 0x2c
    6a2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a2c:	9804      	ldr	r0, [sp, #16]
    6a2e:	18d3      	adds	r3, r2, r3
    6a30:	930c      	str	r3, [sp, #48]	; 0x30
    6a32:	f000 fd24 	bl	747e <__i2b>
    6a36:	0006      	movs	r6, r0
    6a38:	2c00      	cmp	r4, #0
    6a3a:	dd0e      	ble.n	6a5a <_dtoa_r+0x782>
    6a3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6a3e:	2b00      	cmp	r3, #0
    6a40:	dd0b      	ble.n	6a5a <_dtoa_r+0x782>
    6a42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a44:	0023      	movs	r3, r4
    6a46:	4294      	cmp	r4, r2
    6a48:	dd00      	ble.n	6a4c <_dtoa_r+0x774>
    6a4a:	0013      	movs	r3, r2
    6a4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6a4e:	1ae4      	subs	r4, r4, r3
    6a50:	1ad2      	subs	r2, r2, r3
    6a52:	920b      	str	r2, [sp, #44]	; 0x2c
    6a54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6a56:	1ad3      	subs	r3, r2, r3
    6a58:	930c      	str	r3, [sp, #48]	; 0x30
    6a5a:	9b08      	ldr	r3, [sp, #32]
    6a5c:	2b00      	cmp	r3, #0
    6a5e:	d01e      	beq.n	6a9e <_dtoa_r+0x7c6>
    6a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6a62:	2b00      	cmp	r3, #0
    6a64:	d05f      	beq.n	6b26 <_dtoa_r+0x84e>
    6a66:	2d00      	cmp	r5, #0
    6a68:	dd11      	ble.n	6a8e <_dtoa_r+0x7b6>
    6a6a:	0031      	movs	r1, r6
    6a6c:	002a      	movs	r2, r5
    6a6e:	9804      	ldr	r0, [sp, #16]
    6a70:	f000 fd9e 	bl	75b0 <__pow5mult>
    6a74:	9a05      	ldr	r2, [sp, #20]
    6a76:	0001      	movs	r1, r0
    6a78:	0006      	movs	r6, r0
    6a7a:	9804      	ldr	r0, [sp, #16]
    6a7c:	f000 fd08 	bl	7490 <__multiply>
    6a80:	9905      	ldr	r1, [sp, #20]
    6a82:	9010      	str	r0, [sp, #64]	; 0x40
    6a84:	9804      	ldr	r0, [sp, #16]
    6a86:	f000 fc5c 	bl	7342 <_Bfree>
    6a8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6a8c:	9305      	str	r3, [sp, #20]
    6a8e:	9b08      	ldr	r3, [sp, #32]
    6a90:	1b5a      	subs	r2, r3, r5
    6a92:	d004      	beq.n	6a9e <_dtoa_r+0x7c6>
    6a94:	9905      	ldr	r1, [sp, #20]
    6a96:	9804      	ldr	r0, [sp, #16]
    6a98:	f000 fd8a 	bl	75b0 <__pow5mult>
    6a9c:	9005      	str	r0, [sp, #20]
    6a9e:	2101      	movs	r1, #1
    6aa0:	9804      	ldr	r0, [sp, #16]
    6aa2:	f000 fcec 	bl	747e <__i2b>
    6aa6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6aa8:	9008      	str	r0, [sp, #32]
    6aaa:	2b00      	cmp	r3, #0
    6aac:	dd3d      	ble.n	6b2a <_dtoa_r+0x852>
    6aae:	001a      	movs	r2, r3
    6ab0:	0001      	movs	r1, r0
    6ab2:	9804      	ldr	r0, [sp, #16]
    6ab4:	f000 fd7c 	bl	75b0 <__pow5mult>
    6ab8:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6aba:	9008      	str	r0, [sp, #32]
    6abc:	2500      	movs	r5, #0
    6abe:	2b01      	cmp	r3, #1
    6ac0:	dc3b      	bgt.n	6b3a <_dtoa_r+0x862>
    6ac2:	2500      	movs	r5, #0
    6ac4:	9b06      	ldr	r3, [sp, #24]
    6ac6:	42ab      	cmp	r3, r5
    6ac8:	d133      	bne.n	6b32 <_dtoa_r+0x85a>
    6aca:	9b07      	ldr	r3, [sp, #28]
    6acc:	031b      	lsls	r3, r3, #12
    6ace:	42ab      	cmp	r3, r5
    6ad0:	d12f      	bne.n	6b32 <_dtoa_r+0x85a>
    6ad2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    6ad4:	9a07      	ldr	r2, [sp, #28]
    6ad6:	4213      	tst	r3, r2
    6ad8:	d02b      	beq.n	6b32 <_dtoa_r+0x85a>
    6ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6adc:	3501      	adds	r5, #1
    6ade:	3301      	adds	r3, #1
    6ae0:	930b      	str	r3, [sp, #44]	; 0x2c
    6ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6ae4:	3301      	adds	r3, #1
    6ae6:	930c      	str	r3, [sp, #48]	; 0x30
    6ae8:	e023      	b.n	6b32 <_dtoa_r+0x85a>
    6aea:	2336      	movs	r3, #54	; 0x36
    6aec:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6aee:	1a9b      	subs	r3, r3, r2
    6af0:	e795      	b.n	6a1e <_dtoa_r+0x746>
    6af2:	9b08      	ldr	r3, [sp, #32]
    6af4:	1e7d      	subs	r5, r7, #1
    6af6:	42ab      	cmp	r3, r5
    6af8:	db06      	blt.n	6b08 <_dtoa_r+0x830>
    6afa:	1b5d      	subs	r5, r3, r5
    6afc:	2f00      	cmp	r7, #0
    6afe:	da0b      	bge.n	6b18 <_dtoa_r+0x840>
    6b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b02:	1bdc      	subs	r4, r3, r7
    6b04:	2300      	movs	r3, #0
    6b06:	e78c      	b.n	6a22 <_dtoa_r+0x74a>
    6b08:	9b08      	ldr	r3, [sp, #32]
    6b0a:	9508      	str	r5, [sp, #32]
    6b0c:	1aea      	subs	r2, r5, r3
    6b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b10:	2500      	movs	r5, #0
    6b12:	189b      	adds	r3, r3, r2
    6b14:	930f      	str	r3, [sp, #60]	; 0x3c
    6b16:	e7f1      	b.n	6afc <_dtoa_r+0x824>
    6b18:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b1a:	003b      	movs	r3, r7
    6b1c:	e781      	b.n	6a22 <_dtoa_r+0x74a>
    6b1e:	9d08      	ldr	r5, [sp, #32]
    6b20:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6b22:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    6b24:	e788      	b.n	6a38 <_dtoa_r+0x760>
    6b26:	9a08      	ldr	r2, [sp, #32]
    6b28:	e7b4      	b.n	6a94 <_dtoa_r+0x7bc>
    6b2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6b2c:	2500      	movs	r5, #0
    6b2e:	2b01      	cmp	r3, #1
    6b30:	ddc7      	ble.n	6ac2 <_dtoa_r+0x7ea>
    6b32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b34:	2001      	movs	r0, #1
    6b36:	2b00      	cmp	r3, #0
    6b38:	d00b      	beq.n	6b52 <_dtoa_r+0x87a>
    6b3a:	9b08      	ldr	r3, [sp, #32]
    6b3c:	9a08      	ldr	r2, [sp, #32]
    6b3e:	691b      	ldr	r3, [r3, #16]
    6b40:	930f      	str	r3, [sp, #60]	; 0x3c
    6b42:	3303      	adds	r3, #3
    6b44:	009b      	lsls	r3, r3, #2
    6b46:	18d3      	adds	r3, r2, r3
    6b48:	6858      	ldr	r0, [r3, #4]
    6b4a:	f000 fc4f 	bl	73ec <__hi0bits>
    6b4e:	2320      	movs	r3, #32
    6b50:	1a18      	subs	r0, r3, r0
    6b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b54:	18c0      	adds	r0, r0, r3
    6b56:	231f      	movs	r3, #31
    6b58:	4018      	ands	r0, r3
    6b5a:	d100      	bne.n	6b5e <_dtoa_r+0x886>
    6b5c:	e0ab      	b.n	6cb6 <_dtoa_r+0x9de>
    6b5e:	3301      	adds	r3, #1
    6b60:	1a1b      	subs	r3, r3, r0
    6b62:	2b04      	cmp	r3, #4
    6b64:	dc00      	bgt.n	6b68 <_dtoa_r+0x890>
    6b66:	e09b      	b.n	6ca0 <_dtoa_r+0x9c8>
    6b68:	231c      	movs	r3, #28
    6b6a:	1a18      	subs	r0, r3, r0
    6b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b6e:	1824      	adds	r4, r4, r0
    6b70:	181b      	adds	r3, r3, r0
    6b72:	930b      	str	r3, [sp, #44]	; 0x2c
    6b74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b76:	181b      	adds	r3, r3, r0
    6b78:	930c      	str	r3, [sp, #48]	; 0x30
    6b7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6b7c:	2b00      	cmp	r3, #0
    6b7e:	dd05      	ble.n	6b8c <_dtoa_r+0x8b4>
    6b80:	001a      	movs	r2, r3
    6b82:	9905      	ldr	r1, [sp, #20]
    6b84:	9804      	ldr	r0, [sp, #16]
    6b86:	f000 fd65 	bl	7654 <__lshift>
    6b8a:	9005      	str	r0, [sp, #20]
    6b8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b8e:	2b00      	cmp	r3, #0
    6b90:	dd05      	ble.n	6b9e <_dtoa_r+0x8c6>
    6b92:	001a      	movs	r2, r3
    6b94:	9908      	ldr	r1, [sp, #32]
    6b96:	9804      	ldr	r0, [sp, #16]
    6b98:	f000 fd5c 	bl	7654 <__lshift>
    6b9c:	9008      	str	r0, [sp, #32]
    6b9e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6ba0:	2b00      	cmp	r3, #0
    6ba2:	d100      	bne.n	6ba6 <_dtoa_r+0x8ce>
    6ba4:	e089      	b.n	6cba <_dtoa_r+0x9e2>
    6ba6:	9908      	ldr	r1, [sp, #32]
    6ba8:	9805      	ldr	r0, [sp, #20]
    6baa:	f000 fda4 	bl	76f6 <__mcmp>
    6bae:	2800      	cmp	r0, #0
    6bb0:	db00      	blt.n	6bb4 <_dtoa_r+0x8dc>
    6bb2:	e082      	b.n	6cba <_dtoa_r+0x9e2>
    6bb4:	9b03      	ldr	r3, [sp, #12]
    6bb6:	220a      	movs	r2, #10
    6bb8:	3b01      	subs	r3, #1
    6bba:	9303      	str	r3, [sp, #12]
    6bbc:	9905      	ldr	r1, [sp, #20]
    6bbe:	2300      	movs	r3, #0
    6bc0:	9804      	ldr	r0, [sp, #16]
    6bc2:	f000 fbd7 	bl	7374 <__multadd>
    6bc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6bc8:	9005      	str	r0, [sp, #20]
    6bca:	2b00      	cmp	r3, #0
    6bcc:	d100      	bne.n	6bd0 <_dtoa_r+0x8f8>
    6bce:	e15d      	b.n	6e8c <_dtoa_r+0xbb4>
    6bd0:	2300      	movs	r3, #0
    6bd2:	0031      	movs	r1, r6
    6bd4:	220a      	movs	r2, #10
    6bd6:	9804      	ldr	r0, [sp, #16]
    6bd8:	f000 fbcc 	bl	7374 <__multadd>
    6bdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6bde:	0006      	movs	r6, r0
    6be0:	2b00      	cmp	r3, #0
    6be2:	dc02      	bgt.n	6bea <_dtoa_r+0x912>
    6be4:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6be6:	2b02      	cmp	r3, #2
    6be8:	dc6d      	bgt.n	6cc6 <_dtoa_r+0x9ee>
    6bea:	2c00      	cmp	r4, #0
    6bec:	dd05      	ble.n	6bfa <_dtoa_r+0x922>
    6bee:	0031      	movs	r1, r6
    6bf0:	0022      	movs	r2, r4
    6bf2:	9804      	ldr	r0, [sp, #16]
    6bf4:	f000 fd2e 	bl	7654 <__lshift>
    6bf8:	0006      	movs	r6, r0
    6bfa:	0030      	movs	r0, r6
    6bfc:	2d00      	cmp	r5, #0
    6bfe:	d011      	beq.n	6c24 <_dtoa_r+0x94c>
    6c00:	6871      	ldr	r1, [r6, #4]
    6c02:	9804      	ldr	r0, [sp, #16]
    6c04:	f000 fb65 	bl	72d2 <_Balloc>
    6c08:	0031      	movs	r1, r6
    6c0a:	0004      	movs	r4, r0
    6c0c:	6933      	ldr	r3, [r6, #16]
    6c0e:	310c      	adds	r1, #12
    6c10:	1c9a      	adds	r2, r3, #2
    6c12:	0092      	lsls	r2, r2, #2
    6c14:	300c      	adds	r0, #12
    6c16:	f7fe fbfb 	bl	5410 <memcpy>
    6c1a:	2201      	movs	r2, #1
    6c1c:	0021      	movs	r1, r4
    6c1e:	9804      	ldr	r0, [sp, #16]
    6c20:	f000 fd18 	bl	7654 <__lshift>
    6c24:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6c28:	3f01      	subs	r7, #1
    6c2a:	930b      	str	r3, [sp, #44]	; 0x2c
    6c2c:	19db      	adds	r3, r3, r7
    6c2e:	0037      	movs	r7, r6
    6c30:	0006      	movs	r6, r0
    6c32:	930f      	str	r3, [sp, #60]	; 0x3c
    6c34:	9908      	ldr	r1, [sp, #32]
    6c36:	9805      	ldr	r0, [sp, #20]
    6c38:	f7ff faca 	bl	61d0 <quorem>
    6c3c:	0039      	movs	r1, r7
    6c3e:	900d      	str	r0, [sp, #52]	; 0x34
    6c40:	0004      	movs	r4, r0
    6c42:	9805      	ldr	r0, [sp, #20]
    6c44:	f000 fd57 	bl	76f6 <__mcmp>
    6c48:	0032      	movs	r2, r6
    6c4a:	900e      	str	r0, [sp, #56]	; 0x38
    6c4c:	9908      	ldr	r1, [sp, #32]
    6c4e:	9804      	ldr	r0, [sp, #16]
    6c50:	f000 fd6a 	bl	7728 <__mdiff>
    6c54:	2301      	movs	r3, #1
    6c56:	930c      	str	r3, [sp, #48]	; 0x30
    6c58:	68c3      	ldr	r3, [r0, #12]
    6c5a:	3430      	adds	r4, #48	; 0x30
    6c5c:	0005      	movs	r5, r0
    6c5e:	2b00      	cmp	r3, #0
    6c60:	d104      	bne.n	6c6c <_dtoa_r+0x994>
    6c62:	0001      	movs	r1, r0
    6c64:	9805      	ldr	r0, [sp, #20]
    6c66:	f000 fd46 	bl	76f6 <__mcmp>
    6c6a:	900c      	str	r0, [sp, #48]	; 0x30
    6c6c:	0029      	movs	r1, r5
    6c6e:	9804      	ldr	r0, [sp, #16]
    6c70:	f000 fb67 	bl	7342 <_Bfree>
    6c74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6c76:	9a22      	ldr	r2, [sp, #136]	; 0x88
    6c78:	4313      	orrs	r3, r2
    6c7a:	d000      	beq.n	6c7e <_dtoa_r+0x9a6>
    6c7c:	e089      	b.n	6d92 <_dtoa_r+0xaba>
    6c7e:	9a06      	ldr	r2, [sp, #24]
    6c80:	3301      	adds	r3, #1
    6c82:	4213      	tst	r3, r2
    6c84:	d000      	beq.n	6c88 <_dtoa_r+0x9b0>
    6c86:	e084      	b.n	6d92 <_dtoa_r+0xaba>
    6c88:	2c39      	cmp	r4, #57	; 0x39
    6c8a:	d100      	bne.n	6c8e <_dtoa_r+0x9b6>
    6c8c:	e0a3      	b.n	6dd6 <_dtoa_r+0xafe>
    6c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6c90:	2b00      	cmp	r3, #0
    6c92:	dd01      	ble.n	6c98 <_dtoa_r+0x9c0>
    6c94:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    6c96:	3431      	adds	r4, #49	; 0x31
    6c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6c9a:	1c5d      	adds	r5, r3, #1
    6c9c:	701c      	strb	r4, [r3, #0]
    6c9e:	e027      	b.n	6cf0 <_dtoa_r+0xa18>
    6ca0:	2b04      	cmp	r3, #4
    6ca2:	d100      	bne.n	6ca6 <_dtoa_r+0x9ce>
    6ca4:	e769      	b.n	6b7a <_dtoa_r+0x8a2>
    6ca6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6ca8:	331c      	adds	r3, #28
    6caa:	18d2      	adds	r2, r2, r3
    6cac:	920b      	str	r2, [sp, #44]	; 0x2c
    6cae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6cb0:	18e4      	adds	r4, r4, r3
    6cb2:	18d3      	adds	r3, r2, r3
    6cb4:	e760      	b.n	6b78 <_dtoa_r+0x8a0>
    6cb6:	0003      	movs	r3, r0
    6cb8:	e7f5      	b.n	6ca6 <_dtoa_r+0x9ce>
    6cba:	2f00      	cmp	r7, #0
    6cbc:	dc3c      	bgt.n	6d38 <_dtoa_r+0xa60>
    6cbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6cc0:	2b02      	cmp	r3, #2
    6cc2:	dd39      	ble.n	6d38 <_dtoa_r+0xa60>
    6cc4:	970d      	str	r7, [sp, #52]	; 0x34
    6cc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6cc8:	2b00      	cmp	r3, #0
    6cca:	d10c      	bne.n	6ce6 <_dtoa_r+0xa0e>
    6ccc:	9908      	ldr	r1, [sp, #32]
    6cce:	2205      	movs	r2, #5
    6cd0:	9804      	ldr	r0, [sp, #16]
    6cd2:	f000 fb4f 	bl	7374 <__multadd>
    6cd6:	9008      	str	r0, [sp, #32]
    6cd8:	0001      	movs	r1, r0
    6cda:	9805      	ldr	r0, [sp, #20]
    6cdc:	f000 fd0b 	bl	76f6 <__mcmp>
    6ce0:	2800      	cmp	r0, #0
    6ce2:	dd00      	ble.n	6ce6 <_dtoa_r+0xa0e>
    6ce4:	e55a      	b.n	679c <_dtoa_r+0x4c4>
    6ce6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    6ce8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6cea:	43db      	mvns	r3, r3
    6cec:	9303      	str	r3, [sp, #12]
    6cee:	2700      	movs	r7, #0
    6cf0:	9908      	ldr	r1, [sp, #32]
    6cf2:	9804      	ldr	r0, [sp, #16]
    6cf4:	f000 fb25 	bl	7342 <_Bfree>
    6cf8:	2e00      	cmp	r6, #0
    6cfa:	d100      	bne.n	6cfe <_dtoa_r+0xa26>
    6cfc:	e63f      	b.n	697e <_dtoa_r+0x6a6>
    6cfe:	2f00      	cmp	r7, #0
    6d00:	d005      	beq.n	6d0e <_dtoa_r+0xa36>
    6d02:	42b7      	cmp	r7, r6
    6d04:	d003      	beq.n	6d0e <_dtoa_r+0xa36>
    6d06:	0039      	movs	r1, r7
    6d08:	9804      	ldr	r0, [sp, #16]
    6d0a:	f000 fb1a 	bl	7342 <_Bfree>
    6d0e:	0031      	movs	r1, r6
    6d10:	9804      	ldr	r0, [sp, #16]
    6d12:	f000 fb16 	bl	7342 <_Bfree>
    6d16:	e632      	b.n	697e <_dtoa_r+0x6a6>
    6d18:	9508      	str	r5, [sp, #32]
    6d1a:	002e      	movs	r6, r5
    6d1c:	e7e3      	b.n	6ce6 <_dtoa_r+0xa0e>
    6d1e:	2300      	movs	r3, #0
    6d20:	9308      	str	r3, [sp, #32]
    6d22:	001e      	movs	r6, r3
    6d24:	e7df      	b.n	6ce6 <_dtoa_r+0xa0e>
    6d26:	46c0      	nop			; (mov r8, r8)
    6d28:	40240000 	.word	0x40240000
    6d2c:	00000433 	.word	0x00000433
    6d30:	9603      	str	r6, [sp, #12]
    6d32:	9508      	str	r5, [sp, #32]
    6d34:	002e      	movs	r6, r5
    6d36:	e531      	b.n	679c <_dtoa_r+0x4c4>
    6d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d3a:	970d      	str	r7, [sp, #52]	; 0x34
    6d3c:	2b00      	cmp	r3, #0
    6d3e:	d000      	beq.n	6d42 <_dtoa_r+0xa6a>
    6d40:	e753      	b.n	6bea <_dtoa_r+0x912>
    6d42:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6d44:	9908      	ldr	r1, [sp, #32]
    6d46:	9805      	ldr	r0, [sp, #20]
    6d48:	f7ff fa42 	bl	61d0 <quorem>
    6d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d4e:	3030      	adds	r0, #48	; 0x30
    6d50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6d52:	7028      	strb	r0, [r5, #0]
    6d54:	3501      	adds	r5, #1
    6d56:	0004      	movs	r4, r0
    6d58:	1aeb      	subs	r3, r5, r3
    6d5a:	429a      	cmp	r2, r3
    6d5c:	dc78      	bgt.n	6e50 <_dtoa_r+0xb78>
    6d5e:	1e15      	subs	r5, r2, #0
    6d60:	dc00      	bgt.n	6d64 <_dtoa_r+0xa8c>
    6d62:	2501      	movs	r5, #1
    6d64:	2700      	movs	r7, #0
    6d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6d68:	195d      	adds	r5, r3, r5
    6d6a:	9905      	ldr	r1, [sp, #20]
    6d6c:	2201      	movs	r2, #1
    6d6e:	9804      	ldr	r0, [sp, #16]
    6d70:	f000 fc70 	bl	7654 <__lshift>
    6d74:	9908      	ldr	r1, [sp, #32]
    6d76:	9005      	str	r0, [sp, #20]
    6d78:	f000 fcbd 	bl	76f6 <__mcmp>
    6d7c:	2800      	cmp	r0, #0
    6d7e:	dc2f      	bgt.n	6de0 <_dtoa_r+0xb08>
    6d80:	d101      	bne.n	6d86 <_dtoa_r+0xaae>
    6d82:	07e3      	lsls	r3, r4, #31
    6d84:	d42c      	bmi.n	6de0 <_dtoa_r+0xb08>
    6d86:	1e6b      	subs	r3, r5, #1
    6d88:	781a      	ldrb	r2, [r3, #0]
    6d8a:	2a30      	cmp	r2, #48	; 0x30
    6d8c:	d1b0      	bne.n	6cf0 <_dtoa_r+0xa18>
    6d8e:	001d      	movs	r5, r3
    6d90:	e7f9      	b.n	6d86 <_dtoa_r+0xaae>
    6d92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6d94:	2b00      	cmp	r3, #0
    6d96:	db07      	blt.n	6da8 <_dtoa_r+0xad0>
    6d98:	001d      	movs	r5, r3
    6d9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6d9c:	431d      	orrs	r5, r3
    6d9e:	d126      	bne.n	6dee <_dtoa_r+0xb16>
    6da0:	2301      	movs	r3, #1
    6da2:	9a06      	ldr	r2, [sp, #24]
    6da4:	4213      	tst	r3, r2
    6da6:	d122      	bne.n	6dee <_dtoa_r+0xb16>
    6da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6daa:	2b00      	cmp	r3, #0
    6dac:	dc00      	bgt.n	6db0 <_dtoa_r+0xad8>
    6dae:	e773      	b.n	6c98 <_dtoa_r+0x9c0>
    6db0:	9905      	ldr	r1, [sp, #20]
    6db2:	2201      	movs	r2, #1
    6db4:	9804      	ldr	r0, [sp, #16]
    6db6:	f000 fc4d 	bl	7654 <__lshift>
    6dba:	9908      	ldr	r1, [sp, #32]
    6dbc:	9005      	str	r0, [sp, #20]
    6dbe:	f000 fc9a 	bl	76f6 <__mcmp>
    6dc2:	2800      	cmp	r0, #0
    6dc4:	dc04      	bgt.n	6dd0 <_dtoa_r+0xaf8>
    6dc6:	d000      	beq.n	6dca <_dtoa_r+0xaf2>
    6dc8:	e766      	b.n	6c98 <_dtoa_r+0x9c0>
    6dca:	07e3      	lsls	r3, r4, #31
    6dcc:	d400      	bmi.n	6dd0 <_dtoa_r+0xaf8>
    6dce:	e763      	b.n	6c98 <_dtoa_r+0x9c0>
    6dd0:	2c39      	cmp	r4, #57	; 0x39
    6dd2:	d000      	beq.n	6dd6 <_dtoa_r+0xafe>
    6dd4:	e75e      	b.n	6c94 <_dtoa_r+0x9bc>
    6dd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6dd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6dda:	1c5d      	adds	r5, r3, #1
    6ddc:	2339      	movs	r3, #57	; 0x39
    6dde:	7013      	strb	r3, [r2, #0]
    6de0:	1e6b      	subs	r3, r5, #1
    6de2:	781a      	ldrb	r2, [r3, #0]
    6de4:	2a39      	cmp	r2, #57	; 0x39
    6de6:	d03b      	beq.n	6e60 <_dtoa_r+0xb88>
    6de8:	3201      	adds	r2, #1
    6dea:	701a      	strb	r2, [r3, #0]
    6dec:	e780      	b.n	6cf0 <_dtoa_r+0xa18>
    6dee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6df0:	3301      	adds	r3, #1
    6df2:	930d      	str	r3, [sp, #52]	; 0x34
    6df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6df6:	2b00      	cmp	r3, #0
    6df8:	dd05      	ble.n	6e06 <_dtoa_r+0xb2e>
    6dfa:	2c39      	cmp	r4, #57	; 0x39
    6dfc:	d0eb      	beq.n	6dd6 <_dtoa_r+0xafe>
    6dfe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e00:	3401      	adds	r4, #1
    6e02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e04:	e74a      	b.n	6c9c <_dtoa_r+0x9c4>
    6e06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6e08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6e0a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6e0c:	701c      	strb	r4, [r3, #0]
    6e0e:	4293      	cmp	r3, r2
    6e10:	d0ab      	beq.n	6d6a <_dtoa_r+0xa92>
    6e12:	2300      	movs	r3, #0
    6e14:	220a      	movs	r2, #10
    6e16:	9905      	ldr	r1, [sp, #20]
    6e18:	9804      	ldr	r0, [sp, #16]
    6e1a:	f000 faab 	bl	7374 <__multadd>
    6e1e:	2300      	movs	r3, #0
    6e20:	9005      	str	r0, [sp, #20]
    6e22:	220a      	movs	r2, #10
    6e24:	0039      	movs	r1, r7
    6e26:	9804      	ldr	r0, [sp, #16]
    6e28:	42b7      	cmp	r7, r6
    6e2a:	d106      	bne.n	6e3a <_dtoa_r+0xb62>
    6e2c:	f000 faa2 	bl	7374 <__multadd>
    6e30:	0007      	movs	r7, r0
    6e32:	0006      	movs	r6, r0
    6e34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6e36:	930b      	str	r3, [sp, #44]	; 0x2c
    6e38:	e6fc      	b.n	6c34 <_dtoa_r+0x95c>
    6e3a:	f000 fa9b 	bl	7374 <__multadd>
    6e3e:	0031      	movs	r1, r6
    6e40:	0007      	movs	r7, r0
    6e42:	2300      	movs	r3, #0
    6e44:	220a      	movs	r2, #10
    6e46:	9804      	ldr	r0, [sp, #16]
    6e48:	f000 fa94 	bl	7374 <__multadd>
    6e4c:	0006      	movs	r6, r0
    6e4e:	e7f1      	b.n	6e34 <_dtoa_r+0xb5c>
    6e50:	2300      	movs	r3, #0
    6e52:	220a      	movs	r2, #10
    6e54:	9905      	ldr	r1, [sp, #20]
    6e56:	9804      	ldr	r0, [sp, #16]
    6e58:	f000 fa8c 	bl	7374 <__multadd>
    6e5c:	9005      	str	r0, [sp, #20]
    6e5e:	e771      	b.n	6d44 <_dtoa_r+0xa6c>
    6e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6e62:	429a      	cmp	r2, r3
    6e64:	d105      	bne.n	6e72 <_dtoa_r+0xb9a>
    6e66:	9b03      	ldr	r3, [sp, #12]
    6e68:	3301      	adds	r3, #1
    6e6a:	9303      	str	r3, [sp, #12]
    6e6c:	2331      	movs	r3, #49	; 0x31
    6e6e:	7013      	strb	r3, [r2, #0]
    6e70:	e73e      	b.n	6cf0 <_dtoa_r+0xa18>
    6e72:	001d      	movs	r5, r3
    6e74:	e7b4      	b.n	6de0 <_dtoa_r+0xb08>
    6e76:	4b0a      	ldr	r3, [pc, #40]	; (6ea0 <_dtoa_r+0xbc8>)
    6e78:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6e7a:	930a      	str	r3, [sp, #40]	; 0x28
    6e7c:	4b09      	ldr	r3, [pc, #36]	; (6ea4 <_dtoa_r+0xbcc>)
    6e7e:	2a00      	cmp	r2, #0
    6e80:	d001      	beq.n	6e86 <_dtoa_r+0xbae>
    6e82:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6e84:	6013      	str	r3, [r2, #0]
    6e86:	980a      	ldr	r0, [sp, #40]	; 0x28
    6e88:	b01d      	add	sp, #116	; 0x74
    6e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6e8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6e8e:	2b00      	cmp	r3, #0
    6e90:	dd00      	ble.n	6e94 <_dtoa_r+0xbbc>
    6e92:	e756      	b.n	6d42 <_dtoa_r+0xa6a>
    6e94:	9b22      	ldr	r3, [sp, #136]	; 0x88
    6e96:	2b02      	cmp	r3, #2
    6e98:	dc00      	bgt.n	6e9c <_dtoa_r+0xbc4>
    6e9a:	e752      	b.n	6d42 <_dtoa_r+0xa6a>
    6e9c:	e713      	b.n	6cc6 <_dtoa_r+0x9ee>
    6e9e:	46c0      	nop			; (mov r8, r8)
    6ea0:	0000ac38 	.word	0x0000ac38
    6ea4:	0000ac40 	.word	0x0000ac40

00006ea8 <__sflush_r>:
    6ea8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6eaa:	898a      	ldrh	r2, [r1, #12]
    6eac:	0005      	movs	r5, r0
    6eae:	000c      	movs	r4, r1
    6eb0:	0713      	lsls	r3, r2, #28
    6eb2:	d460      	bmi.n	6f76 <__sflush_r+0xce>
    6eb4:	684b      	ldr	r3, [r1, #4]
    6eb6:	2b00      	cmp	r3, #0
    6eb8:	dc04      	bgt.n	6ec4 <__sflush_r+0x1c>
    6eba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    6ebc:	2b00      	cmp	r3, #0
    6ebe:	dc01      	bgt.n	6ec4 <__sflush_r+0x1c>
    6ec0:	2000      	movs	r0, #0
    6ec2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6ec4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6ec6:	2f00      	cmp	r7, #0
    6ec8:	d0fa      	beq.n	6ec0 <__sflush_r+0x18>
    6eca:	2300      	movs	r3, #0
    6ecc:	682e      	ldr	r6, [r5, #0]
    6ece:	602b      	str	r3, [r5, #0]
    6ed0:	2380      	movs	r3, #128	; 0x80
    6ed2:	015b      	lsls	r3, r3, #5
    6ed4:	401a      	ands	r2, r3
    6ed6:	d034      	beq.n	6f42 <__sflush_r+0x9a>
    6ed8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    6eda:	89a3      	ldrh	r3, [r4, #12]
    6edc:	075b      	lsls	r3, r3, #29
    6ede:	d506      	bpl.n	6eee <__sflush_r+0x46>
    6ee0:	6863      	ldr	r3, [r4, #4]
    6ee2:	1ac0      	subs	r0, r0, r3
    6ee4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	d001      	beq.n	6eee <__sflush_r+0x46>
    6eea:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6eec:	1ac0      	subs	r0, r0, r3
    6eee:	0002      	movs	r2, r0
    6ef0:	6a21      	ldr	r1, [r4, #32]
    6ef2:	2300      	movs	r3, #0
    6ef4:	0028      	movs	r0, r5
    6ef6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    6ef8:	47b8      	blx	r7
    6efa:	89a1      	ldrh	r1, [r4, #12]
    6efc:	1c43      	adds	r3, r0, #1
    6efe:	d106      	bne.n	6f0e <__sflush_r+0x66>
    6f00:	682b      	ldr	r3, [r5, #0]
    6f02:	2b1d      	cmp	r3, #29
    6f04:	d831      	bhi.n	6f6a <__sflush_r+0xc2>
    6f06:	4a2c      	ldr	r2, [pc, #176]	; (6fb8 <__sflush_r+0x110>)
    6f08:	40da      	lsrs	r2, r3
    6f0a:	07d3      	lsls	r3, r2, #31
    6f0c:	d52d      	bpl.n	6f6a <__sflush_r+0xc2>
    6f0e:	2300      	movs	r3, #0
    6f10:	6063      	str	r3, [r4, #4]
    6f12:	6923      	ldr	r3, [r4, #16]
    6f14:	6023      	str	r3, [r4, #0]
    6f16:	04cb      	lsls	r3, r1, #19
    6f18:	d505      	bpl.n	6f26 <__sflush_r+0x7e>
    6f1a:	1c43      	adds	r3, r0, #1
    6f1c:	d102      	bne.n	6f24 <__sflush_r+0x7c>
    6f1e:	682b      	ldr	r3, [r5, #0]
    6f20:	2b00      	cmp	r3, #0
    6f22:	d100      	bne.n	6f26 <__sflush_r+0x7e>
    6f24:	6560      	str	r0, [r4, #84]	; 0x54
    6f26:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6f28:	602e      	str	r6, [r5, #0]
    6f2a:	2900      	cmp	r1, #0
    6f2c:	d0c8      	beq.n	6ec0 <__sflush_r+0x18>
    6f2e:	0023      	movs	r3, r4
    6f30:	3344      	adds	r3, #68	; 0x44
    6f32:	4299      	cmp	r1, r3
    6f34:	d002      	beq.n	6f3c <__sflush_r+0x94>
    6f36:	0028      	movs	r0, r5
    6f38:	f000 fcbc 	bl	78b4 <_free_r>
    6f3c:	2000      	movs	r0, #0
    6f3e:	6360      	str	r0, [r4, #52]	; 0x34
    6f40:	e7bf      	b.n	6ec2 <__sflush_r+0x1a>
    6f42:	2301      	movs	r3, #1
    6f44:	6a21      	ldr	r1, [r4, #32]
    6f46:	0028      	movs	r0, r5
    6f48:	47b8      	blx	r7
    6f4a:	1c43      	adds	r3, r0, #1
    6f4c:	d1c5      	bne.n	6eda <__sflush_r+0x32>
    6f4e:	682b      	ldr	r3, [r5, #0]
    6f50:	2b00      	cmp	r3, #0
    6f52:	d0c2      	beq.n	6eda <__sflush_r+0x32>
    6f54:	2b1d      	cmp	r3, #29
    6f56:	d001      	beq.n	6f5c <__sflush_r+0xb4>
    6f58:	2b16      	cmp	r3, #22
    6f5a:	d101      	bne.n	6f60 <__sflush_r+0xb8>
    6f5c:	602e      	str	r6, [r5, #0]
    6f5e:	e7af      	b.n	6ec0 <__sflush_r+0x18>
    6f60:	2340      	movs	r3, #64	; 0x40
    6f62:	89a2      	ldrh	r2, [r4, #12]
    6f64:	4313      	orrs	r3, r2
    6f66:	81a3      	strh	r3, [r4, #12]
    6f68:	e7ab      	b.n	6ec2 <__sflush_r+0x1a>
    6f6a:	2340      	movs	r3, #64	; 0x40
    6f6c:	430b      	orrs	r3, r1
    6f6e:	2001      	movs	r0, #1
    6f70:	81a3      	strh	r3, [r4, #12]
    6f72:	4240      	negs	r0, r0
    6f74:	e7a5      	b.n	6ec2 <__sflush_r+0x1a>
    6f76:	690f      	ldr	r7, [r1, #16]
    6f78:	2f00      	cmp	r7, #0
    6f7a:	d0a1      	beq.n	6ec0 <__sflush_r+0x18>
    6f7c:	680b      	ldr	r3, [r1, #0]
    6f7e:	600f      	str	r7, [r1, #0]
    6f80:	1bdb      	subs	r3, r3, r7
    6f82:	9301      	str	r3, [sp, #4]
    6f84:	2300      	movs	r3, #0
    6f86:	0792      	lsls	r2, r2, #30
    6f88:	d100      	bne.n	6f8c <__sflush_r+0xe4>
    6f8a:	694b      	ldr	r3, [r1, #20]
    6f8c:	60a3      	str	r3, [r4, #8]
    6f8e:	9b01      	ldr	r3, [sp, #4]
    6f90:	2b00      	cmp	r3, #0
    6f92:	dc00      	bgt.n	6f96 <__sflush_r+0xee>
    6f94:	e794      	b.n	6ec0 <__sflush_r+0x18>
    6f96:	9b01      	ldr	r3, [sp, #4]
    6f98:	003a      	movs	r2, r7
    6f9a:	6a21      	ldr	r1, [r4, #32]
    6f9c:	0028      	movs	r0, r5
    6f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6fa0:	47b0      	blx	r6
    6fa2:	2800      	cmp	r0, #0
    6fa4:	dc03      	bgt.n	6fae <__sflush_r+0x106>
    6fa6:	2340      	movs	r3, #64	; 0x40
    6fa8:	89a2      	ldrh	r2, [r4, #12]
    6faa:	4313      	orrs	r3, r2
    6fac:	e7df      	b.n	6f6e <__sflush_r+0xc6>
    6fae:	9b01      	ldr	r3, [sp, #4]
    6fb0:	183f      	adds	r7, r7, r0
    6fb2:	1a1b      	subs	r3, r3, r0
    6fb4:	9301      	str	r3, [sp, #4]
    6fb6:	e7ea      	b.n	6f8e <__sflush_r+0xe6>
    6fb8:	20400001 	.word	0x20400001

00006fbc <_fflush_r>:
    6fbc:	690b      	ldr	r3, [r1, #16]
    6fbe:	b570      	push	{r4, r5, r6, lr}
    6fc0:	0005      	movs	r5, r0
    6fc2:	000c      	movs	r4, r1
    6fc4:	2b00      	cmp	r3, #0
    6fc6:	d101      	bne.n	6fcc <_fflush_r+0x10>
    6fc8:	2000      	movs	r0, #0
    6fca:	bd70      	pop	{r4, r5, r6, pc}
    6fcc:	2800      	cmp	r0, #0
    6fce:	d004      	beq.n	6fda <_fflush_r+0x1e>
    6fd0:	6983      	ldr	r3, [r0, #24]
    6fd2:	2b00      	cmp	r3, #0
    6fd4:	d101      	bne.n	6fda <_fflush_r+0x1e>
    6fd6:	f000 f85f 	bl	7098 <__sinit>
    6fda:	4b0b      	ldr	r3, [pc, #44]	; (7008 <_fflush_r+0x4c>)
    6fdc:	429c      	cmp	r4, r3
    6fde:	d109      	bne.n	6ff4 <_fflush_r+0x38>
    6fe0:	686c      	ldr	r4, [r5, #4]
    6fe2:	220c      	movs	r2, #12
    6fe4:	5ea3      	ldrsh	r3, [r4, r2]
    6fe6:	2b00      	cmp	r3, #0
    6fe8:	d0ee      	beq.n	6fc8 <_fflush_r+0xc>
    6fea:	0021      	movs	r1, r4
    6fec:	0028      	movs	r0, r5
    6fee:	f7ff ff5b 	bl	6ea8 <__sflush_r>
    6ff2:	e7ea      	b.n	6fca <_fflush_r+0xe>
    6ff4:	4b05      	ldr	r3, [pc, #20]	; (700c <_fflush_r+0x50>)
    6ff6:	429c      	cmp	r4, r3
    6ff8:	d101      	bne.n	6ffe <_fflush_r+0x42>
    6ffa:	68ac      	ldr	r4, [r5, #8]
    6ffc:	e7f1      	b.n	6fe2 <_fflush_r+0x26>
    6ffe:	4b04      	ldr	r3, [pc, #16]	; (7010 <_fflush_r+0x54>)
    7000:	429c      	cmp	r4, r3
    7002:	d1ee      	bne.n	6fe2 <_fflush_r+0x26>
    7004:	68ec      	ldr	r4, [r5, #12]
    7006:	e7ec      	b.n	6fe2 <_fflush_r+0x26>
    7008:	0000ac68 	.word	0x0000ac68
    700c:	0000ac88 	.word	0x0000ac88
    7010:	0000ac48 	.word	0x0000ac48

00007014 <_cleanup_r>:
    7014:	b510      	push	{r4, lr}
    7016:	4902      	ldr	r1, [pc, #8]	; (7020 <_cleanup_r+0xc>)
    7018:	f000 f8b2 	bl	7180 <_fwalk_reent>
    701c:	bd10      	pop	{r4, pc}
    701e:	46c0      	nop			; (mov r8, r8)
    7020:	00006fbd 	.word	0x00006fbd

00007024 <std.isra.0>:
    7024:	2300      	movs	r3, #0
    7026:	b510      	push	{r4, lr}
    7028:	0004      	movs	r4, r0
    702a:	6003      	str	r3, [r0, #0]
    702c:	6043      	str	r3, [r0, #4]
    702e:	6083      	str	r3, [r0, #8]
    7030:	8181      	strh	r1, [r0, #12]
    7032:	6643      	str	r3, [r0, #100]	; 0x64
    7034:	81c2      	strh	r2, [r0, #14]
    7036:	6103      	str	r3, [r0, #16]
    7038:	6143      	str	r3, [r0, #20]
    703a:	6183      	str	r3, [r0, #24]
    703c:	0019      	movs	r1, r3
    703e:	2208      	movs	r2, #8
    7040:	305c      	adds	r0, #92	; 0x5c
    7042:	f7fe f9ee 	bl	5422 <memset>
    7046:	4b05      	ldr	r3, [pc, #20]	; (705c <std.isra.0+0x38>)
    7048:	6224      	str	r4, [r4, #32]
    704a:	6263      	str	r3, [r4, #36]	; 0x24
    704c:	4b04      	ldr	r3, [pc, #16]	; (7060 <std.isra.0+0x3c>)
    704e:	62a3      	str	r3, [r4, #40]	; 0x28
    7050:	4b04      	ldr	r3, [pc, #16]	; (7064 <std.isra.0+0x40>)
    7052:	62e3      	str	r3, [r4, #44]	; 0x2c
    7054:	4b04      	ldr	r3, [pc, #16]	; (7068 <std.isra.0+0x44>)
    7056:	6323      	str	r3, [r4, #48]	; 0x30
    7058:	bd10      	pop	{r4, pc}
    705a:	46c0      	nop			; (mov r8, r8)
    705c:	00007d1d 	.word	0x00007d1d
    7060:	00007d45 	.word	0x00007d45
    7064:	00007d7d 	.word	0x00007d7d
    7068:	00007da9 	.word	0x00007da9

0000706c <__sfmoreglue>:
    706c:	b570      	push	{r4, r5, r6, lr}
    706e:	2568      	movs	r5, #104	; 0x68
    7070:	1e4a      	subs	r2, r1, #1
    7072:	4355      	muls	r5, r2
    7074:	000e      	movs	r6, r1
    7076:	0029      	movs	r1, r5
    7078:	3174      	adds	r1, #116	; 0x74
    707a:	f000 fc65 	bl	7948 <_malloc_r>
    707e:	1e04      	subs	r4, r0, #0
    7080:	d008      	beq.n	7094 <__sfmoreglue+0x28>
    7082:	2100      	movs	r1, #0
    7084:	002a      	movs	r2, r5
    7086:	6001      	str	r1, [r0, #0]
    7088:	6046      	str	r6, [r0, #4]
    708a:	300c      	adds	r0, #12
    708c:	60a0      	str	r0, [r4, #8]
    708e:	3268      	adds	r2, #104	; 0x68
    7090:	f7fe f9c7 	bl	5422 <memset>
    7094:	0020      	movs	r0, r4
    7096:	bd70      	pop	{r4, r5, r6, pc}

00007098 <__sinit>:
    7098:	6983      	ldr	r3, [r0, #24]
    709a:	b513      	push	{r0, r1, r4, lr}
    709c:	0004      	movs	r4, r0
    709e:	2b00      	cmp	r3, #0
    70a0:	d128      	bne.n	70f4 <__sinit+0x5c>
    70a2:	6483      	str	r3, [r0, #72]	; 0x48
    70a4:	64c3      	str	r3, [r0, #76]	; 0x4c
    70a6:	6503      	str	r3, [r0, #80]	; 0x50
    70a8:	4b13      	ldr	r3, [pc, #76]	; (70f8 <__sinit+0x60>)
    70aa:	4a14      	ldr	r2, [pc, #80]	; (70fc <__sinit+0x64>)
    70ac:	681b      	ldr	r3, [r3, #0]
    70ae:	6282      	str	r2, [r0, #40]	; 0x28
    70b0:	9301      	str	r3, [sp, #4]
    70b2:	4298      	cmp	r0, r3
    70b4:	d101      	bne.n	70ba <__sinit+0x22>
    70b6:	2301      	movs	r3, #1
    70b8:	6183      	str	r3, [r0, #24]
    70ba:	0020      	movs	r0, r4
    70bc:	f000 f820 	bl	7100 <__sfp>
    70c0:	6060      	str	r0, [r4, #4]
    70c2:	0020      	movs	r0, r4
    70c4:	f000 f81c 	bl	7100 <__sfp>
    70c8:	60a0      	str	r0, [r4, #8]
    70ca:	0020      	movs	r0, r4
    70cc:	f000 f818 	bl	7100 <__sfp>
    70d0:	2200      	movs	r2, #0
    70d2:	60e0      	str	r0, [r4, #12]
    70d4:	2104      	movs	r1, #4
    70d6:	6860      	ldr	r0, [r4, #4]
    70d8:	f7ff ffa4 	bl	7024 <std.isra.0>
    70dc:	2201      	movs	r2, #1
    70de:	2109      	movs	r1, #9
    70e0:	68a0      	ldr	r0, [r4, #8]
    70e2:	f7ff ff9f 	bl	7024 <std.isra.0>
    70e6:	2202      	movs	r2, #2
    70e8:	2112      	movs	r1, #18
    70ea:	68e0      	ldr	r0, [r4, #12]
    70ec:	f7ff ff9a 	bl	7024 <std.isra.0>
    70f0:	2301      	movs	r3, #1
    70f2:	61a3      	str	r3, [r4, #24]
    70f4:	bd13      	pop	{r0, r1, r4, pc}
    70f6:	46c0      	nop			; (mov r8, r8)
    70f8:	0000ac00 	.word	0x0000ac00
    70fc:	00007015 	.word	0x00007015

00007100 <__sfp>:
    7100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7102:	4b1e      	ldr	r3, [pc, #120]	; (717c <__sfp+0x7c>)
    7104:	0007      	movs	r7, r0
    7106:	681e      	ldr	r6, [r3, #0]
    7108:	69b3      	ldr	r3, [r6, #24]
    710a:	2b00      	cmp	r3, #0
    710c:	d102      	bne.n	7114 <__sfp+0x14>
    710e:	0030      	movs	r0, r6
    7110:	f7ff ffc2 	bl	7098 <__sinit>
    7114:	3648      	adds	r6, #72	; 0x48
    7116:	68b4      	ldr	r4, [r6, #8]
    7118:	6873      	ldr	r3, [r6, #4]
    711a:	3b01      	subs	r3, #1
    711c:	d504      	bpl.n	7128 <__sfp+0x28>
    711e:	6833      	ldr	r3, [r6, #0]
    7120:	2b00      	cmp	r3, #0
    7122:	d007      	beq.n	7134 <__sfp+0x34>
    7124:	6836      	ldr	r6, [r6, #0]
    7126:	e7f6      	b.n	7116 <__sfp+0x16>
    7128:	220c      	movs	r2, #12
    712a:	5ea5      	ldrsh	r5, [r4, r2]
    712c:	2d00      	cmp	r5, #0
    712e:	d00d      	beq.n	714c <__sfp+0x4c>
    7130:	3468      	adds	r4, #104	; 0x68
    7132:	e7f2      	b.n	711a <__sfp+0x1a>
    7134:	2104      	movs	r1, #4
    7136:	0038      	movs	r0, r7
    7138:	f7ff ff98 	bl	706c <__sfmoreglue>
    713c:	6030      	str	r0, [r6, #0]
    713e:	2800      	cmp	r0, #0
    7140:	d1f0      	bne.n	7124 <__sfp+0x24>
    7142:	230c      	movs	r3, #12
    7144:	0004      	movs	r4, r0
    7146:	603b      	str	r3, [r7, #0]
    7148:	0020      	movs	r0, r4
    714a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    714c:	2301      	movs	r3, #1
    714e:	0020      	movs	r0, r4
    7150:	425b      	negs	r3, r3
    7152:	81e3      	strh	r3, [r4, #14]
    7154:	3302      	adds	r3, #2
    7156:	81a3      	strh	r3, [r4, #12]
    7158:	6665      	str	r5, [r4, #100]	; 0x64
    715a:	6025      	str	r5, [r4, #0]
    715c:	60a5      	str	r5, [r4, #8]
    715e:	6065      	str	r5, [r4, #4]
    7160:	6125      	str	r5, [r4, #16]
    7162:	6165      	str	r5, [r4, #20]
    7164:	61a5      	str	r5, [r4, #24]
    7166:	2208      	movs	r2, #8
    7168:	0029      	movs	r1, r5
    716a:	305c      	adds	r0, #92	; 0x5c
    716c:	f7fe f959 	bl	5422 <memset>
    7170:	6365      	str	r5, [r4, #52]	; 0x34
    7172:	63a5      	str	r5, [r4, #56]	; 0x38
    7174:	64a5      	str	r5, [r4, #72]	; 0x48
    7176:	64e5      	str	r5, [r4, #76]	; 0x4c
    7178:	e7e6      	b.n	7148 <__sfp+0x48>
    717a:	46c0      	nop			; (mov r8, r8)
    717c:	0000ac00 	.word	0x0000ac00

00007180 <_fwalk_reent>:
    7180:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7182:	0004      	movs	r4, r0
    7184:	0007      	movs	r7, r0
    7186:	2600      	movs	r6, #0
    7188:	9101      	str	r1, [sp, #4]
    718a:	3448      	adds	r4, #72	; 0x48
    718c:	2c00      	cmp	r4, #0
    718e:	d101      	bne.n	7194 <_fwalk_reent+0x14>
    7190:	0030      	movs	r0, r6
    7192:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7194:	6863      	ldr	r3, [r4, #4]
    7196:	68a5      	ldr	r5, [r4, #8]
    7198:	9300      	str	r3, [sp, #0]
    719a:	9b00      	ldr	r3, [sp, #0]
    719c:	3b01      	subs	r3, #1
    719e:	9300      	str	r3, [sp, #0]
    71a0:	d501      	bpl.n	71a6 <_fwalk_reent+0x26>
    71a2:	6824      	ldr	r4, [r4, #0]
    71a4:	e7f2      	b.n	718c <_fwalk_reent+0xc>
    71a6:	89ab      	ldrh	r3, [r5, #12]
    71a8:	2b01      	cmp	r3, #1
    71aa:	d908      	bls.n	71be <_fwalk_reent+0x3e>
    71ac:	220e      	movs	r2, #14
    71ae:	5eab      	ldrsh	r3, [r5, r2]
    71b0:	3301      	adds	r3, #1
    71b2:	d004      	beq.n	71be <_fwalk_reent+0x3e>
    71b4:	0029      	movs	r1, r5
    71b6:	0038      	movs	r0, r7
    71b8:	9b01      	ldr	r3, [sp, #4]
    71ba:	4798      	blx	r3
    71bc:	4306      	orrs	r6, r0
    71be:	3568      	adds	r5, #104	; 0x68
    71c0:	e7eb      	b.n	719a <_fwalk_reent+0x1a>
	...

000071c4 <_localeconv_r>:
    71c4:	4b03      	ldr	r3, [pc, #12]	; (71d4 <_localeconv_r+0x10>)
    71c6:	681b      	ldr	r3, [r3, #0]
    71c8:	6a18      	ldr	r0, [r3, #32]
    71ca:	2800      	cmp	r0, #0
    71cc:	d100      	bne.n	71d0 <_localeconv_r+0xc>
    71ce:	4802      	ldr	r0, [pc, #8]	; (71d8 <_localeconv_r+0x14>)
    71d0:	30f0      	adds	r0, #240	; 0xf0
    71d2:	4770      	bx	lr
    71d4:	2000000c 	.word	0x2000000c
    71d8:	20000070 	.word	0x20000070

000071dc <__swhatbuf_r>:
    71dc:	b570      	push	{r4, r5, r6, lr}
    71de:	000e      	movs	r6, r1
    71e0:	001d      	movs	r5, r3
    71e2:	230e      	movs	r3, #14
    71e4:	5ec9      	ldrsh	r1, [r1, r3]
    71e6:	b090      	sub	sp, #64	; 0x40
    71e8:	0014      	movs	r4, r2
    71ea:	2900      	cmp	r1, #0
    71ec:	da07      	bge.n	71fe <__swhatbuf_r+0x22>
    71ee:	2300      	movs	r3, #0
    71f0:	602b      	str	r3, [r5, #0]
    71f2:	89b3      	ldrh	r3, [r6, #12]
    71f4:	061b      	lsls	r3, r3, #24
    71f6:	d411      	bmi.n	721c <__swhatbuf_r+0x40>
    71f8:	2380      	movs	r3, #128	; 0x80
    71fa:	00db      	lsls	r3, r3, #3
    71fc:	e00f      	b.n	721e <__swhatbuf_r+0x42>
    71fe:	aa01      	add	r2, sp, #4
    7200:	f000 fdfe 	bl	7e00 <_fstat_r>
    7204:	2800      	cmp	r0, #0
    7206:	dbf2      	blt.n	71ee <__swhatbuf_r+0x12>
    7208:	22f0      	movs	r2, #240	; 0xf0
    720a:	9b02      	ldr	r3, [sp, #8]
    720c:	0212      	lsls	r2, r2, #8
    720e:	4013      	ands	r3, r2
    7210:	4a05      	ldr	r2, [pc, #20]	; (7228 <__swhatbuf_r+0x4c>)
    7212:	189b      	adds	r3, r3, r2
    7214:	425a      	negs	r2, r3
    7216:	4153      	adcs	r3, r2
    7218:	602b      	str	r3, [r5, #0]
    721a:	e7ed      	b.n	71f8 <__swhatbuf_r+0x1c>
    721c:	2340      	movs	r3, #64	; 0x40
    721e:	2000      	movs	r0, #0
    7220:	6023      	str	r3, [r4, #0]
    7222:	b010      	add	sp, #64	; 0x40
    7224:	bd70      	pop	{r4, r5, r6, pc}
    7226:	46c0      	nop			; (mov r8, r8)
    7228:	ffffe000 	.word	0xffffe000

0000722c <__smakebuf_r>:
    722c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    722e:	2602      	movs	r6, #2
    7230:	898b      	ldrh	r3, [r1, #12]
    7232:	0005      	movs	r5, r0
    7234:	000c      	movs	r4, r1
    7236:	4233      	tst	r3, r6
    7238:	d006      	beq.n	7248 <__smakebuf_r+0x1c>
    723a:	0023      	movs	r3, r4
    723c:	3347      	adds	r3, #71	; 0x47
    723e:	6023      	str	r3, [r4, #0]
    7240:	6123      	str	r3, [r4, #16]
    7242:	2301      	movs	r3, #1
    7244:	6163      	str	r3, [r4, #20]
    7246:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    7248:	ab01      	add	r3, sp, #4
    724a:	466a      	mov	r2, sp
    724c:	f7ff ffc6 	bl	71dc <__swhatbuf_r>
    7250:	9900      	ldr	r1, [sp, #0]
    7252:	0007      	movs	r7, r0
    7254:	0028      	movs	r0, r5
    7256:	f000 fb77 	bl	7948 <_malloc_r>
    725a:	2800      	cmp	r0, #0
    725c:	d106      	bne.n	726c <__smakebuf_r+0x40>
    725e:	220c      	movs	r2, #12
    7260:	5ea3      	ldrsh	r3, [r4, r2]
    7262:	059a      	lsls	r2, r3, #22
    7264:	d4ef      	bmi.n	7246 <__smakebuf_r+0x1a>
    7266:	431e      	orrs	r6, r3
    7268:	81a6      	strh	r6, [r4, #12]
    726a:	e7e6      	b.n	723a <__smakebuf_r+0xe>
    726c:	4b0d      	ldr	r3, [pc, #52]	; (72a4 <__smakebuf_r+0x78>)
    726e:	62ab      	str	r3, [r5, #40]	; 0x28
    7270:	2380      	movs	r3, #128	; 0x80
    7272:	89a2      	ldrh	r2, [r4, #12]
    7274:	6020      	str	r0, [r4, #0]
    7276:	4313      	orrs	r3, r2
    7278:	81a3      	strh	r3, [r4, #12]
    727a:	9b00      	ldr	r3, [sp, #0]
    727c:	6120      	str	r0, [r4, #16]
    727e:	6163      	str	r3, [r4, #20]
    7280:	9b01      	ldr	r3, [sp, #4]
    7282:	2b00      	cmp	r3, #0
    7284:	d00a      	beq.n	729c <__smakebuf_r+0x70>
    7286:	230e      	movs	r3, #14
    7288:	5ee1      	ldrsh	r1, [r4, r3]
    728a:	0028      	movs	r0, r5
    728c:	f000 fdca 	bl	7e24 <_isatty_r>
    7290:	2800      	cmp	r0, #0
    7292:	d003      	beq.n	729c <__smakebuf_r+0x70>
    7294:	2301      	movs	r3, #1
    7296:	89a2      	ldrh	r2, [r4, #12]
    7298:	4313      	orrs	r3, r2
    729a:	81a3      	strh	r3, [r4, #12]
    729c:	89a0      	ldrh	r0, [r4, #12]
    729e:	4338      	orrs	r0, r7
    72a0:	81a0      	strh	r0, [r4, #12]
    72a2:	e7d0      	b.n	7246 <__smakebuf_r+0x1a>
    72a4:	00007015 	.word	0x00007015

000072a8 <malloc>:
    72a8:	b510      	push	{r4, lr}
    72aa:	4b03      	ldr	r3, [pc, #12]	; (72b8 <malloc+0x10>)
    72ac:	0001      	movs	r1, r0
    72ae:	6818      	ldr	r0, [r3, #0]
    72b0:	f000 fb4a 	bl	7948 <_malloc_r>
    72b4:	bd10      	pop	{r4, pc}
    72b6:	46c0      	nop			; (mov r8, r8)
    72b8:	2000000c 	.word	0x2000000c

000072bc <memchr>:
    72bc:	b2c9      	uxtb	r1, r1
    72be:	1882      	adds	r2, r0, r2
    72c0:	4290      	cmp	r0, r2
    72c2:	d101      	bne.n	72c8 <memchr+0xc>
    72c4:	2000      	movs	r0, #0
    72c6:	4770      	bx	lr
    72c8:	7803      	ldrb	r3, [r0, #0]
    72ca:	428b      	cmp	r3, r1
    72cc:	d0fb      	beq.n	72c6 <memchr+0xa>
    72ce:	3001      	adds	r0, #1
    72d0:	e7f6      	b.n	72c0 <memchr+0x4>

000072d2 <_Balloc>:
    72d2:	b570      	push	{r4, r5, r6, lr}
    72d4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    72d6:	0004      	movs	r4, r0
    72d8:	000d      	movs	r5, r1
    72da:	2e00      	cmp	r6, #0
    72dc:	d107      	bne.n	72ee <_Balloc+0x1c>
    72de:	2010      	movs	r0, #16
    72e0:	f7ff ffe2 	bl	72a8 <malloc>
    72e4:	6260      	str	r0, [r4, #36]	; 0x24
    72e6:	6046      	str	r6, [r0, #4]
    72e8:	6086      	str	r6, [r0, #8]
    72ea:	6006      	str	r6, [r0, #0]
    72ec:	60c6      	str	r6, [r0, #12]
    72ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
    72f0:	68f3      	ldr	r3, [r6, #12]
    72f2:	2b00      	cmp	r3, #0
    72f4:	d013      	beq.n	731e <_Balloc+0x4c>
    72f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    72f8:	00aa      	lsls	r2, r5, #2
    72fa:	68db      	ldr	r3, [r3, #12]
    72fc:	189b      	adds	r3, r3, r2
    72fe:	6818      	ldr	r0, [r3, #0]
    7300:	2800      	cmp	r0, #0
    7302:	d118      	bne.n	7336 <_Balloc+0x64>
    7304:	2101      	movs	r1, #1
    7306:	000e      	movs	r6, r1
    7308:	40ae      	lsls	r6, r5
    730a:	1d72      	adds	r2, r6, #5
    730c:	0092      	lsls	r2, r2, #2
    730e:	0020      	movs	r0, r4
    7310:	f000 fac2 	bl	7898 <_calloc_r>
    7314:	2800      	cmp	r0, #0
    7316:	d00c      	beq.n	7332 <_Balloc+0x60>
    7318:	6045      	str	r5, [r0, #4]
    731a:	6086      	str	r6, [r0, #8]
    731c:	e00d      	b.n	733a <_Balloc+0x68>
    731e:	2221      	movs	r2, #33	; 0x21
    7320:	2104      	movs	r1, #4
    7322:	0020      	movs	r0, r4
    7324:	f000 fab8 	bl	7898 <_calloc_r>
    7328:	6a63      	ldr	r3, [r4, #36]	; 0x24
    732a:	60f0      	str	r0, [r6, #12]
    732c:	68db      	ldr	r3, [r3, #12]
    732e:	2b00      	cmp	r3, #0
    7330:	d1e1      	bne.n	72f6 <_Balloc+0x24>
    7332:	2000      	movs	r0, #0
    7334:	bd70      	pop	{r4, r5, r6, pc}
    7336:	6802      	ldr	r2, [r0, #0]
    7338:	601a      	str	r2, [r3, #0]
    733a:	2300      	movs	r3, #0
    733c:	6103      	str	r3, [r0, #16]
    733e:	60c3      	str	r3, [r0, #12]
    7340:	e7f8      	b.n	7334 <_Balloc+0x62>

00007342 <_Bfree>:
    7342:	b570      	push	{r4, r5, r6, lr}
    7344:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7346:	0006      	movs	r6, r0
    7348:	000d      	movs	r5, r1
    734a:	2c00      	cmp	r4, #0
    734c:	d107      	bne.n	735e <_Bfree+0x1c>
    734e:	2010      	movs	r0, #16
    7350:	f7ff ffaa 	bl	72a8 <malloc>
    7354:	6270      	str	r0, [r6, #36]	; 0x24
    7356:	6044      	str	r4, [r0, #4]
    7358:	6084      	str	r4, [r0, #8]
    735a:	6004      	str	r4, [r0, #0]
    735c:	60c4      	str	r4, [r0, #12]
    735e:	2d00      	cmp	r5, #0
    7360:	d007      	beq.n	7372 <_Bfree+0x30>
    7362:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7364:	686a      	ldr	r2, [r5, #4]
    7366:	68db      	ldr	r3, [r3, #12]
    7368:	0092      	lsls	r2, r2, #2
    736a:	189b      	adds	r3, r3, r2
    736c:	681a      	ldr	r2, [r3, #0]
    736e:	602a      	str	r2, [r5, #0]
    7370:	601d      	str	r5, [r3, #0]
    7372:	bd70      	pop	{r4, r5, r6, pc}

00007374 <__multadd>:
    7374:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7376:	001e      	movs	r6, r3
    7378:	2314      	movs	r3, #20
    737a:	469c      	mov	ip, r3
    737c:	0007      	movs	r7, r0
    737e:	000c      	movs	r4, r1
    7380:	2000      	movs	r0, #0
    7382:	690d      	ldr	r5, [r1, #16]
    7384:	448c      	add	ip, r1
    7386:	4663      	mov	r3, ip
    7388:	8819      	ldrh	r1, [r3, #0]
    738a:	681b      	ldr	r3, [r3, #0]
    738c:	4351      	muls	r1, r2
    738e:	0c1b      	lsrs	r3, r3, #16
    7390:	4353      	muls	r3, r2
    7392:	1989      	adds	r1, r1, r6
    7394:	0c0e      	lsrs	r6, r1, #16
    7396:	199b      	adds	r3, r3, r6
    7398:	b289      	uxth	r1, r1
    739a:	0c1e      	lsrs	r6, r3, #16
    739c:	041b      	lsls	r3, r3, #16
    739e:	185b      	adds	r3, r3, r1
    73a0:	4661      	mov	r1, ip
    73a2:	3001      	adds	r0, #1
    73a4:	c108      	stmia	r1!, {r3}
    73a6:	468c      	mov	ip, r1
    73a8:	4285      	cmp	r5, r0
    73aa:	dcec      	bgt.n	7386 <__multadd+0x12>
    73ac:	2e00      	cmp	r6, #0
    73ae:	d01b      	beq.n	73e8 <__multadd+0x74>
    73b0:	68a3      	ldr	r3, [r4, #8]
    73b2:	429d      	cmp	r5, r3
    73b4:	db12      	blt.n	73dc <__multadd+0x68>
    73b6:	6863      	ldr	r3, [r4, #4]
    73b8:	0038      	movs	r0, r7
    73ba:	1c59      	adds	r1, r3, #1
    73bc:	f7ff ff89 	bl	72d2 <_Balloc>
    73c0:	0021      	movs	r1, r4
    73c2:	6923      	ldr	r3, [r4, #16]
    73c4:	9001      	str	r0, [sp, #4]
    73c6:	1c9a      	adds	r2, r3, #2
    73c8:	0092      	lsls	r2, r2, #2
    73ca:	310c      	adds	r1, #12
    73cc:	300c      	adds	r0, #12
    73ce:	f7fe f81f 	bl	5410 <memcpy>
    73d2:	0021      	movs	r1, r4
    73d4:	0038      	movs	r0, r7
    73d6:	f7ff ffb4 	bl	7342 <_Bfree>
    73da:	9c01      	ldr	r4, [sp, #4]
    73dc:	1d2b      	adds	r3, r5, #4
    73de:	009b      	lsls	r3, r3, #2
    73e0:	18e3      	adds	r3, r4, r3
    73e2:	3501      	adds	r5, #1
    73e4:	605e      	str	r6, [r3, #4]
    73e6:	6125      	str	r5, [r4, #16]
    73e8:	0020      	movs	r0, r4
    73ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000073ec <__hi0bits>:
    73ec:	0003      	movs	r3, r0
    73ee:	0c02      	lsrs	r2, r0, #16
    73f0:	2000      	movs	r0, #0
    73f2:	4282      	cmp	r2, r0
    73f4:	d101      	bne.n	73fa <__hi0bits+0xe>
    73f6:	041b      	lsls	r3, r3, #16
    73f8:	3010      	adds	r0, #16
    73fa:	0e1a      	lsrs	r2, r3, #24
    73fc:	d101      	bne.n	7402 <__hi0bits+0x16>
    73fe:	3008      	adds	r0, #8
    7400:	021b      	lsls	r3, r3, #8
    7402:	0f1a      	lsrs	r2, r3, #28
    7404:	d101      	bne.n	740a <__hi0bits+0x1e>
    7406:	3004      	adds	r0, #4
    7408:	011b      	lsls	r3, r3, #4
    740a:	0f9a      	lsrs	r2, r3, #30
    740c:	d101      	bne.n	7412 <__hi0bits+0x26>
    740e:	3002      	adds	r0, #2
    7410:	009b      	lsls	r3, r3, #2
    7412:	2b00      	cmp	r3, #0
    7414:	db03      	blt.n	741e <__hi0bits+0x32>
    7416:	3001      	adds	r0, #1
    7418:	005b      	lsls	r3, r3, #1
    741a:	d400      	bmi.n	741e <__hi0bits+0x32>
    741c:	2020      	movs	r0, #32
    741e:	4770      	bx	lr

00007420 <__lo0bits>:
    7420:	2207      	movs	r2, #7
    7422:	6803      	ldr	r3, [r0, #0]
    7424:	b510      	push	{r4, lr}
    7426:	0001      	movs	r1, r0
    7428:	401a      	ands	r2, r3
    742a:	d00d      	beq.n	7448 <__lo0bits+0x28>
    742c:	2401      	movs	r4, #1
    742e:	2000      	movs	r0, #0
    7430:	4223      	tst	r3, r4
    7432:	d105      	bne.n	7440 <__lo0bits+0x20>
    7434:	3002      	adds	r0, #2
    7436:	4203      	tst	r3, r0
    7438:	d003      	beq.n	7442 <__lo0bits+0x22>
    743a:	40e3      	lsrs	r3, r4
    743c:	0020      	movs	r0, r4
    743e:	600b      	str	r3, [r1, #0]
    7440:	bd10      	pop	{r4, pc}
    7442:	089b      	lsrs	r3, r3, #2
    7444:	600b      	str	r3, [r1, #0]
    7446:	e7fb      	b.n	7440 <__lo0bits+0x20>
    7448:	b29c      	uxth	r4, r3
    744a:	0010      	movs	r0, r2
    744c:	2c00      	cmp	r4, #0
    744e:	d101      	bne.n	7454 <__lo0bits+0x34>
    7450:	2010      	movs	r0, #16
    7452:	0c1b      	lsrs	r3, r3, #16
    7454:	b2da      	uxtb	r2, r3
    7456:	2a00      	cmp	r2, #0
    7458:	d101      	bne.n	745e <__lo0bits+0x3e>
    745a:	3008      	adds	r0, #8
    745c:	0a1b      	lsrs	r3, r3, #8
    745e:	071a      	lsls	r2, r3, #28
    7460:	d101      	bne.n	7466 <__lo0bits+0x46>
    7462:	3004      	adds	r0, #4
    7464:	091b      	lsrs	r3, r3, #4
    7466:	079a      	lsls	r2, r3, #30
    7468:	d101      	bne.n	746e <__lo0bits+0x4e>
    746a:	3002      	adds	r0, #2
    746c:	089b      	lsrs	r3, r3, #2
    746e:	07da      	lsls	r2, r3, #31
    7470:	d4e8      	bmi.n	7444 <__lo0bits+0x24>
    7472:	085b      	lsrs	r3, r3, #1
    7474:	d001      	beq.n	747a <__lo0bits+0x5a>
    7476:	3001      	adds	r0, #1
    7478:	e7e4      	b.n	7444 <__lo0bits+0x24>
    747a:	2020      	movs	r0, #32
    747c:	e7e0      	b.n	7440 <__lo0bits+0x20>

0000747e <__i2b>:
    747e:	b510      	push	{r4, lr}
    7480:	000c      	movs	r4, r1
    7482:	2101      	movs	r1, #1
    7484:	f7ff ff25 	bl	72d2 <_Balloc>
    7488:	2301      	movs	r3, #1
    748a:	6144      	str	r4, [r0, #20]
    748c:	6103      	str	r3, [r0, #16]
    748e:	bd10      	pop	{r4, pc}

00007490 <__multiply>:
    7490:	b5f0      	push	{r4, r5, r6, r7, lr}
    7492:	690b      	ldr	r3, [r1, #16]
    7494:	0015      	movs	r5, r2
    7496:	6912      	ldr	r2, [r2, #16]
    7498:	b089      	sub	sp, #36	; 0x24
    749a:	000c      	movs	r4, r1
    749c:	4293      	cmp	r3, r2
    749e:	da01      	bge.n	74a4 <__multiply+0x14>
    74a0:	002c      	movs	r4, r5
    74a2:	000d      	movs	r5, r1
    74a4:	6927      	ldr	r7, [r4, #16]
    74a6:	692e      	ldr	r6, [r5, #16]
    74a8:	68a2      	ldr	r2, [r4, #8]
    74aa:	19bb      	adds	r3, r7, r6
    74ac:	6861      	ldr	r1, [r4, #4]
    74ae:	9301      	str	r3, [sp, #4]
    74b0:	4293      	cmp	r3, r2
    74b2:	dd00      	ble.n	74b6 <__multiply+0x26>
    74b4:	3101      	adds	r1, #1
    74b6:	f7ff ff0c 	bl	72d2 <_Balloc>
    74ba:	0003      	movs	r3, r0
    74bc:	3314      	adds	r3, #20
    74be:	9300      	str	r3, [sp, #0]
    74c0:	9a00      	ldr	r2, [sp, #0]
    74c2:	19bb      	adds	r3, r7, r6
    74c4:	4694      	mov	ip, r2
    74c6:	009b      	lsls	r3, r3, #2
    74c8:	449c      	add	ip, r3
    74ca:	0013      	movs	r3, r2
    74cc:	2200      	movs	r2, #0
    74ce:	9004      	str	r0, [sp, #16]
    74d0:	4563      	cmp	r3, ip
    74d2:	d31c      	bcc.n	750e <__multiply+0x7e>
    74d4:	002a      	movs	r2, r5
    74d6:	3414      	adds	r4, #20
    74d8:	00bf      	lsls	r7, r7, #2
    74da:	19e3      	adds	r3, r4, r7
    74dc:	3214      	adds	r2, #20
    74de:	00b6      	lsls	r6, r6, #2
    74e0:	9305      	str	r3, [sp, #20]
    74e2:	1993      	adds	r3, r2, r6
    74e4:	9402      	str	r4, [sp, #8]
    74e6:	9306      	str	r3, [sp, #24]
    74e8:	9b06      	ldr	r3, [sp, #24]
    74ea:	429a      	cmp	r2, r3
    74ec:	d311      	bcc.n	7512 <__multiply+0x82>
    74ee:	9b01      	ldr	r3, [sp, #4]
    74f0:	2b00      	cmp	r3, #0
    74f2:	dd06      	ble.n	7502 <__multiply+0x72>
    74f4:	2304      	movs	r3, #4
    74f6:	425b      	negs	r3, r3
    74f8:	449c      	add	ip, r3
    74fa:	4663      	mov	r3, ip
    74fc:	681b      	ldr	r3, [r3, #0]
    74fe:	2b00      	cmp	r3, #0
    7500:	d051      	beq.n	75a6 <__multiply+0x116>
    7502:	9b04      	ldr	r3, [sp, #16]
    7504:	9a01      	ldr	r2, [sp, #4]
    7506:	0018      	movs	r0, r3
    7508:	611a      	str	r2, [r3, #16]
    750a:	b009      	add	sp, #36	; 0x24
    750c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    750e:	c304      	stmia	r3!, {r2}
    7510:	e7de      	b.n	74d0 <__multiply+0x40>
    7512:	8814      	ldrh	r4, [r2, #0]
    7514:	2c00      	cmp	r4, #0
    7516:	d01e      	beq.n	7556 <__multiply+0xc6>
    7518:	2600      	movs	r6, #0
    751a:	9d00      	ldr	r5, [sp, #0]
    751c:	9f02      	ldr	r7, [sp, #8]
    751e:	cf01      	ldmia	r7!, {r0}
    7520:	9507      	str	r5, [sp, #28]
    7522:	cd08      	ldmia	r5!, {r3}
    7524:	9303      	str	r3, [sp, #12]
    7526:	b283      	uxth	r3, r0
    7528:	4363      	muls	r3, r4
    752a:	0019      	movs	r1, r3
    752c:	466b      	mov	r3, sp
    752e:	0c00      	lsrs	r0, r0, #16
    7530:	899b      	ldrh	r3, [r3, #12]
    7532:	4360      	muls	r0, r4
    7534:	18cb      	adds	r3, r1, r3
    7536:	9903      	ldr	r1, [sp, #12]
    7538:	199b      	adds	r3, r3, r6
    753a:	0c09      	lsrs	r1, r1, #16
    753c:	1841      	adds	r1, r0, r1
    753e:	0c18      	lsrs	r0, r3, #16
    7540:	1809      	adds	r1, r1, r0
    7542:	0c0e      	lsrs	r6, r1, #16
    7544:	b29b      	uxth	r3, r3
    7546:	0409      	lsls	r1, r1, #16
    7548:	430b      	orrs	r3, r1
    754a:	9907      	ldr	r1, [sp, #28]
    754c:	600b      	str	r3, [r1, #0]
    754e:	9b05      	ldr	r3, [sp, #20]
    7550:	42bb      	cmp	r3, r7
    7552:	d8e4      	bhi.n	751e <__multiply+0x8e>
    7554:	602e      	str	r6, [r5, #0]
    7556:	6813      	ldr	r3, [r2, #0]
    7558:	0c1b      	lsrs	r3, r3, #16
    755a:	9303      	str	r3, [sp, #12]
    755c:	d01e      	beq.n	759c <__multiply+0x10c>
    755e:	2600      	movs	r6, #0
    7560:	9b00      	ldr	r3, [sp, #0]
    7562:	9c02      	ldr	r4, [sp, #8]
    7564:	681b      	ldr	r3, [r3, #0]
    7566:	9800      	ldr	r0, [sp, #0]
    7568:	0007      	movs	r7, r0
    756a:	8821      	ldrh	r1, [r4, #0]
    756c:	9d03      	ldr	r5, [sp, #12]
    756e:	b29b      	uxth	r3, r3
    7570:	4369      	muls	r1, r5
    7572:	c820      	ldmia	r0!, {r5}
    7574:	0c2d      	lsrs	r5, r5, #16
    7576:	1949      	adds	r1, r1, r5
    7578:	198e      	adds	r6, r1, r6
    757a:	0431      	lsls	r1, r6, #16
    757c:	430b      	orrs	r3, r1
    757e:	603b      	str	r3, [r7, #0]
    7580:	cc08      	ldmia	r4!, {r3}
    7582:	9903      	ldr	r1, [sp, #12]
    7584:	0c1b      	lsrs	r3, r3, #16
    7586:	434b      	muls	r3, r1
    7588:	6879      	ldr	r1, [r7, #4]
    758a:	0c36      	lsrs	r6, r6, #16
    758c:	b289      	uxth	r1, r1
    758e:	185b      	adds	r3, r3, r1
    7590:	9905      	ldr	r1, [sp, #20]
    7592:	199b      	adds	r3, r3, r6
    7594:	0c1e      	lsrs	r6, r3, #16
    7596:	42a1      	cmp	r1, r4
    7598:	d8e6      	bhi.n	7568 <__multiply+0xd8>
    759a:	6003      	str	r3, [r0, #0]
    759c:	9b00      	ldr	r3, [sp, #0]
    759e:	3204      	adds	r2, #4
    75a0:	3304      	adds	r3, #4
    75a2:	9300      	str	r3, [sp, #0]
    75a4:	e7a0      	b.n	74e8 <__multiply+0x58>
    75a6:	9b01      	ldr	r3, [sp, #4]
    75a8:	3b01      	subs	r3, #1
    75aa:	9301      	str	r3, [sp, #4]
    75ac:	e79f      	b.n	74ee <__multiply+0x5e>
	...

000075b0 <__pow5mult>:
    75b0:	2303      	movs	r3, #3
    75b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    75b4:	4013      	ands	r3, r2
    75b6:	0005      	movs	r5, r0
    75b8:	000e      	movs	r6, r1
    75ba:	0014      	movs	r4, r2
    75bc:	2b00      	cmp	r3, #0
    75be:	d008      	beq.n	75d2 <__pow5mult+0x22>
    75c0:	4922      	ldr	r1, [pc, #136]	; (764c <__pow5mult+0x9c>)
    75c2:	3b01      	subs	r3, #1
    75c4:	009a      	lsls	r2, r3, #2
    75c6:	5852      	ldr	r2, [r2, r1]
    75c8:	2300      	movs	r3, #0
    75ca:	0031      	movs	r1, r6
    75cc:	f7ff fed2 	bl	7374 <__multadd>
    75d0:	0006      	movs	r6, r0
    75d2:	10a3      	asrs	r3, r4, #2
    75d4:	9301      	str	r3, [sp, #4]
    75d6:	d036      	beq.n	7646 <__pow5mult+0x96>
    75d8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    75da:	2c00      	cmp	r4, #0
    75dc:	d107      	bne.n	75ee <__pow5mult+0x3e>
    75de:	2010      	movs	r0, #16
    75e0:	f7ff fe62 	bl	72a8 <malloc>
    75e4:	6268      	str	r0, [r5, #36]	; 0x24
    75e6:	6044      	str	r4, [r0, #4]
    75e8:	6084      	str	r4, [r0, #8]
    75ea:	6004      	str	r4, [r0, #0]
    75ec:	60c4      	str	r4, [r0, #12]
    75ee:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    75f0:	68bc      	ldr	r4, [r7, #8]
    75f2:	2c00      	cmp	r4, #0
    75f4:	d107      	bne.n	7606 <__pow5mult+0x56>
    75f6:	4916      	ldr	r1, [pc, #88]	; (7650 <__pow5mult+0xa0>)
    75f8:	0028      	movs	r0, r5
    75fa:	f7ff ff40 	bl	747e <__i2b>
    75fe:	2300      	movs	r3, #0
    7600:	0004      	movs	r4, r0
    7602:	60b8      	str	r0, [r7, #8]
    7604:	6003      	str	r3, [r0, #0]
    7606:	2201      	movs	r2, #1
    7608:	9b01      	ldr	r3, [sp, #4]
    760a:	4213      	tst	r3, r2
    760c:	d00a      	beq.n	7624 <__pow5mult+0x74>
    760e:	0031      	movs	r1, r6
    7610:	0022      	movs	r2, r4
    7612:	0028      	movs	r0, r5
    7614:	f7ff ff3c 	bl	7490 <__multiply>
    7618:	0007      	movs	r7, r0
    761a:	0031      	movs	r1, r6
    761c:	0028      	movs	r0, r5
    761e:	f7ff fe90 	bl	7342 <_Bfree>
    7622:	003e      	movs	r6, r7
    7624:	9b01      	ldr	r3, [sp, #4]
    7626:	105b      	asrs	r3, r3, #1
    7628:	9301      	str	r3, [sp, #4]
    762a:	d00c      	beq.n	7646 <__pow5mult+0x96>
    762c:	6820      	ldr	r0, [r4, #0]
    762e:	2800      	cmp	r0, #0
    7630:	d107      	bne.n	7642 <__pow5mult+0x92>
    7632:	0022      	movs	r2, r4
    7634:	0021      	movs	r1, r4
    7636:	0028      	movs	r0, r5
    7638:	f7ff ff2a 	bl	7490 <__multiply>
    763c:	2300      	movs	r3, #0
    763e:	6020      	str	r0, [r4, #0]
    7640:	6003      	str	r3, [r0, #0]
    7642:	0004      	movs	r4, r0
    7644:	e7df      	b.n	7606 <__pow5mult+0x56>
    7646:	0030      	movs	r0, r6
    7648:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    764a:	46c0      	nop			; (mov r8, r8)
    764c:	0000ad98 	.word	0x0000ad98
    7650:	00000271 	.word	0x00000271

00007654 <__lshift>:
    7654:	b5f0      	push	{r4, r5, r6, r7, lr}
    7656:	000d      	movs	r5, r1
    7658:	0017      	movs	r7, r2
    765a:	692b      	ldr	r3, [r5, #16]
    765c:	1154      	asrs	r4, r2, #5
    765e:	b085      	sub	sp, #20
    7660:	18e3      	adds	r3, r4, r3
    7662:	9302      	str	r3, [sp, #8]
    7664:	3301      	adds	r3, #1
    7666:	9301      	str	r3, [sp, #4]
    7668:	6849      	ldr	r1, [r1, #4]
    766a:	68ab      	ldr	r3, [r5, #8]
    766c:	9003      	str	r0, [sp, #12]
    766e:	9a01      	ldr	r2, [sp, #4]
    7670:	4293      	cmp	r3, r2
    7672:	db34      	blt.n	76de <__lshift+0x8a>
    7674:	9803      	ldr	r0, [sp, #12]
    7676:	f7ff fe2c 	bl	72d2 <_Balloc>
    767a:	2300      	movs	r3, #0
    767c:	0002      	movs	r2, r0
    767e:	0006      	movs	r6, r0
    7680:	0019      	movs	r1, r3
    7682:	3214      	adds	r2, #20
    7684:	42a3      	cmp	r3, r4
    7686:	db2d      	blt.n	76e4 <__lshift+0x90>
    7688:	43e3      	mvns	r3, r4
    768a:	17db      	asrs	r3, r3, #31
    768c:	401c      	ands	r4, r3
    768e:	002b      	movs	r3, r5
    7690:	211f      	movs	r1, #31
    7692:	00a4      	lsls	r4, r4, #2
    7694:	1914      	adds	r4, r2, r4
    7696:	692a      	ldr	r2, [r5, #16]
    7698:	3314      	adds	r3, #20
    769a:	0092      	lsls	r2, r2, #2
    769c:	189a      	adds	r2, r3, r2
    769e:	400f      	ands	r7, r1
    76a0:	d024      	beq.n	76ec <__lshift+0x98>
    76a2:	3101      	adds	r1, #1
    76a4:	1bc9      	subs	r1, r1, r7
    76a6:	468c      	mov	ip, r1
    76a8:	2100      	movs	r1, #0
    76aa:	6818      	ldr	r0, [r3, #0]
    76ac:	40b8      	lsls	r0, r7
    76ae:	4301      	orrs	r1, r0
    76b0:	4660      	mov	r0, ip
    76b2:	6021      	str	r1, [r4, #0]
    76b4:	cb02      	ldmia	r3!, {r1}
    76b6:	3404      	adds	r4, #4
    76b8:	40c1      	lsrs	r1, r0
    76ba:	429a      	cmp	r2, r3
    76bc:	d8f5      	bhi.n	76aa <__lshift+0x56>
    76be:	6021      	str	r1, [r4, #0]
    76c0:	2900      	cmp	r1, #0
    76c2:	d002      	beq.n	76ca <__lshift+0x76>
    76c4:	9b02      	ldr	r3, [sp, #8]
    76c6:	3302      	adds	r3, #2
    76c8:	9301      	str	r3, [sp, #4]
    76ca:	9b01      	ldr	r3, [sp, #4]
    76cc:	9803      	ldr	r0, [sp, #12]
    76ce:	3b01      	subs	r3, #1
    76d0:	6133      	str	r3, [r6, #16]
    76d2:	0029      	movs	r1, r5
    76d4:	f7ff fe35 	bl	7342 <_Bfree>
    76d8:	0030      	movs	r0, r6
    76da:	b005      	add	sp, #20
    76dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76de:	3101      	adds	r1, #1
    76e0:	005b      	lsls	r3, r3, #1
    76e2:	e7c4      	b.n	766e <__lshift+0x1a>
    76e4:	0098      	lsls	r0, r3, #2
    76e6:	5011      	str	r1, [r2, r0]
    76e8:	3301      	adds	r3, #1
    76ea:	e7cb      	b.n	7684 <__lshift+0x30>
    76ec:	cb02      	ldmia	r3!, {r1}
    76ee:	c402      	stmia	r4!, {r1}
    76f0:	429a      	cmp	r2, r3
    76f2:	d8fb      	bhi.n	76ec <__lshift+0x98>
    76f4:	e7e9      	b.n	76ca <__lshift+0x76>

000076f6 <__mcmp>:
    76f6:	690a      	ldr	r2, [r1, #16]
    76f8:	6903      	ldr	r3, [r0, #16]
    76fa:	b530      	push	{r4, r5, lr}
    76fc:	1a9b      	subs	r3, r3, r2
    76fe:	d10e      	bne.n	771e <__mcmp+0x28>
    7700:	0092      	lsls	r2, r2, #2
    7702:	3014      	adds	r0, #20
    7704:	3114      	adds	r1, #20
    7706:	1884      	adds	r4, r0, r2
    7708:	1889      	adds	r1, r1, r2
    770a:	3c04      	subs	r4, #4
    770c:	3904      	subs	r1, #4
    770e:	6822      	ldr	r2, [r4, #0]
    7710:	680d      	ldr	r5, [r1, #0]
    7712:	42aa      	cmp	r2, r5
    7714:	d005      	beq.n	7722 <__mcmp+0x2c>
    7716:	42aa      	cmp	r2, r5
    7718:	4192      	sbcs	r2, r2
    771a:	2301      	movs	r3, #1
    771c:	4313      	orrs	r3, r2
    771e:	0018      	movs	r0, r3
    7720:	bd30      	pop	{r4, r5, pc}
    7722:	42a0      	cmp	r0, r4
    7724:	d3f1      	bcc.n	770a <__mcmp+0x14>
    7726:	e7fa      	b.n	771e <__mcmp+0x28>

00007728 <__mdiff>:
    7728:	b5f0      	push	{r4, r5, r6, r7, lr}
    772a:	000d      	movs	r5, r1
    772c:	b085      	sub	sp, #20
    772e:	0007      	movs	r7, r0
    7730:	0011      	movs	r1, r2
    7732:	0028      	movs	r0, r5
    7734:	0014      	movs	r4, r2
    7736:	f7ff ffde 	bl	76f6 <__mcmp>
    773a:	1e06      	subs	r6, r0, #0
    773c:	d108      	bne.n	7750 <__mdiff+0x28>
    773e:	0001      	movs	r1, r0
    7740:	0038      	movs	r0, r7
    7742:	f7ff fdc6 	bl	72d2 <_Balloc>
    7746:	2301      	movs	r3, #1
    7748:	6146      	str	r6, [r0, #20]
    774a:	6103      	str	r3, [r0, #16]
    774c:	b005      	add	sp, #20
    774e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7750:	2301      	movs	r3, #1
    7752:	9301      	str	r3, [sp, #4]
    7754:	2800      	cmp	r0, #0
    7756:	db04      	blt.n	7762 <__mdiff+0x3a>
    7758:	0023      	movs	r3, r4
    775a:	002c      	movs	r4, r5
    775c:	001d      	movs	r5, r3
    775e:	2300      	movs	r3, #0
    7760:	9301      	str	r3, [sp, #4]
    7762:	6861      	ldr	r1, [r4, #4]
    7764:	0038      	movs	r0, r7
    7766:	f7ff fdb4 	bl	72d2 <_Balloc>
    776a:	002f      	movs	r7, r5
    776c:	2200      	movs	r2, #0
    776e:	9b01      	ldr	r3, [sp, #4]
    7770:	6926      	ldr	r6, [r4, #16]
    7772:	60c3      	str	r3, [r0, #12]
    7774:	3414      	adds	r4, #20
    7776:	00b3      	lsls	r3, r6, #2
    7778:	18e3      	adds	r3, r4, r3
    777a:	9302      	str	r3, [sp, #8]
    777c:	692b      	ldr	r3, [r5, #16]
    777e:	3714      	adds	r7, #20
    7780:	009b      	lsls	r3, r3, #2
    7782:	18fb      	adds	r3, r7, r3
    7784:	9303      	str	r3, [sp, #12]
    7786:	0003      	movs	r3, r0
    7788:	4694      	mov	ip, r2
    778a:	3314      	adds	r3, #20
    778c:	cc20      	ldmia	r4!, {r5}
    778e:	cf04      	ldmia	r7!, {r2}
    7790:	9201      	str	r2, [sp, #4]
    7792:	b2aa      	uxth	r2, r5
    7794:	4494      	add	ip, r2
    7796:	466a      	mov	r2, sp
    7798:	4661      	mov	r1, ip
    779a:	8892      	ldrh	r2, [r2, #4]
    779c:	0c2d      	lsrs	r5, r5, #16
    779e:	1a8a      	subs	r2, r1, r2
    77a0:	9901      	ldr	r1, [sp, #4]
    77a2:	0c09      	lsrs	r1, r1, #16
    77a4:	1a69      	subs	r1, r5, r1
    77a6:	1415      	asrs	r5, r2, #16
    77a8:	1949      	adds	r1, r1, r5
    77aa:	140d      	asrs	r5, r1, #16
    77ac:	b292      	uxth	r2, r2
    77ae:	0409      	lsls	r1, r1, #16
    77b0:	430a      	orrs	r2, r1
    77b2:	601a      	str	r2, [r3, #0]
    77b4:	9a03      	ldr	r2, [sp, #12]
    77b6:	46ac      	mov	ip, r5
    77b8:	3304      	adds	r3, #4
    77ba:	42ba      	cmp	r2, r7
    77bc:	d8e6      	bhi.n	778c <__mdiff+0x64>
    77be:	9902      	ldr	r1, [sp, #8]
    77c0:	001a      	movs	r2, r3
    77c2:	428c      	cmp	r4, r1
    77c4:	d305      	bcc.n	77d2 <__mdiff+0xaa>
    77c6:	3a04      	subs	r2, #4
    77c8:	6813      	ldr	r3, [r2, #0]
    77ca:	2b00      	cmp	r3, #0
    77cc:	d00e      	beq.n	77ec <__mdiff+0xc4>
    77ce:	6106      	str	r6, [r0, #16]
    77d0:	e7bc      	b.n	774c <__mdiff+0x24>
    77d2:	cc04      	ldmia	r4!, {r2}
    77d4:	b291      	uxth	r1, r2
    77d6:	4461      	add	r1, ip
    77d8:	140d      	asrs	r5, r1, #16
    77da:	0c12      	lsrs	r2, r2, #16
    77dc:	1952      	adds	r2, r2, r5
    77de:	1415      	asrs	r5, r2, #16
    77e0:	b289      	uxth	r1, r1
    77e2:	0412      	lsls	r2, r2, #16
    77e4:	430a      	orrs	r2, r1
    77e6:	46ac      	mov	ip, r5
    77e8:	c304      	stmia	r3!, {r2}
    77ea:	e7e8      	b.n	77be <__mdiff+0x96>
    77ec:	3e01      	subs	r6, #1
    77ee:	e7ea      	b.n	77c6 <__mdiff+0x9e>

000077f0 <__d2b>:
    77f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    77f2:	001d      	movs	r5, r3
    77f4:	2101      	movs	r1, #1
    77f6:	9f08      	ldr	r7, [sp, #32]
    77f8:	0014      	movs	r4, r2
    77fa:	f7ff fd6a 	bl	72d2 <_Balloc>
    77fe:	032b      	lsls	r3, r5, #12
    7800:	006d      	lsls	r5, r5, #1
    7802:	0006      	movs	r6, r0
    7804:	0b1b      	lsrs	r3, r3, #12
    7806:	0d6d      	lsrs	r5, r5, #21
    7808:	d124      	bne.n	7854 <__d2b+0x64>
    780a:	9301      	str	r3, [sp, #4]
    780c:	2c00      	cmp	r4, #0
    780e:	d027      	beq.n	7860 <__d2b+0x70>
    7810:	4668      	mov	r0, sp
    7812:	9400      	str	r4, [sp, #0]
    7814:	f7ff fe04 	bl	7420 <__lo0bits>
    7818:	9c00      	ldr	r4, [sp, #0]
    781a:	2800      	cmp	r0, #0
    781c:	d01e      	beq.n	785c <__d2b+0x6c>
    781e:	9b01      	ldr	r3, [sp, #4]
    7820:	2120      	movs	r1, #32
    7822:	001a      	movs	r2, r3
    7824:	1a09      	subs	r1, r1, r0
    7826:	408a      	lsls	r2, r1
    7828:	40c3      	lsrs	r3, r0
    782a:	4322      	orrs	r2, r4
    782c:	6172      	str	r2, [r6, #20]
    782e:	9301      	str	r3, [sp, #4]
    7830:	9c01      	ldr	r4, [sp, #4]
    7832:	61b4      	str	r4, [r6, #24]
    7834:	1e63      	subs	r3, r4, #1
    7836:	419c      	sbcs	r4, r3
    7838:	3401      	adds	r4, #1
    783a:	6134      	str	r4, [r6, #16]
    783c:	2d00      	cmp	r5, #0
    783e:	d018      	beq.n	7872 <__d2b+0x82>
    7840:	4b12      	ldr	r3, [pc, #72]	; (788c <__d2b+0x9c>)
    7842:	18ed      	adds	r5, r5, r3
    7844:	2335      	movs	r3, #53	; 0x35
    7846:	182d      	adds	r5, r5, r0
    7848:	603d      	str	r5, [r7, #0]
    784a:	1a18      	subs	r0, r3, r0
    784c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    784e:	6018      	str	r0, [r3, #0]
    7850:	0030      	movs	r0, r6
    7852:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7854:	2280      	movs	r2, #128	; 0x80
    7856:	0352      	lsls	r2, r2, #13
    7858:	4313      	orrs	r3, r2
    785a:	e7d6      	b.n	780a <__d2b+0x1a>
    785c:	6174      	str	r4, [r6, #20]
    785e:	e7e7      	b.n	7830 <__d2b+0x40>
    7860:	a801      	add	r0, sp, #4
    7862:	f7ff fddd 	bl	7420 <__lo0bits>
    7866:	2401      	movs	r4, #1
    7868:	9b01      	ldr	r3, [sp, #4]
    786a:	6134      	str	r4, [r6, #16]
    786c:	6173      	str	r3, [r6, #20]
    786e:	3020      	adds	r0, #32
    7870:	e7e4      	b.n	783c <__d2b+0x4c>
    7872:	4b07      	ldr	r3, [pc, #28]	; (7890 <__d2b+0xa0>)
    7874:	18c0      	adds	r0, r0, r3
    7876:	4b07      	ldr	r3, [pc, #28]	; (7894 <__d2b+0xa4>)
    7878:	6038      	str	r0, [r7, #0]
    787a:	18e3      	adds	r3, r4, r3
    787c:	009b      	lsls	r3, r3, #2
    787e:	18f3      	adds	r3, r6, r3
    7880:	6958      	ldr	r0, [r3, #20]
    7882:	f7ff fdb3 	bl	73ec <__hi0bits>
    7886:	0164      	lsls	r4, r4, #5
    7888:	1a20      	subs	r0, r4, r0
    788a:	e7df      	b.n	784c <__d2b+0x5c>
    788c:	fffffbcd 	.word	0xfffffbcd
    7890:	fffffbce 	.word	0xfffffbce
    7894:	3fffffff 	.word	0x3fffffff

00007898 <_calloc_r>:
    7898:	434a      	muls	r2, r1
    789a:	b570      	push	{r4, r5, r6, lr}
    789c:	0011      	movs	r1, r2
    789e:	0014      	movs	r4, r2
    78a0:	f000 f852 	bl	7948 <_malloc_r>
    78a4:	1e05      	subs	r5, r0, #0
    78a6:	d003      	beq.n	78b0 <_calloc_r+0x18>
    78a8:	0022      	movs	r2, r4
    78aa:	2100      	movs	r1, #0
    78ac:	f7fd fdb9 	bl	5422 <memset>
    78b0:	0028      	movs	r0, r5
    78b2:	bd70      	pop	{r4, r5, r6, pc}

000078b4 <_free_r>:
    78b4:	b570      	push	{r4, r5, r6, lr}
    78b6:	0005      	movs	r5, r0
    78b8:	2900      	cmp	r1, #0
    78ba:	d010      	beq.n	78de <_free_r+0x2a>
    78bc:	1f0c      	subs	r4, r1, #4
    78be:	6823      	ldr	r3, [r4, #0]
    78c0:	2b00      	cmp	r3, #0
    78c2:	da00      	bge.n	78c6 <_free_r+0x12>
    78c4:	18e4      	adds	r4, r4, r3
    78c6:	0028      	movs	r0, r5
    78c8:	f000 fae4 	bl	7e94 <__malloc_lock>
    78cc:	4a1d      	ldr	r2, [pc, #116]	; (7944 <_free_r+0x90>)
    78ce:	6813      	ldr	r3, [r2, #0]
    78d0:	2b00      	cmp	r3, #0
    78d2:	d105      	bne.n	78e0 <_free_r+0x2c>
    78d4:	6063      	str	r3, [r4, #4]
    78d6:	6014      	str	r4, [r2, #0]
    78d8:	0028      	movs	r0, r5
    78da:	f000 fadc 	bl	7e96 <__malloc_unlock>
    78de:	bd70      	pop	{r4, r5, r6, pc}
    78e0:	42a3      	cmp	r3, r4
    78e2:	d909      	bls.n	78f8 <_free_r+0x44>
    78e4:	6821      	ldr	r1, [r4, #0]
    78e6:	1860      	adds	r0, r4, r1
    78e8:	4283      	cmp	r3, r0
    78ea:	d1f3      	bne.n	78d4 <_free_r+0x20>
    78ec:	6818      	ldr	r0, [r3, #0]
    78ee:	685b      	ldr	r3, [r3, #4]
    78f0:	1841      	adds	r1, r0, r1
    78f2:	6021      	str	r1, [r4, #0]
    78f4:	e7ee      	b.n	78d4 <_free_r+0x20>
    78f6:	0013      	movs	r3, r2
    78f8:	685a      	ldr	r2, [r3, #4]
    78fa:	2a00      	cmp	r2, #0
    78fc:	d001      	beq.n	7902 <_free_r+0x4e>
    78fe:	42a2      	cmp	r2, r4
    7900:	d9f9      	bls.n	78f6 <_free_r+0x42>
    7902:	6819      	ldr	r1, [r3, #0]
    7904:	1858      	adds	r0, r3, r1
    7906:	42a0      	cmp	r0, r4
    7908:	d10b      	bne.n	7922 <_free_r+0x6e>
    790a:	6820      	ldr	r0, [r4, #0]
    790c:	1809      	adds	r1, r1, r0
    790e:	1858      	adds	r0, r3, r1
    7910:	6019      	str	r1, [r3, #0]
    7912:	4282      	cmp	r2, r0
    7914:	d1e0      	bne.n	78d8 <_free_r+0x24>
    7916:	6810      	ldr	r0, [r2, #0]
    7918:	6852      	ldr	r2, [r2, #4]
    791a:	1841      	adds	r1, r0, r1
    791c:	6019      	str	r1, [r3, #0]
    791e:	605a      	str	r2, [r3, #4]
    7920:	e7da      	b.n	78d8 <_free_r+0x24>
    7922:	42a0      	cmp	r0, r4
    7924:	d902      	bls.n	792c <_free_r+0x78>
    7926:	230c      	movs	r3, #12
    7928:	602b      	str	r3, [r5, #0]
    792a:	e7d5      	b.n	78d8 <_free_r+0x24>
    792c:	6821      	ldr	r1, [r4, #0]
    792e:	1860      	adds	r0, r4, r1
    7930:	4282      	cmp	r2, r0
    7932:	d103      	bne.n	793c <_free_r+0x88>
    7934:	6810      	ldr	r0, [r2, #0]
    7936:	6852      	ldr	r2, [r2, #4]
    7938:	1841      	adds	r1, r0, r1
    793a:	6021      	str	r1, [r4, #0]
    793c:	6062      	str	r2, [r4, #4]
    793e:	605c      	str	r4, [r3, #4]
    7940:	e7ca      	b.n	78d8 <_free_r+0x24>
    7942:	46c0      	nop			; (mov r8, r8)
    7944:	200008b8 	.word	0x200008b8

00007948 <_malloc_r>:
    7948:	2303      	movs	r3, #3
    794a:	b570      	push	{r4, r5, r6, lr}
    794c:	1ccd      	adds	r5, r1, #3
    794e:	439d      	bics	r5, r3
    7950:	3508      	adds	r5, #8
    7952:	0006      	movs	r6, r0
    7954:	2d0c      	cmp	r5, #12
    7956:	d21e      	bcs.n	7996 <_malloc_r+0x4e>
    7958:	250c      	movs	r5, #12
    795a:	42a9      	cmp	r1, r5
    795c:	d81d      	bhi.n	799a <_malloc_r+0x52>
    795e:	0030      	movs	r0, r6
    7960:	f000 fa98 	bl	7e94 <__malloc_lock>
    7964:	4a25      	ldr	r2, [pc, #148]	; (79fc <_malloc_r+0xb4>)
    7966:	6814      	ldr	r4, [r2, #0]
    7968:	0021      	movs	r1, r4
    796a:	2900      	cmp	r1, #0
    796c:	d119      	bne.n	79a2 <_malloc_r+0x5a>
    796e:	4c24      	ldr	r4, [pc, #144]	; (7a00 <_malloc_r+0xb8>)
    7970:	6823      	ldr	r3, [r4, #0]
    7972:	2b00      	cmp	r3, #0
    7974:	d103      	bne.n	797e <_malloc_r+0x36>
    7976:	0030      	movs	r0, r6
    7978:	f000 f9be 	bl	7cf8 <_sbrk_r>
    797c:	6020      	str	r0, [r4, #0]
    797e:	0029      	movs	r1, r5
    7980:	0030      	movs	r0, r6
    7982:	f000 f9b9 	bl	7cf8 <_sbrk_r>
    7986:	1c43      	adds	r3, r0, #1
    7988:	d12c      	bne.n	79e4 <_malloc_r+0x9c>
    798a:	230c      	movs	r3, #12
    798c:	0030      	movs	r0, r6
    798e:	6033      	str	r3, [r6, #0]
    7990:	f000 fa81 	bl	7e96 <__malloc_unlock>
    7994:	e003      	b.n	799e <_malloc_r+0x56>
    7996:	2d00      	cmp	r5, #0
    7998:	dadf      	bge.n	795a <_malloc_r+0x12>
    799a:	230c      	movs	r3, #12
    799c:	6033      	str	r3, [r6, #0]
    799e:	2000      	movs	r0, #0
    79a0:	bd70      	pop	{r4, r5, r6, pc}
    79a2:	680b      	ldr	r3, [r1, #0]
    79a4:	1b5b      	subs	r3, r3, r5
    79a6:	d41a      	bmi.n	79de <_malloc_r+0x96>
    79a8:	2b0b      	cmp	r3, #11
    79aa:	d903      	bls.n	79b4 <_malloc_r+0x6c>
    79ac:	600b      	str	r3, [r1, #0]
    79ae:	18cc      	adds	r4, r1, r3
    79b0:	6025      	str	r5, [r4, #0]
    79b2:	e003      	b.n	79bc <_malloc_r+0x74>
    79b4:	428c      	cmp	r4, r1
    79b6:	d10e      	bne.n	79d6 <_malloc_r+0x8e>
    79b8:	6863      	ldr	r3, [r4, #4]
    79ba:	6013      	str	r3, [r2, #0]
    79bc:	0030      	movs	r0, r6
    79be:	f000 fa6a 	bl	7e96 <__malloc_unlock>
    79c2:	0020      	movs	r0, r4
    79c4:	2207      	movs	r2, #7
    79c6:	300b      	adds	r0, #11
    79c8:	1d23      	adds	r3, r4, #4
    79ca:	4390      	bics	r0, r2
    79cc:	1ac3      	subs	r3, r0, r3
    79ce:	d0e7      	beq.n	79a0 <_malloc_r+0x58>
    79d0:	425a      	negs	r2, r3
    79d2:	50e2      	str	r2, [r4, r3]
    79d4:	e7e4      	b.n	79a0 <_malloc_r+0x58>
    79d6:	684b      	ldr	r3, [r1, #4]
    79d8:	6063      	str	r3, [r4, #4]
    79da:	000c      	movs	r4, r1
    79dc:	e7ee      	b.n	79bc <_malloc_r+0x74>
    79de:	000c      	movs	r4, r1
    79e0:	6849      	ldr	r1, [r1, #4]
    79e2:	e7c2      	b.n	796a <_malloc_r+0x22>
    79e4:	2303      	movs	r3, #3
    79e6:	1cc4      	adds	r4, r0, #3
    79e8:	439c      	bics	r4, r3
    79ea:	42a0      	cmp	r0, r4
    79ec:	d0e0      	beq.n	79b0 <_malloc_r+0x68>
    79ee:	1a21      	subs	r1, r4, r0
    79f0:	0030      	movs	r0, r6
    79f2:	f000 f981 	bl	7cf8 <_sbrk_r>
    79f6:	1c43      	adds	r3, r0, #1
    79f8:	d1da      	bne.n	79b0 <_malloc_r+0x68>
    79fa:	e7c6      	b.n	798a <_malloc_r+0x42>
    79fc:	200008b8 	.word	0x200008b8
    7a00:	200008bc 	.word	0x200008bc

00007a04 <__sfputc_r>:
    7a04:	6893      	ldr	r3, [r2, #8]
    7a06:	b510      	push	{r4, lr}
    7a08:	3b01      	subs	r3, #1
    7a0a:	6093      	str	r3, [r2, #8]
    7a0c:	2b00      	cmp	r3, #0
    7a0e:	da05      	bge.n	7a1c <__sfputc_r+0x18>
    7a10:	6994      	ldr	r4, [r2, #24]
    7a12:	42a3      	cmp	r3, r4
    7a14:	db08      	blt.n	7a28 <__sfputc_r+0x24>
    7a16:	b2cb      	uxtb	r3, r1
    7a18:	2b0a      	cmp	r3, #10
    7a1a:	d005      	beq.n	7a28 <__sfputc_r+0x24>
    7a1c:	6813      	ldr	r3, [r2, #0]
    7a1e:	1c58      	adds	r0, r3, #1
    7a20:	6010      	str	r0, [r2, #0]
    7a22:	7019      	strb	r1, [r3, #0]
    7a24:	b2c8      	uxtb	r0, r1
    7a26:	bd10      	pop	{r4, pc}
    7a28:	f7fe fb06 	bl	6038 <__swbuf_r>
    7a2c:	e7fb      	b.n	7a26 <__sfputc_r+0x22>

00007a2e <__sfputs_r>:
    7a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a30:	0006      	movs	r6, r0
    7a32:	000f      	movs	r7, r1
    7a34:	0014      	movs	r4, r2
    7a36:	18d5      	adds	r5, r2, r3
    7a38:	42ac      	cmp	r4, r5
    7a3a:	d101      	bne.n	7a40 <__sfputs_r+0x12>
    7a3c:	2000      	movs	r0, #0
    7a3e:	e007      	b.n	7a50 <__sfputs_r+0x22>
    7a40:	7821      	ldrb	r1, [r4, #0]
    7a42:	003a      	movs	r2, r7
    7a44:	0030      	movs	r0, r6
    7a46:	f7ff ffdd 	bl	7a04 <__sfputc_r>
    7a4a:	3401      	adds	r4, #1
    7a4c:	1c43      	adds	r3, r0, #1
    7a4e:	d1f3      	bne.n	7a38 <__sfputs_r+0xa>
    7a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007a54 <_vfiprintf_r>:
    7a54:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a56:	b09f      	sub	sp, #124	; 0x7c
    7a58:	0006      	movs	r6, r0
    7a5a:	000f      	movs	r7, r1
    7a5c:	0014      	movs	r4, r2
    7a5e:	9305      	str	r3, [sp, #20]
    7a60:	2800      	cmp	r0, #0
    7a62:	d004      	beq.n	7a6e <_vfiprintf_r+0x1a>
    7a64:	6983      	ldr	r3, [r0, #24]
    7a66:	2b00      	cmp	r3, #0
    7a68:	d101      	bne.n	7a6e <_vfiprintf_r+0x1a>
    7a6a:	f7ff fb15 	bl	7098 <__sinit>
    7a6e:	4b7f      	ldr	r3, [pc, #508]	; (7c6c <_vfiprintf_r+0x218>)
    7a70:	429f      	cmp	r7, r3
    7a72:	d15c      	bne.n	7b2e <_vfiprintf_r+0xda>
    7a74:	6877      	ldr	r7, [r6, #4]
    7a76:	89bb      	ldrh	r3, [r7, #12]
    7a78:	071b      	lsls	r3, r3, #28
    7a7a:	d562      	bpl.n	7b42 <_vfiprintf_r+0xee>
    7a7c:	693b      	ldr	r3, [r7, #16]
    7a7e:	2b00      	cmp	r3, #0
    7a80:	d05f      	beq.n	7b42 <_vfiprintf_r+0xee>
    7a82:	2300      	movs	r3, #0
    7a84:	ad06      	add	r5, sp, #24
    7a86:	616b      	str	r3, [r5, #20]
    7a88:	3320      	adds	r3, #32
    7a8a:	766b      	strb	r3, [r5, #25]
    7a8c:	3310      	adds	r3, #16
    7a8e:	76ab      	strb	r3, [r5, #26]
    7a90:	9402      	str	r4, [sp, #8]
    7a92:	9c02      	ldr	r4, [sp, #8]
    7a94:	7823      	ldrb	r3, [r4, #0]
    7a96:	2b00      	cmp	r3, #0
    7a98:	d15d      	bne.n	7b56 <_vfiprintf_r+0x102>
    7a9a:	9b02      	ldr	r3, [sp, #8]
    7a9c:	1ae3      	subs	r3, r4, r3
    7a9e:	9304      	str	r3, [sp, #16]
    7aa0:	d00d      	beq.n	7abe <_vfiprintf_r+0x6a>
    7aa2:	9b04      	ldr	r3, [sp, #16]
    7aa4:	9a02      	ldr	r2, [sp, #8]
    7aa6:	0039      	movs	r1, r7
    7aa8:	0030      	movs	r0, r6
    7aaa:	f7ff ffc0 	bl	7a2e <__sfputs_r>
    7aae:	1c43      	adds	r3, r0, #1
    7ab0:	d100      	bne.n	7ab4 <_vfiprintf_r+0x60>
    7ab2:	e0cc      	b.n	7c4e <_vfiprintf_r+0x1fa>
    7ab4:	696a      	ldr	r2, [r5, #20]
    7ab6:	9b04      	ldr	r3, [sp, #16]
    7ab8:	4694      	mov	ip, r2
    7aba:	4463      	add	r3, ip
    7abc:	616b      	str	r3, [r5, #20]
    7abe:	7823      	ldrb	r3, [r4, #0]
    7ac0:	2b00      	cmp	r3, #0
    7ac2:	d100      	bne.n	7ac6 <_vfiprintf_r+0x72>
    7ac4:	e0c3      	b.n	7c4e <_vfiprintf_r+0x1fa>
    7ac6:	2201      	movs	r2, #1
    7ac8:	2300      	movs	r3, #0
    7aca:	4252      	negs	r2, r2
    7acc:	606a      	str	r2, [r5, #4]
    7ace:	a902      	add	r1, sp, #8
    7ad0:	3254      	adds	r2, #84	; 0x54
    7ad2:	1852      	adds	r2, r2, r1
    7ad4:	3401      	adds	r4, #1
    7ad6:	602b      	str	r3, [r5, #0]
    7ad8:	60eb      	str	r3, [r5, #12]
    7ada:	60ab      	str	r3, [r5, #8]
    7adc:	7013      	strb	r3, [r2, #0]
    7ade:	65ab      	str	r3, [r5, #88]	; 0x58
    7ae0:	7821      	ldrb	r1, [r4, #0]
    7ae2:	2205      	movs	r2, #5
    7ae4:	4862      	ldr	r0, [pc, #392]	; (7c70 <_vfiprintf_r+0x21c>)
    7ae6:	f7ff fbe9 	bl	72bc <memchr>
    7aea:	1c63      	adds	r3, r4, #1
    7aec:	469c      	mov	ip, r3
    7aee:	2800      	cmp	r0, #0
    7af0:	d135      	bne.n	7b5e <_vfiprintf_r+0x10a>
    7af2:	6829      	ldr	r1, [r5, #0]
    7af4:	06cb      	lsls	r3, r1, #27
    7af6:	d504      	bpl.n	7b02 <_vfiprintf_r+0xae>
    7af8:	2353      	movs	r3, #83	; 0x53
    7afa:	aa02      	add	r2, sp, #8
    7afc:	3020      	adds	r0, #32
    7afe:	189b      	adds	r3, r3, r2
    7b00:	7018      	strb	r0, [r3, #0]
    7b02:	070b      	lsls	r3, r1, #28
    7b04:	d504      	bpl.n	7b10 <_vfiprintf_r+0xbc>
    7b06:	2353      	movs	r3, #83	; 0x53
    7b08:	202b      	movs	r0, #43	; 0x2b
    7b0a:	aa02      	add	r2, sp, #8
    7b0c:	189b      	adds	r3, r3, r2
    7b0e:	7018      	strb	r0, [r3, #0]
    7b10:	7823      	ldrb	r3, [r4, #0]
    7b12:	2b2a      	cmp	r3, #42	; 0x2a
    7b14:	d02c      	beq.n	7b70 <_vfiprintf_r+0x11c>
    7b16:	2000      	movs	r0, #0
    7b18:	210a      	movs	r1, #10
    7b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7b1c:	7822      	ldrb	r2, [r4, #0]
    7b1e:	3a30      	subs	r2, #48	; 0x30
    7b20:	2a09      	cmp	r2, #9
    7b22:	d800      	bhi.n	7b26 <_vfiprintf_r+0xd2>
    7b24:	e06b      	b.n	7bfe <_vfiprintf_r+0x1aa>
    7b26:	2800      	cmp	r0, #0
    7b28:	d02a      	beq.n	7b80 <_vfiprintf_r+0x12c>
    7b2a:	9309      	str	r3, [sp, #36]	; 0x24
    7b2c:	e028      	b.n	7b80 <_vfiprintf_r+0x12c>
    7b2e:	4b51      	ldr	r3, [pc, #324]	; (7c74 <_vfiprintf_r+0x220>)
    7b30:	429f      	cmp	r7, r3
    7b32:	d101      	bne.n	7b38 <_vfiprintf_r+0xe4>
    7b34:	68b7      	ldr	r7, [r6, #8]
    7b36:	e79e      	b.n	7a76 <_vfiprintf_r+0x22>
    7b38:	4b4f      	ldr	r3, [pc, #316]	; (7c78 <_vfiprintf_r+0x224>)
    7b3a:	429f      	cmp	r7, r3
    7b3c:	d19b      	bne.n	7a76 <_vfiprintf_r+0x22>
    7b3e:	68f7      	ldr	r7, [r6, #12]
    7b40:	e799      	b.n	7a76 <_vfiprintf_r+0x22>
    7b42:	0039      	movs	r1, r7
    7b44:	0030      	movs	r0, r6
    7b46:	f7fe facd 	bl	60e4 <__swsetup_r>
    7b4a:	2800      	cmp	r0, #0
    7b4c:	d099      	beq.n	7a82 <_vfiprintf_r+0x2e>
    7b4e:	2001      	movs	r0, #1
    7b50:	4240      	negs	r0, r0
    7b52:	b01f      	add	sp, #124	; 0x7c
    7b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b56:	2b25      	cmp	r3, #37	; 0x25
    7b58:	d09f      	beq.n	7a9a <_vfiprintf_r+0x46>
    7b5a:	3401      	adds	r4, #1
    7b5c:	e79a      	b.n	7a94 <_vfiprintf_r+0x40>
    7b5e:	4b44      	ldr	r3, [pc, #272]	; (7c70 <_vfiprintf_r+0x21c>)
    7b60:	6829      	ldr	r1, [r5, #0]
    7b62:	1ac0      	subs	r0, r0, r3
    7b64:	2301      	movs	r3, #1
    7b66:	4083      	lsls	r3, r0
    7b68:	430b      	orrs	r3, r1
    7b6a:	602b      	str	r3, [r5, #0]
    7b6c:	4664      	mov	r4, ip
    7b6e:	e7b7      	b.n	7ae0 <_vfiprintf_r+0x8c>
    7b70:	9b05      	ldr	r3, [sp, #20]
    7b72:	1d18      	adds	r0, r3, #4
    7b74:	681b      	ldr	r3, [r3, #0]
    7b76:	9005      	str	r0, [sp, #20]
    7b78:	2b00      	cmp	r3, #0
    7b7a:	db3a      	blt.n	7bf2 <_vfiprintf_r+0x19e>
    7b7c:	9309      	str	r3, [sp, #36]	; 0x24
    7b7e:	4664      	mov	r4, ip
    7b80:	7823      	ldrb	r3, [r4, #0]
    7b82:	2b2e      	cmp	r3, #46	; 0x2e
    7b84:	d10b      	bne.n	7b9e <_vfiprintf_r+0x14a>
    7b86:	7863      	ldrb	r3, [r4, #1]
    7b88:	1c62      	adds	r2, r4, #1
    7b8a:	2b2a      	cmp	r3, #42	; 0x2a
    7b8c:	d13f      	bne.n	7c0e <_vfiprintf_r+0x1ba>
    7b8e:	9b05      	ldr	r3, [sp, #20]
    7b90:	3402      	adds	r4, #2
    7b92:	1d1a      	adds	r2, r3, #4
    7b94:	681b      	ldr	r3, [r3, #0]
    7b96:	9205      	str	r2, [sp, #20]
    7b98:	2b00      	cmp	r3, #0
    7b9a:	db35      	blt.n	7c08 <_vfiprintf_r+0x1b4>
    7b9c:	9307      	str	r3, [sp, #28]
    7b9e:	7821      	ldrb	r1, [r4, #0]
    7ba0:	2203      	movs	r2, #3
    7ba2:	4836      	ldr	r0, [pc, #216]	; (7c7c <_vfiprintf_r+0x228>)
    7ba4:	f7ff fb8a 	bl	72bc <memchr>
    7ba8:	2800      	cmp	r0, #0
    7baa:	d007      	beq.n	7bbc <_vfiprintf_r+0x168>
    7bac:	4b33      	ldr	r3, [pc, #204]	; (7c7c <_vfiprintf_r+0x228>)
    7bae:	682a      	ldr	r2, [r5, #0]
    7bb0:	1ac0      	subs	r0, r0, r3
    7bb2:	2340      	movs	r3, #64	; 0x40
    7bb4:	4083      	lsls	r3, r0
    7bb6:	4313      	orrs	r3, r2
    7bb8:	602b      	str	r3, [r5, #0]
    7bba:	3401      	adds	r4, #1
    7bbc:	7821      	ldrb	r1, [r4, #0]
    7bbe:	1c63      	adds	r3, r4, #1
    7bc0:	2206      	movs	r2, #6
    7bc2:	482f      	ldr	r0, [pc, #188]	; (7c80 <_vfiprintf_r+0x22c>)
    7bc4:	9302      	str	r3, [sp, #8]
    7bc6:	7629      	strb	r1, [r5, #24]
    7bc8:	f7ff fb78 	bl	72bc <memchr>
    7bcc:	2800      	cmp	r0, #0
    7bce:	d044      	beq.n	7c5a <_vfiprintf_r+0x206>
    7bd0:	4b2c      	ldr	r3, [pc, #176]	; (7c84 <_vfiprintf_r+0x230>)
    7bd2:	2b00      	cmp	r3, #0
    7bd4:	d12f      	bne.n	7c36 <_vfiprintf_r+0x1e2>
    7bd6:	6829      	ldr	r1, [r5, #0]
    7bd8:	9b05      	ldr	r3, [sp, #20]
    7bda:	2207      	movs	r2, #7
    7bdc:	05c9      	lsls	r1, r1, #23
    7bde:	d528      	bpl.n	7c32 <_vfiprintf_r+0x1de>
    7be0:	189b      	adds	r3, r3, r2
    7be2:	4393      	bics	r3, r2
    7be4:	3308      	adds	r3, #8
    7be6:	9305      	str	r3, [sp, #20]
    7be8:	696b      	ldr	r3, [r5, #20]
    7bea:	9a03      	ldr	r2, [sp, #12]
    7bec:	189b      	adds	r3, r3, r2
    7bee:	616b      	str	r3, [r5, #20]
    7bf0:	e74f      	b.n	7a92 <_vfiprintf_r+0x3e>
    7bf2:	425b      	negs	r3, r3
    7bf4:	60eb      	str	r3, [r5, #12]
    7bf6:	2302      	movs	r3, #2
    7bf8:	430b      	orrs	r3, r1
    7bfa:	602b      	str	r3, [r5, #0]
    7bfc:	e7bf      	b.n	7b7e <_vfiprintf_r+0x12a>
    7bfe:	434b      	muls	r3, r1
    7c00:	3401      	adds	r4, #1
    7c02:	189b      	adds	r3, r3, r2
    7c04:	2001      	movs	r0, #1
    7c06:	e789      	b.n	7b1c <_vfiprintf_r+0xc8>
    7c08:	2301      	movs	r3, #1
    7c0a:	425b      	negs	r3, r3
    7c0c:	e7c6      	b.n	7b9c <_vfiprintf_r+0x148>
    7c0e:	2300      	movs	r3, #0
    7c10:	0014      	movs	r4, r2
    7c12:	200a      	movs	r0, #10
    7c14:	001a      	movs	r2, r3
    7c16:	606b      	str	r3, [r5, #4]
    7c18:	7821      	ldrb	r1, [r4, #0]
    7c1a:	3930      	subs	r1, #48	; 0x30
    7c1c:	2909      	cmp	r1, #9
    7c1e:	d903      	bls.n	7c28 <_vfiprintf_r+0x1d4>
    7c20:	2b00      	cmp	r3, #0
    7c22:	d0bc      	beq.n	7b9e <_vfiprintf_r+0x14a>
    7c24:	9207      	str	r2, [sp, #28]
    7c26:	e7ba      	b.n	7b9e <_vfiprintf_r+0x14a>
    7c28:	4342      	muls	r2, r0
    7c2a:	3401      	adds	r4, #1
    7c2c:	1852      	adds	r2, r2, r1
    7c2e:	2301      	movs	r3, #1
    7c30:	e7f2      	b.n	7c18 <_vfiprintf_r+0x1c4>
    7c32:	3307      	adds	r3, #7
    7c34:	e7d5      	b.n	7be2 <_vfiprintf_r+0x18e>
    7c36:	ab05      	add	r3, sp, #20
    7c38:	9300      	str	r3, [sp, #0]
    7c3a:	003a      	movs	r2, r7
    7c3c:	4b12      	ldr	r3, [pc, #72]	; (7c88 <_vfiprintf_r+0x234>)
    7c3e:	0029      	movs	r1, r5
    7c40:	0030      	movs	r0, r6
    7c42:	f7fd fc93 	bl	556c <_printf_float>
    7c46:	9003      	str	r0, [sp, #12]
    7c48:	9b03      	ldr	r3, [sp, #12]
    7c4a:	3301      	adds	r3, #1
    7c4c:	d1cc      	bne.n	7be8 <_vfiprintf_r+0x194>
    7c4e:	89bb      	ldrh	r3, [r7, #12]
    7c50:	065b      	lsls	r3, r3, #25
    7c52:	d500      	bpl.n	7c56 <_vfiprintf_r+0x202>
    7c54:	e77b      	b.n	7b4e <_vfiprintf_r+0xfa>
    7c56:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7c58:	e77b      	b.n	7b52 <_vfiprintf_r+0xfe>
    7c5a:	ab05      	add	r3, sp, #20
    7c5c:	9300      	str	r3, [sp, #0]
    7c5e:	003a      	movs	r2, r7
    7c60:	4b09      	ldr	r3, [pc, #36]	; (7c88 <_vfiprintf_r+0x234>)
    7c62:	0029      	movs	r1, r5
    7c64:	0030      	movs	r0, r6
    7c66:	f7fd ff3b 	bl	5ae0 <_printf_i>
    7c6a:	e7ec      	b.n	7c46 <_vfiprintf_r+0x1f2>
    7c6c:	0000ac68 	.word	0x0000ac68
    7c70:	0000ada4 	.word	0x0000ada4
    7c74:	0000ac88 	.word	0x0000ac88
    7c78:	0000ac48 	.word	0x0000ac48
    7c7c:	0000adaa 	.word	0x0000adaa
    7c80:	0000adae 	.word	0x0000adae
    7c84:	0000556d 	.word	0x0000556d
    7c88:	00007a2f 	.word	0x00007a2f

00007c8c <_putc_r>:
    7c8c:	b570      	push	{r4, r5, r6, lr}
    7c8e:	0006      	movs	r6, r0
    7c90:	000d      	movs	r5, r1
    7c92:	0014      	movs	r4, r2
    7c94:	2800      	cmp	r0, #0
    7c96:	d004      	beq.n	7ca2 <_putc_r+0x16>
    7c98:	6983      	ldr	r3, [r0, #24]
    7c9a:	2b00      	cmp	r3, #0
    7c9c:	d101      	bne.n	7ca2 <_putc_r+0x16>
    7c9e:	f7ff f9fb 	bl	7098 <__sinit>
    7ca2:	4b12      	ldr	r3, [pc, #72]	; (7cec <_putc_r+0x60>)
    7ca4:	429c      	cmp	r4, r3
    7ca6:	d111      	bne.n	7ccc <_putc_r+0x40>
    7ca8:	6874      	ldr	r4, [r6, #4]
    7caa:	68a3      	ldr	r3, [r4, #8]
    7cac:	3b01      	subs	r3, #1
    7cae:	60a3      	str	r3, [r4, #8]
    7cb0:	2b00      	cmp	r3, #0
    7cb2:	da05      	bge.n	7cc0 <_putc_r+0x34>
    7cb4:	69a2      	ldr	r2, [r4, #24]
    7cb6:	4293      	cmp	r3, r2
    7cb8:	db12      	blt.n	7ce0 <_putc_r+0x54>
    7cba:	b2eb      	uxtb	r3, r5
    7cbc:	2b0a      	cmp	r3, #10
    7cbe:	d00f      	beq.n	7ce0 <_putc_r+0x54>
    7cc0:	6823      	ldr	r3, [r4, #0]
    7cc2:	b2e8      	uxtb	r0, r5
    7cc4:	1c5a      	adds	r2, r3, #1
    7cc6:	6022      	str	r2, [r4, #0]
    7cc8:	701d      	strb	r5, [r3, #0]
    7cca:	bd70      	pop	{r4, r5, r6, pc}
    7ccc:	4b08      	ldr	r3, [pc, #32]	; (7cf0 <_putc_r+0x64>)
    7cce:	429c      	cmp	r4, r3
    7cd0:	d101      	bne.n	7cd6 <_putc_r+0x4a>
    7cd2:	68b4      	ldr	r4, [r6, #8]
    7cd4:	e7e9      	b.n	7caa <_putc_r+0x1e>
    7cd6:	4b07      	ldr	r3, [pc, #28]	; (7cf4 <_putc_r+0x68>)
    7cd8:	429c      	cmp	r4, r3
    7cda:	d1e6      	bne.n	7caa <_putc_r+0x1e>
    7cdc:	68f4      	ldr	r4, [r6, #12]
    7cde:	e7e4      	b.n	7caa <_putc_r+0x1e>
    7ce0:	0022      	movs	r2, r4
    7ce2:	0029      	movs	r1, r5
    7ce4:	0030      	movs	r0, r6
    7ce6:	f7fe f9a7 	bl	6038 <__swbuf_r>
    7cea:	e7ee      	b.n	7cca <_putc_r+0x3e>
    7cec:	0000ac68 	.word	0x0000ac68
    7cf0:	0000ac88 	.word	0x0000ac88
    7cf4:	0000ac48 	.word	0x0000ac48

00007cf8 <_sbrk_r>:
    7cf8:	2300      	movs	r3, #0
    7cfa:	b570      	push	{r4, r5, r6, lr}
    7cfc:	4c06      	ldr	r4, [pc, #24]	; (7d18 <_sbrk_r+0x20>)
    7cfe:	0005      	movs	r5, r0
    7d00:	0008      	movs	r0, r1
    7d02:	6023      	str	r3, [r4, #0]
    7d04:	f7fb f83c 	bl	2d80 <_sbrk>
    7d08:	1c43      	adds	r3, r0, #1
    7d0a:	d103      	bne.n	7d14 <_sbrk_r+0x1c>
    7d0c:	6823      	ldr	r3, [r4, #0]
    7d0e:	2b00      	cmp	r3, #0
    7d10:	d000      	beq.n	7d14 <_sbrk_r+0x1c>
    7d12:	602b      	str	r3, [r5, #0]
    7d14:	bd70      	pop	{r4, r5, r6, pc}
    7d16:	46c0      	nop			; (mov r8, r8)
    7d18:	200023b0 	.word	0x200023b0

00007d1c <__sread>:
    7d1c:	b570      	push	{r4, r5, r6, lr}
    7d1e:	000c      	movs	r4, r1
    7d20:	250e      	movs	r5, #14
    7d22:	5f49      	ldrsh	r1, [r1, r5]
    7d24:	f000 f8b8 	bl	7e98 <_read_r>
    7d28:	2800      	cmp	r0, #0
    7d2a:	db03      	blt.n	7d34 <__sread+0x18>
    7d2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7d2e:	181b      	adds	r3, r3, r0
    7d30:	6563      	str	r3, [r4, #84]	; 0x54
    7d32:	bd70      	pop	{r4, r5, r6, pc}
    7d34:	89a3      	ldrh	r3, [r4, #12]
    7d36:	4a02      	ldr	r2, [pc, #8]	; (7d40 <__sread+0x24>)
    7d38:	4013      	ands	r3, r2
    7d3a:	81a3      	strh	r3, [r4, #12]
    7d3c:	e7f9      	b.n	7d32 <__sread+0x16>
    7d3e:	46c0      	nop			; (mov r8, r8)
    7d40:	ffffefff 	.word	0xffffefff

00007d44 <__swrite>:
    7d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d46:	001f      	movs	r7, r3
    7d48:	898b      	ldrh	r3, [r1, #12]
    7d4a:	0005      	movs	r5, r0
    7d4c:	000c      	movs	r4, r1
    7d4e:	0016      	movs	r6, r2
    7d50:	05db      	lsls	r3, r3, #23
    7d52:	d505      	bpl.n	7d60 <__swrite+0x1c>
    7d54:	230e      	movs	r3, #14
    7d56:	5ec9      	ldrsh	r1, [r1, r3]
    7d58:	2200      	movs	r2, #0
    7d5a:	2302      	movs	r3, #2
    7d5c:	f000 f874 	bl	7e48 <_lseek_r>
    7d60:	89a3      	ldrh	r3, [r4, #12]
    7d62:	4a05      	ldr	r2, [pc, #20]	; (7d78 <__swrite+0x34>)
    7d64:	0028      	movs	r0, r5
    7d66:	4013      	ands	r3, r2
    7d68:	81a3      	strh	r3, [r4, #12]
    7d6a:	0032      	movs	r2, r6
    7d6c:	230e      	movs	r3, #14
    7d6e:	5ee1      	ldrsh	r1, [r4, r3]
    7d70:	003b      	movs	r3, r7
    7d72:	f000 f81f 	bl	7db4 <_write_r>
    7d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7d78:	ffffefff 	.word	0xffffefff

00007d7c <__sseek>:
    7d7c:	b570      	push	{r4, r5, r6, lr}
    7d7e:	000c      	movs	r4, r1
    7d80:	250e      	movs	r5, #14
    7d82:	5f49      	ldrsh	r1, [r1, r5]
    7d84:	f000 f860 	bl	7e48 <_lseek_r>
    7d88:	89a3      	ldrh	r3, [r4, #12]
    7d8a:	1c42      	adds	r2, r0, #1
    7d8c:	d103      	bne.n	7d96 <__sseek+0x1a>
    7d8e:	4a05      	ldr	r2, [pc, #20]	; (7da4 <__sseek+0x28>)
    7d90:	4013      	ands	r3, r2
    7d92:	81a3      	strh	r3, [r4, #12]
    7d94:	bd70      	pop	{r4, r5, r6, pc}
    7d96:	2280      	movs	r2, #128	; 0x80
    7d98:	0152      	lsls	r2, r2, #5
    7d9a:	4313      	orrs	r3, r2
    7d9c:	81a3      	strh	r3, [r4, #12]
    7d9e:	6560      	str	r0, [r4, #84]	; 0x54
    7da0:	e7f8      	b.n	7d94 <__sseek+0x18>
    7da2:	46c0      	nop			; (mov r8, r8)
    7da4:	ffffefff 	.word	0xffffefff

00007da8 <__sclose>:
    7da8:	b510      	push	{r4, lr}
    7daa:	230e      	movs	r3, #14
    7dac:	5ec9      	ldrsh	r1, [r1, r3]
    7dae:	f000 f815 	bl	7ddc <_close_r>
    7db2:	bd10      	pop	{r4, pc}

00007db4 <_write_r>:
    7db4:	b570      	push	{r4, r5, r6, lr}
    7db6:	0005      	movs	r5, r0
    7db8:	0008      	movs	r0, r1
    7dba:	0011      	movs	r1, r2
    7dbc:	2200      	movs	r2, #0
    7dbe:	4c06      	ldr	r4, [pc, #24]	; (7dd8 <_write_r+0x24>)
    7dc0:	6022      	str	r2, [r4, #0]
    7dc2:	001a      	movs	r2, r3
    7dc4:	f7fa ffb4 	bl	2d30 <_write>
    7dc8:	1c43      	adds	r3, r0, #1
    7dca:	d103      	bne.n	7dd4 <_write_r+0x20>
    7dcc:	6823      	ldr	r3, [r4, #0]
    7dce:	2b00      	cmp	r3, #0
    7dd0:	d000      	beq.n	7dd4 <_write_r+0x20>
    7dd2:	602b      	str	r3, [r5, #0]
    7dd4:	bd70      	pop	{r4, r5, r6, pc}
    7dd6:	46c0      	nop			; (mov r8, r8)
    7dd8:	200023b0 	.word	0x200023b0

00007ddc <_close_r>:
    7ddc:	2300      	movs	r3, #0
    7dde:	b570      	push	{r4, r5, r6, lr}
    7de0:	4c06      	ldr	r4, [pc, #24]	; (7dfc <_close_r+0x20>)
    7de2:	0005      	movs	r5, r0
    7de4:	0008      	movs	r0, r1
    7de6:	6023      	str	r3, [r4, #0]
    7de8:	f7fa ffdc 	bl	2da4 <_close>
    7dec:	1c43      	adds	r3, r0, #1
    7dee:	d103      	bne.n	7df8 <_close_r+0x1c>
    7df0:	6823      	ldr	r3, [r4, #0]
    7df2:	2b00      	cmp	r3, #0
    7df4:	d000      	beq.n	7df8 <_close_r+0x1c>
    7df6:	602b      	str	r3, [r5, #0]
    7df8:	bd70      	pop	{r4, r5, r6, pc}
    7dfa:	46c0      	nop			; (mov r8, r8)
    7dfc:	200023b0 	.word	0x200023b0

00007e00 <_fstat_r>:
    7e00:	2300      	movs	r3, #0
    7e02:	b570      	push	{r4, r5, r6, lr}
    7e04:	4c06      	ldr	r4, [pc, #24]	; (7e20 <_fstat_r+0x20>)
    7e06:	0005      	movs	r5, r0
    7e08:	0008      	movs	r0, r1
    7e0a:	0011      	movs	r1, r2
    7e0c:	6023      	str	r3, [r4, #0]
    7e0e:	f7fa ffcc 	bl	2daa <_fstat>
    7e12:	1c43      	adds	r3, r0, #1
    7e14:	d103      	bne.n	7e1e <_fstat_r+0x1e>
    7e16:	6823      	ldr	r3, [r4, #0]
    7e18:	2b00      	cmp	r3, #0
    7e1a:	d000      	beq.n	7e1e <_fstat_r+0x1e>
    7e1c:	602b      	str	r3, [r5, #0]
    7e1e:	bd70      	pop	{r4, r5, r6, pc}
    7e20:	200023b0 	.word	0x200023b0

00007e24 <_isatty_r>:
    7e24:	2300      	movs	r3, #0
    7e26:	b570      	push	{r4, r5, r6, lr}
    7e28:	4c06      	ldr	r4, [pc, #24]	; (7e44 <_isatty_r+0x20>)
    7e2a:	0005      	movs	r5, r0
    7e2c:	0008      	movs	r0, r1
    7e2e:	6023      	str	r3, [r4, #0]
    7e30:	f7fa ffc0 	bl	2db4 <_isatty>
    7e34:	1c43      	adds	r3, r0, #1
    7e36:	d103      	bne.n	7e40 <_isatty_r+0x1c>
    7e38:	6823      	ldr	r3, [r4, #0]
    7e3a:	2b00      	cmp	r3, #0
    7e3c:	d000      	beq.n	7e40 <_isatty_r+0x1c>
    7e3e:	602b      	str	r3, [r5, #0]
    7e40:	bd70      	pop	{r4, r5, r6, pc}
    7e42:	46c0      	nop			; (mov r8, r8)
    7e44:	200023b0 	.word	0x200023b0

00007e48 <_lseek_r>:
    7e48:	b570      	push	{r4, r5, r6, lr}
    7e4a:	0005      	movs	r5, r0
    7e4c:	0008      	movs	r0, r1
    7e4e:	0011      	movs	r1, r2
    7e50:	2200      	movs	r2, #0
    7e52:	4c06      	ldr	r4, [pc, #24]	; (7e6c <_lseek_r+0x24>)
    7e54:	6022      	str	r2, [r4, #0]
    7e56:	001a      	movs	r2, r3
    7e58:	f7fa ffae 	bl	2db8 <_lseek>
    7e5c:	1c43      	adds	r3, r0, #1
    7e5e:	d103      	bne.n	7e68 <_lseek_r+0x20>
    7e60:	6823      	ldr	r3, [r4, #0]
    7e62:	2b00      	cmp	r3, #0
    7e64:	d000      	beq.n	7e68 <_lseek_r+0x20>
    7e66:	602b      	str	r3, [r5, #0]
    7e68:	bd70      	pop	{r4, r5, r6, pc}
    7e6a:	46c0      	nop			; (mov r8, r8)
    7e6c:	200023b0 	.word	0x200023b0

00007e70 <__ascii_mbtowc>:
    7e70:	b082      	sub	sp, #8
    7e72:	2900      	cmp	r1, #0
    7e74:	d100      	bne.n	7e78 <__ascii_mbtowc+0x8>
    7e76:	a901      	add	r1, sp, #4
    7e78:	1e10      	subs	r0, r2, #0
    7e7a:	d006      	beq.n	7e8a <__ascii_mbtowc+0x1a>
    7e7c:	2b00      	cmp	r3, #0
    7e7e:	d006      	beq.n	7e8e <__ascii_mbtowc+0x1e>
    7e80:	7813      	ldrb	r3, [r2, #0]
    7e82:	600b      	str	r3, [r1, #0]
    7e84:	7810      	ldrb	r0, [r2, #0]
    7e86:	1e43      	subs	r3, r0, #1
    7e88:	4198      	sbcs	r0, r3
    7e8a:	b002      	add	sp, #8
    7e8c:	4770      	bx	lr
    7e8e:	2002      	movs	r0, #2
    7e90:	4240      	negs	r0, r0
    7e92:	e7fa      	b.n	7e8a <__ascii_mbtowc+0x1a>

00007e94 <__malloc_lock>:
    7e94:	4770      	bx	lr

00007e96 <__malloc_unlock>:
    7e96:	4770      	bx	lr

00007e98 <_read_r>:
    7e98:	b570      	push	{r4, r5, r6, lr}
    7e9a:	0005      	movs	r5, r0
    7e9c:	0008      	movs	r0, r1
    7e9e:	0011      	movs	r1, r2
    7ea0:	2200      	movs	r2, #0
    7ea2:	4c06      	ldr	r4, [pc, #24]	; (7ebc <_read_r+0x24>)
    7ea4:	6022      	str	r2, [r4, #0]
    7ea6:	001a      	movs	r2, r3
    7ea8:	f7fa ff20 	bl	2cec <_read>
    7eac:	1c43      	adds	r3, r0, #1
    7eae:	d103      	bne.n	7eb8 <_read_r+0x20>
    7eb0:	6823      	ldr	r3, [r4, #0]
    7eb2:	2b00      	cmp	r3, #0
    7eb4:	d000      	beq.n	7eb8 <_read_r+0x20>
    7eb6:	602b      	str	r3, [r5, #0]
    7eb8:	bd70      	pop	{r4, r5, r6, pc}
    7eba:	46c0      	nop			; (mov r8, r8)
    7ebc:	200023b0 	.word	0x200023b0

00007ec0 <__ascii_wctomb>:
    7ec0:	1e0b      	subs	r3, r1, #0
    7ec2:	d004      	beq.n	7ece <__ascii_wctomb+0xe>
    7ec4:	2aff      	cmp	r2, #255	; 0xff
    7ec6:	d904      	bls.n	7ed2 <__ascii_wctomb+0x12>
    7ec8:	238a      	movs	r3, #138	; 0x8a
    7eca:	6003      	str	r3, [r0, #0]
    7ecc:	3b8b      	subs	r3, #139	; 0x8b
    7ece:	0018      	movs	r0, r3
    7ed0:	4770      	bx	lr
    7ed2:	700a      	strb	r2, [r1, #0]
    7ed4:	2301      	movs	r3, #1
    7ed6:	e7fa      	b.n	7ece <__ascii_wctomb+0xe>

00007ed8 <__gnu_thumb1_case_uqi>:
    7ed8:	b402      	push	{r1}
    7eda:	4671      	mov	r1, lr
    7edc:	0849      	lsrs	r1, r1, #1
    7ede:	0049      	lsls	r1, r1, #1
    7ee0:	5c09      	ldrb	r1, [r1, r0]
    7ee2:	0049      	lsls	r1, r1, #1
    7ee4:	448e      	add	lr, r1
    7ee6:	bc02      	pop	{r1}
    7ee8:	4770      	bx	lr
    7eea:	46c0      	nop			; (mov r8, r8)

00007eec <__udivsi3>:
    7eec:	2200      	movs	r2, #0
    7eee:	0843      	lsrs	r3, r0, #1
    7ef0:	428b      	cmp	r3, r1
    7ef2:	d374      	bcc.n	7fde <__udivsi3+0xf2>
    7ef4:	0903      	lsrs	r3, r0, #4
    7ef6:	428b      	cmp	r3, r1
    7ef8:	d35f      	bcc.n	7fba <__udivsi3+0xce>
    7efa:	0a03      	lsrs	r3, r0, #8
    7efc:	428b      	cmp	r3, r1
    7efe:	d344      	bcc.n	7f8a <__udivsi3+0x9e>
    7f00:	0b03      	lsrs	r3, r0, #12
    7f02:	428b      	cmp	r3, r1
    7f04:	d328      	bcc.n	7f58 <__udivsi3+0x6c>
    7f06:	0c03      	lsrs	r3, r0, #16
    7f08:	428b      	cmp	r3, r1
    7f0a:	d30d      	bcc.n	7f28 <__udivsi3+0x3c>
    7f0c:	22ff      	movs	r2, #255	; 0xff
    7f0e:	0209      	lsls	r1, r1, #8
    7f10:	ba12      	rev	r2, r2
    7f12:	0c03      	lsrs	r3, r0, #16
    7f14:	428b      	cmp	r3, r1
    7f16:	d302      	bcc.n	7f1e <__udivsi3+0x32>
    7f18:	1212      	asrs	r2, r2, #8
    7f1a:	0209      	lsls	r1, r1, #8
    7f1c:	d065      	beq.n	7fea <__udivsi3+0xfe>
    7f1e:	0b03      	lsrs	r3, r0, #12
    7f20:	428b      	cmp	r3, r1
    7f22:	d319      	bcc.n	7f58 <__udivsi3+0x6c>
    7f24:	e000      	b.n	7f28 <__udivsi3+0x3c>
    7f26:	0a09      	lsrs	r1, r1, #8
    7f28:	0bc3      	lsrs	r3, r0, #15
    7f2a:	428b      	cmp	r3, r1
    7f2c:	d301      	bcc.n	7f32 <__udivsi3+0x46>
    7f2e:	03cb      	lsls	r3, r1, #15
    7f30:	1ac0      	subs	r0, r0, r3
    7f32:	4152      	adcs	r2, r2
    7f34:	0b83      	lsrs	r3, r0, #14
    7f36:	428b      	cmp	r3, r1
    7f38:	d301      	bcc.n	7f3e <__udivsi3+0x52>
    7f3a:	038b      	lsls	r3, r1, #14
    7f3c:	1ac0      	subs	r0, r0, r3
    7f3e:	4152      	adcs	r2, r2
    7f40:	0b43      	lsrs	r3, r0, #13
    7f42:	428b      	cmp	r3, r1
    7f44:	d301      	bcc.n	7f4a <__udivsi3+0x5e>
    7f46:	034b      	lsls	r3, r1, #13
    7f48:	1ac0      	subs	r0, r0, r3
    7f4a:	4152      	adcs	r2, r2
    7f4c:	0b03      	lsrs	r3, r0, #12
    7f4e:	428b      	cmp	r3, r1
    7f50:	d301      	bcc.n	7f56 <__udivsi3+0x6a>
    7f52:	030b      	lsls	r3, r1, #12
    7f54:	1ac0      	subs	r0, r0, r3
    7f56:	4152      	adcs	r2, r2
    7f58:	0ac3      	lsrs	r3, r0, #11
    7f5a:	428b      	cmp	r3, r1
    7f5c:	d301      	bcc.n	7f62 <__udivsi3+0x76>
    7f5e:	02cb      	lsls	r3, r1, #11
    7f60:	1ac0      	subs	r0, r0, r3
    7f62:	4152      	adcs	r2, r2
    7f64:	0a83      	lsrs	r3, r0, #10
    7f66:	428b      	cmp	r3, r1
    7f68:	d301      	bcc.n	7f6e <__udivsi3+0x82>
    7f6a:	028b      	lsls	r3, r1, #10
    7f6c:	1ac0      	subs	r0, r0, r3
    7f6e:	4152      	adcs	r2, r2
    7f70:	0a43      	lsrs	r3, r0, #9
    7f72:	428b      	cmp	r3, r1
    7f74:	d301      	bcc.n	7f7a <__udivsi3+0x8e>
    7f76:	024b      	lsls	r3, r1, #9
    7f78:	1ac0      	subs	r0, r0, r3
    7f7a:	4152      	adcs	r2, r2
    7f7c:	0a03      	lsrs	r3, r0, #8
    7f7e:	428b      	cmp	r3, r1
    7f80:	d301      	bcc.n	7f86 <__udivsi3+0x9a>
    7f82:	020b      	lsls	r3, r1, #8
    7f84:	1ac0      	subs	r0, r0, r3
    7f86:	4152      	adcs	r2, r2
    7f88:	d2cd      	bcs.n	7f26 <__udivsi3+0x3a>
    7f8a:	09c3      	lsrs	r3, r0, #7
    7f8c:	428b      	cmp	r3, r1
    7f8e:	d301      	bcc.n	7f94 <__udivsi3+0xa8>
    7f90:	01cb      	lsls	r3, r1, #7
    7f92:	1ac0      	subs	r0, r0, r3
    7f94:	4152      	adcs	r2, r2
    7f96:	0983      	lsrs	r3, r0, #6
    7f98:	428b      	cmp	r3, r1
    7f9a:	d301      	bcc.n	7fa0 <__udivsi3+0xb4>
    7f9c:	018b      	lsls	r3, r1, #6
    7f9e:	1ac0      	subs	r0, r0, r3
    7fa0:	4152      	adcs	r2, r2
    7fa2:	0943      	lsrs	r3, r0, #5
    7fa4:	428b      	cmp	r3, r1
    7fa6:	d301      	bcc.n	7fac <__udivsi3+0xc0>
    7fa8:	014b      	lsls	r3, r1, #5
    7faa:	1ac0      	subs	r0, r0, r3
    7fac:	4152      	adcs	r2, r2
    7fae:	0903      	lsrs	r3, r0, #4
    7fb0:	428b      	cmp	r3, r1
    7fb2:	d301      	bcc.n	7fb8 <__udivsi3+0xcc>
    7fb4:	010b      	lsls	r3, r1, #4
    7fb6:	1ac0      	subs	r0, r0, r3
    7fb8:	4152      	adcs	r2, r2
    7fba:	08c3      	lsrs	r3, r0, #3
    7fbc:	428b      	cmp	r3, r1
    7fbe:	d301      	bcc.n	7fc4 <__udivsi3+0xd8>
    7fc0:	00cb      	lsls	r3, r1, #3
    7fc2:	1ac0      	subs	r0, r0, r3
    7fc4:	4152      	adcs	r2, r2
    7fc6:	0883      	lsrs	r3, r0, #2
    7fc8:	428b      	cmp	r3, r1
    7fca:	d301      	bcc.n	7fd0 <__udivsi3+0xe4>
    7fcc:	008b      	lsls	r3, r1, #2
    7fce:	1ac0      	subs	r0, r0, r3
    7fd0:	4152      	adcs	r2, r2
    7fd2:	0843      	lsrs	r3, r0, #1
    7fd4:	428b      	cmp	r3, r1
    7fd6:	d301      	bcc.n	7fdc <__udivsi3+0xf0>
    7fd8:	004b      	lsls	r3, r1, #1
    7fda:	1ac0      	subs	r0, r0, r3
    7fdc:	4152      	adcs	r2, r2
    7fde:	1a41      	subs	r1, r0, r1
    7fe0:	d200      	bcs.n	7fe4 <__udivsi3+0xf8>
    7fe2:	4601      	mov	r1, r0
    7fe4:	4152      	adcs	r2, r2
    7fe6:	4610      	mov	r0, r2
    7fe8:	4770      	bx	lr
    7fea:	e7ff      	b.n	7fec <__udivsi3+0x100>
    7fec:	b501      	push	{r0, lr}
    7fee:	2000      	movs	r0, #0
    7ff0:	f000 f8f0 	bl	81d4 <__aeabi_idiv0>
    7ff4:	bd02      	pop	{r1, pc}
    7ff6:	46c0      	nop			; (mov r8, r8)

00007ff8 <__aeabi_uidivmod>:
    7ff8:	2900      	cmp	r1, #0
    7ffa:	d0f7      	beq.n	7fec <__udivsi3+0x100>
    7ffc:	e776      	b.n	7eec <__udivsi3>
    7ffe:	4770      	bx	lr

00008000 <__divsi3>:
    8000:	4603      	mov	r3, r0
    8002:	430b      	orrs	r3, r1
    8004:	d47f      	bmi.n	8106 <__divsi3+0x106>
    8006:	2200      	movs	r2, #0
    8008:	0843      	lsrs	r3, r0, #1
    800a:	428b      	cmp	r3, r1
    800c:	d374      	bcc.n	80f8 <__divsi3+0xf8>
    800e:	0903      	lsrs	r3, r0, #4
    8010:	428b      	cmp	r3, r1
    8012:	d35f      	bcc.n	80d4 <__divsi3+0xd4>
    8014:	0a03      	lsrs	r3, r0, #8
    8016:	428b      	cmp	r3, r1
    8018:	d344      	bcc.n	80a4 <__divsi3+0xa4>
    801a:	0b03      	lsrs	r3, r0, #12
    801c:	428b      	cmp	r3, r1
    801e:	d328      	bcc.n	8072 <__divsi3+0x72>
    8020:	0c03      	lsrs	r3, r0, #16
    8022:	428b      	cmp	r3, r1
    8024:	d30d      	bcc.n	8042 <__divsi3+0x42>
    8026:	22ff      	movs	r2, #255	; 0xff
    8028:	0209      	lsls	r1, r1, #8
    802a:	ba12      	rev	r2, r2
    802c:	0c03      	lsrs	r3, r0, #16
    802e:	428b      	cmp	r3, r1
    8030:	d302      	bcc.n	8038 <__divsi3+0x38>
    8032:	1212      	asrs	r2, r2, #8
    8034:	0209      	lsls	r1, r1, #8
    8036:	d065      	beq.n	8104 <__divsi3+0x104>
    8038:	0b03      	lsrs	r3, r0, #12
    803a:	428b      	cmp	r3, r1
    803c:	d319      	bcc.n	8072 <__divsi3+0x72>
    803e:	e000      	b.n	8042 <__divsi3+0x42>
    8040:	0a09      	lsrs	r1, r1, #8
    8042:	0bc3      	lsrs	r3, r0, #15
    8044:	428b      	cmp	r3, r1
    8046:	d301      	bcc.n	804c <__divsi3+0x4c>
    8048:	03cb      	lsls	r3, r1, #15
    804a:	1ac0      	subs	r0, r0, r3
    804c:	4152      	adcs	r2, r2
    804e:	0b83      	lsrs	r3, r0, #14
    8050:	428b      	cmp	r3, r1
    8052:	d301      	bcc.n	8058 <__divsi3+0x58>
    8054:	038b      	lsls	r3, r1, #14
    8056:	1ac0      	subs	r0, r0, r3
    8058:	4152      	adcs	r2, r2
    805a:	0b43      	lsrs	r3, r0, #13
    805c:	428b      	cmp	r3, r1
    805e:	d301      	bcc.n	8064 <__divsi3+0x64>
    8060:	034b      	lsls	r3, r1, #13
    8062:	1ac0      	subs	r0, r0, r3
    8064:	4152      	adcs	r2, r2
    8066:	0b03      	lsrs	r3, r0, #12
    8068:	428b      	cmp	r3, r1
    806a:	d301      	bcc.n	8070 <__divsi3+0x70>
    806c:	030b      	lsls	r3, r1, #12
    806e:	1ac0      	subs	r0, r0, r3
    8070:	4152      	adcs	r2, r2
    8072:	0ac3      	lsrs	r3, r0, #11
    8074:	428b      	cmp	r3, r1
    8076:	d301      	bcc.n	807c <__divsi3+0x7c>
    8078:	02cb      	lsls	r3, r1, #11
    807a:	1ac0      	subs	r0, r0, r3
    807c:	4152      	adcs	r2, r2
    807e:	0a83      	lsrs	r3, r0, #10
    8080:	428b      	cmp	r3, r1
    8082:	d301      	bcc.n	8088 <__divsi3+0x88>
    8084:	028b      	lsls	r3, r1, #10
    8086:	1ac0      	subs	r0, r0, r3
    8088:	4152      	adcs	r2, r2
    808a:	0a43      	lsrs	r3, r0, #9
    808c:	428b      	cmp	r3, r1
    808e:	d301      	bcc.n	8094 <__divsi3+0x94>
    8090:	024b      	lsls	r3, r1, #9
    8092:	1ac0      	subs	r0, r0, r3
    8094:	4152      	adcs	r2, r2
    8096:	0a03      	lsrs	r3, r0, #8
    8098:	428b      	cmp	r3, r1
    809a:	d301      	bcc.n	80a0 <__divsi3+0xa0>
    809c:	020b      	lsls	r3, r1, #8
    809e:	1ac0      	subs	r0, r0, r3
    80a0:	4152      	adcs	r2, r2
    80a2:	d2cd      	bcs.n	8040 <__divsi3+0x40>
    80a4:	09c3      	lsrs	r3, r0, #7
    80a6:	428b      	cmp	r3, r1
    80a8:	d301      	bcc.n	80ae <__divsi3+0xae>
    80aa:	01cb      	lsls	r3, r1, #7
    80ac:	1ac0      	subs	r0, r0, r3
    80ae:	4152      	adcs	r2, r2
    80b0:	0983      	lsrs	r3, r0, #6
    80b2:	428b      	cmp	r3, r1
    80b4:	d301      	bcc.n	80ba <__divsi3+0xba>
    80b6:	018b      	lsls	r3, r1, #6
    80b8:	1ac0      	subs	r0, r0, r3
    80ba:	4152      	adcs	r2, r2
    80bc:	0943      	lsrs	r3, r0, #5
    80be:	428b      	cmp	r3, r1
    80c0:	d301      	bcc.n	80c6 <__divsi3+0xc6>
    80c2:	014b      	lsls	r3, r1, #5
    80c4:	1ac0      	subs	r0, r0, r3
    80c6:	4152      	adcs	r2, r2
    80c8:	0903      	lsrs	r3, r0, #4
    80ca:	428b      	cmp	r3, r1
    80cc:	d301      	bcc.n	80d2 <__divsi3+0xd2>
    80ce:	010b      	lsls	r3, r1, #4
    80d0:	1ac0      	subs	r0, r0, r3
    80d2:	4152      	adcs	r2, r2
    80d4:	08c3      	lsrs	r3, r0, #3
    80d6:	428b      	cmp	r3, r1
    80d8:	d301      	bcc.n	80de <__divsi3+0xde>
    80da:	00cb      	lsls	r3, r1, #3
    80dc:	1ac0      	subs	r0, r0, r3
    80de:	4152      	adcs	r2, r2
    80e0:	0883      	lsrs	r3, r0, #2
    80e2:	428b      	cmp	r3, r1
    80e4:	d301      	bcc.n	80ea <__divsi3+0xea>
    80e6:	008b      	lsls	r3, r1, #2
    80e8:	1ac0      	subs	r0, r0, r3
    80ea:	4152      	adcs	r2, r2
    80ec:	0843      	lsrs	r3, r0, #1
    80ee:	428b      	cmp	r3, r1
    80f0:	d301      	bcc.n	80f6 <__divsi3+0xf6>
    80f2:	004b      	lsls	r3, r1, #1
    80f4:	1ac0      	subs	r0, r0, r3
    80f6:	4152      	adcs	r2, r2
    80f8:	1a41      	subs	r1, r0, r1
    80fa:	d200      	bcs.n	80fe <__divsi3+0xfe>
    80fc:	4601      	mov	r1, r0
    80fe:	4152      	adcs	r2, r2
    8100:	4610      	mov	r0, r2
    8102:	4770      	bx	lr
    8104:	e05d      	b.n	81c2 <__divsi3+0x1c2>
    8106:	0fca      	lsrs	r2, r1, #31
    8108:	d000      	beq.n	810c <__divsi3+0x10c>
    810a:	4249      	negs	r1, r1
    810c:	1003      	asrs	r3, r0, #32
    810e:	d300      	bcc.n	8112 <__divsi3+0x112>
    8110:	4240      	negs	r0, r0
    8112:	4053      	eors	r3, r2
    8114:	2200      	movs	r2, #0
    8116:	469c      	mov	ip, r3
    8118:	0903      	lsrs	r3, r0, #4
    811a:	428b      	cmp	r3, r1
    811c:	d32d      	bcc.n	817a <__divsi3+0x17a>
    811e:	0a03      	lsrs	r3, r0, #8
    8120:	428b      	cmp	r3, r1
    8122:	d312      	bcc.n	814a <__divsi3+0x14a>
    8124:	22fc      	movs	r2, #252	; 0xfc
    8126:	0189      	lsls	r1, r1, #6
    8128:	ba12      	rev	r2, r2
    812a:	0a03      	lsrs	r3, r0, #8
    812c:	428b      	cmp	r3, r1
    812e:	d30c      	bcc.n	814a <__divsi3+0x14a>
    8130:	0189      	lsls	r1, r1, #6
    8132:	1192      	asrs	r2, r2, #6
    8134:	428b      	cmp	r3, r1
    8136:	d308      	bcc.n	814a <__divsi3+0x14a>
    8138:	0189      	lsls	r1, r1, #6
    813a:	1192      	asrs	r2, r2, #6
    813c:	428b      	cmp	r3, r1
    813e:	d304      	bcc.n	814a <__divsi3+0x14a>
    8140:	0189      	lsls	r1, r1, #6
    8142:	d03a      	beq.n	81ba <__divsi3+0x1ba>
    8144:	1192      	asrs	r2, r2, #6
    8146:	e000      	b.n	814a <__divsi3+0x14a>
    8148:	0989      	lsrs	r1, r1, #6
    814a:	09c3      	lsrs	r3, r0, #7
    814c:	428b      	cmp	r3, r1
    814e:	d301      	bcc.n	8154 <__divsi3+0x154>
    8150:	01cb      	lsls	r3, r1, #7
    8152:	1ac0      	subs	r0, r0, r3
    8154:	4152      	adcs	r2, r2
    8156:	0983      	lsrs	r3, r0, #6
    8158:	428b      	cmp	r3, r1
    815a:	d301      	bcc.n	8160 <__divsi3+0x160>
    815c:	018b      	lsls	r3, r1, #6
    815e:	1ac0      	subs	r0, r0, r3
    8160:	4152      	adcs	r2, r2
    8162:	0943      	lsrs	r3, r0, #5
    8164:	428b      	cmp	r3, r1
    8166:	d301      	bcc.n	816c <__divsi3+0x16c>
    8168:	014b      	lsls	r3, r1, #5
    816a:	1ac0      	subs	r0, r0, r3
    816c:	4152      	adcs	r2, r2
    816e:	0903      	lsrs	r3, r0, #4
    8170:	428b      	cmp	r3, r1
    8172:	d301      	bcc.n	8178 <__divsi3+0x178>
    8174:	010b      	lsls	r3, r1, #4
    8176:	1ac0      	subs	r0, r0, r3
    8178:	4152      	adcs	r2, r2
    817a:	08c3      	lsrs	r3, r0, #3
    817c:	428b      	cmp	r3, r1
    817e:	d301      	bcc.n	8184 <__divsi3+0x184>
    8180:	00cb      	lsls	r3, r1, #3
    8182:	1ac0      	subs	r0, r0, r3
    8184:	4152      	adcs	r2, r2
    8186:	0883      	lsrs	r3, r0, #2
    8188:	428b      	cmp	r3, r1
    818a:	d301      	bcc.n	8190 <__divsi3+0x190>
    818c:	008b      	lsls	r3, r1, #2
    818e:	1ac0      	subs	r0, r0, r3
    8190:	4152      	adcs	r2, r2
    8192:	d2d9      	bcs.n	8148 <__divsi3+0x148>
    8194:	0843      	lsrs	r3, r0, #1
    8196:	428b      	cmp	r3, r1
    8198:	d301      	bcc.n	819e <__divsi3+0x19e>
    819a:	004b      	lsls	r3, r1, #1
    819c:	1ac0      	subs	r0, r0, r3
    819e:	4152      	adcs	r2, r2
    81a0:	1a41      	subs	r1, r0, r1
    81a2:	d200      	bcs.n	81a6 <__divsi3+0x1a6>
    81a4:	4601      	mov	r1, r0
    81a6:	4663      	mov	r3, ip
    81a8:	4152      	adcs	r2, r2
    81aa:	105b      	asrs	r3, r3, #1
    81ac:	4610      	mov	r0, r2
    81ae:	d301      	bcc.n	81b4 <__divsi3+0x1b4>
    81b0:	4240      	negs	r0, r0
    81b2:	2b00      	cmp	r3, #0
    81b4:	d500      	bpl.n	81b8 <__divsi3+0x1b8>
    81b6:	4249      	negs	r1, r1
    81b8:	4770      	bx	lr
    81ba:	4663      	mov	r3, ip
    81bc:	105b      	asrs	r3, r3, #1
    81be:	d300      	bcc.n	81c2 <__divsi3+0x1c2>
    81c0:	4240      	negs	r0, r0
    81c2:	b501      	push	{r0, lr}
    81c4:	2000      	movs	r0, #0
    81c6:	f000 f805 	bl	81d4 <__aeabi_idiv0>
    81ca:	bd02      	pop	{r1, pc}

000081cc <__aeabi_idivmod>:
    81cc:	2900      	cmp	r1, #0
    81ce:	d0f8      	beq.n	81c2 <__divsi3+0x1c2>
    81d0:	e716      	b.n	8000 <__divsi3>
    81d2:	4770      	bx	lr

000081d4 <__aeabi_idiv0>:
    81d4:	4770      	bx	lr
    81d6:	46c0      	nop			; (mov r8, r8)

000081d8 <__aeabi_cdrcmple>:
    81d8:	4684      	mov	ip, r0
    81da:	1c10      	adds	r0, r2, #0
    81dc:	4662      	mov	r2, ip
    81de:	468c      	mov	ip, r1
    81e0:	1c19      	adds	r1, r3, #0
    81e2:	4663      	mov	r3, ip
    81e4:	e000      	b.n	81e8 <__aeabi_cdcmpeq>
    81e6:	46c0      	nop			; (mov r8, r8)

000081e8 <__aeabi_cdcmpeq>:
    81e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    81ea:	f001 fc6b 	bl	9ac4 <__ledf2>
    81ee:	2800      	cmp	r0, #0
    81f0:	d401      	bmi.n	81f6 <__aeabi_cdcmpeq+0xe>
    81f2:	2100      	movs	r1, #0
    81f4:	42c8      	cmn	r0, r1
    81f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000081f8 <__aeabi_dcmpeq>:
    81f8:	b510      	push	{r4, lr}
    81fa:	f001 fbc5 	bl	9988 <__eqdf2>
    81fe:	4240      	negs	r0, r0
    8200:	3001      	adds	r0, #1
    8202:	bd10      	pop	{r4, pc}

00008204 <__aeabi_dcmplt>:
    8204:	b510      	push	{r4, lr}
    8206:	f001 fc5d 	bl	9ac4 <__ledf2>
    820a:	2800      	cmp	r0, #0
    820c:	db01      	blt.n	8212 <__aeabi_dcmplt+0xe>
    820e:	2000      	movs	r0, #0
    8210:	bd10      	pop	{r4, pc}
    8212:	2001      	movs	r0, #1
    8214:	bd10      	pop	{r4, pc}
    8216:	46c0      	nop			; (mov r8, r8)

00008218 <__aeabi_dcmple>:
    8218:	b510      	push	{r4, lr}
    821a:	f001 fc53 	bl	9ac4 <__ledf2>
    821e:	2800      	cmp	r0, #0
    8220:	dd01      	ble.n	8226 <__aeabi_dcmple+0xe>
    8222:	2000      	movs	r0, #0
    8224:	bd10      	pop	{r4, pc}
    8226:	2001      	movs	r0, #1
    8228:	bd10      	pop	{r4, pc}
    822a:	46c0      	nop			; (mov r8, r8)

0000822c <__aeabi_dcmpgt>:
    822c:	b510      	push	{r4, lr}
    822e:	f001 fbe5 	bl	99fc <__gedf2>
    8232:	2800      	cmp	r0, #0
    8234:	dc01      	bgt.n	823a <__aeabi_dcmpgt+0xe>
    8236:	2000      	movs	r0, #0
    8238:	bd10      	pop	{r4, pc}
    823a:	2001      	movs	r0, #1
    823c:	bd10      	pop	{r4, pc}
    823e:	46c0      	nop			; (mov r8, r8)

00008240 <__aeabi_dcmpge>:
    8240:	b510      	push	{r4, lr}
    8242:	f001 fbdb 	bl	99fc <__gedf2>
    8246:	2800      	cmp	r0, #0
    8248:	da01      	bge.n	824e <__aeabi_dcmpge+0xe>
    824a:	2000      	movs	r0, #0
    824c:	bd10      	pop	{r4, pc}
    824e:	2001      	movs	r0, #1
    8250:	bd10      	pop	{r4, pc}
    8252:	46c0      	nop			; (mov r8, r8)

00008254 <__aeabi_cfrcmple>:
    8254:	4684      	mov	ip, r0
    8256:	1c08      	adds	r0, r1, #0
    8258:	4661      	mov	r1, ip
    825a:	e7ff      	b.n	825c <__aeabi_cfcmpeq>

0000825c <__aeabi_cfcmpeq>:
    825c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    825e:	f000 fb9d 	bl	899c <__lesf2>
    8262:	2800      	cmp	r0, #0
    8264:	d401      	bmi.n	826a <__aeabi_cfcmpeq+0xe>
    8266:	2100      	movs	r1, #0
    8268:	42c8      	cmn	r0, r1
    826a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0000826c <__aeabi_fcmpeq>:
    826c:	b510      	push	{r4, lr}
    826e:	f000 fb2f 	bl	88d0 <__eqsf2>
    8272:	4240      	negs	r0, r0
    8274:	3001      	adds	r0, #1
    8276:	bd10      	pop	{r4, pc}

00008278 <__aeabi_fcmplt>:
    8278:	b510      	push	{r4, lr}
    827a:	f000 fb8f 	bl	899c <__lesf2>
    827e:	2800      	cmp	r0, #0
    8280:	db01      	blt.n	8286 <__aeabi_fcmplt+0xe>
    8282:	2000      	movs	r0, #0
    8284:	bd10      	pop	{r4, pc}
    8286:	2001      	movs	r0, #1
    8288:	bd10      	pop	{r4, pc}
    828a:	46c0      	nop			; (mov r8, r8)

0000828c <__aeabi_fcmple>:
    828c:	b510      	push	{r4, lr}
    828e:	f000 fb85 	bl	899c <__lesf2>
    8292:	2800      	cmp	r0, #0
    8294:	dd01      	ble.n	829a <__aeabi_fcmple+0xe>
    8296:	2000      	movs	r0, #0
    8298:	bd10      	pop	{r4, pc}
    829a:	2001      	movs	r0, #1
    829c:	bd10      	pop	{r4, pc}
    829e:	46c0      	nop			; (mov r8, r8)

000082a0 <__aeabi_fcmpgt>:
    82a0:	b510      	push	{r4, lr}
    82a2:	f000 fb3b 	bl	891c <__gesf2>
    82a6:	2800      	cmp	r0, #0
    82a8:	dc01      	bgt.n	82ae <__aeabi_fcmpgt+0xe>
    82aa:	2000      	movs	r0, #0
    82ac:	bd10      	pop	{r4, pc}
    82ae:	2001      	movs	r0, #1
    82b0:	bd10      	pop	{r4, pc}
    82b2:	46c0      	nop			; (mov r8, r8)

000082b4 <__aeabi_fcmpge>:
    82b4:	b510      	push	{r4, lr}
    82b6:	f000 fb31 	bl	891c <__gesf2>
    82ba:	2800      	cmp	r0, #0
    82bc:	da01      	bge.n	82c2 <__aeabi_fcmpge+0xe>
    82be:	2000      	movs	r0, #0
    82c0:	bd10      	pop	{r4, pc}
    82c2:	2001      	movs	r0, #1
    82c4:	bd10      	pop	{r4, pc}
    82c6:	46c0      	nop			; (mov r8, r8)

000082c8 <__aeabi_lmul>:
    82c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    82ca:	46ce      	mov	lr, r9
    82cc:	4647      	mov	r7, r8
    82ce:	0415      	lsls	r5, r2, #16
    82d0:	0c2d      	lsrs	r5, r5, #16
    82d2:	002e      	movs	r6, r5
    82d4:	b580      	push	{r7, lr}
    82d6:	0407      	lsls	r7, r0, #16
    82d8:	0c14      	lsrs	r4, r2, #16
    82da:	0c3f      	lsrs	r7, r7, #16
    82dc:	4699      	mov	r9, r3
    82de:	0c03      	lsrs	r3, r0, #16
    82e0:	437e      	muls	r6, r7
    82e2:	435d      	muls	r5, r3
    82e4:	4367      	muls	r7, r4
    82e6:	4363      	muls	r3, r4
    82e8:	197f      	adds	r7, r7, r5
    82ea:	0c34      	lsrs	r4, r6, #16
    82ec:	19e4      	adds	r4, r4, r7
    82ee:	469c      	mov	ip, r3
    82f0:	42a5      	cmp	r5, r4
    82f2:	d903      	bls.n	82fc <__aeabi_lmul+0x34>
    82f4:	2380      	movs	r3, #128	; 0x80
    82f6:	025b      	lsls	r3, r3, #9
    82f8:	4698      	mov	r8, r3
    82fa:	44c4      	add	ip, r8
    82fc:	464b      	mov	r3, r9
    82fe:	4351      	muls	r1, r2
    8300:	4343      	muls	r3, r0
    8302:	0436      	lsls	r6, r6, #16
    8304:	0c36      	lsrs	r6, r6, #16
    8306:	0c25      	lsrs	r5, r4, #16
    8308:	0424      	lsls	r4, r4, #16
    830a:	4465      	add	r5, ip
    830c:	19a4      	adds	r4, r4, r6
    830e:	1859      	adds	r1, r3, r1
    8310:	1949      	adds	r1, r1, r5
    8312:	0020      	movs	r0, r4
    8314:	bc0c      	pop	{r2, r3}
    8316:	4690      	mov	r8, r2
    8318:	4699      	mov	r9, r3
    831a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000831c <__aeabi_fadd>:
    831c:	b5f0      	push	{r4, r5, r6, r7, lr}
    831e:	46c6      	mov	lr, r8
    8320:	024e      	lsls	r6, r1, #9
    8322:	0247      	lsls	r7, r0, #9
    8324:	0a76      	lsrs	r6, r6, #9
    8326:	0a7b      	lsrs	r3, r7, #9
    8328:	0044      	lsls	r4, r0, #1
    832a:	0fc5      	lsrs	r5, r0, #31
    832c:	00f7      	lsls	r7, r6, #3
    832e:	0048      	lsls	r0, r1, #1
    8330:	4698      	mov	r8, r3
    8332:	b500      	push	{lr}
    8334:	0e24      	lsrs	r4, r4, #24
    8336:	002a      	movs	r2, r5
    8338:	00db      	lsls	r3, r3, #3
    833a:	0e00      	lsrs	r0, r0, #24
    833c:	0fc9      	lsrs	r1, r1, #31
    833e:	46bc      	mov	ip, r7
    8340:	428d      	cmp	r5, r1
    8342:	d067      	beq.n	8414 <__aeabi_fadd+0xf8>
    8344:	1a22      	subs	r2, r4, r0
    8346:	2a00      	cmp	r2, #0
    8348:	dc00      	bgt.n	834c <__aeabi_fadd+0x30>
    834a:	e0a5      	b.n	8498 <__aeabi_fadd+0x17c>
    834c:	2800      	cmp	r0, #0
    834e:	d13a      	bne.n	83c6 <__aeabi_fadd+0xaa>
    8350:	2f00      	cmp	r7, #0
    8352:	d100      	bne.n	8356 <__aeabi_fadd+0x3a>
    8354:	e093      	b.n	847e <__aeabi_fadd+0x162>
    8356:	1e51      	subs	r1, r2, #1
    8358:	2900      	cmp	r1, #0
    835a:	d000      	beq.n	835e <__aeabi_fadd+0x42>
    835c:	e0bc      	b.n	84d8 <__aeabi_fadd+0x1bc>
    835e:	2401      	movs	r4, #1
    8360:	1bdb      	subs	r3, r3, r7
    8362:	015a      	lsls	r2, r3, #5
    8364:	d546      	bpl.n	83f4 <__aeabi_fadd+0xd8>
    8366:	019b      	lsls	r3, r3, #6
    8368:	099e      	lsrs	r6, r3, #6
    836a:	0030      	movs	r0, r6
    836c:	f002 fb4c 	bl	aa08 <__clzsi2>
    8370:	3805      	subs	r0, #5
    8372:	4086      	lsls	r6, r0
    8374:	4284      	cmp	r4, r0
    8376:	dd00      	ble.n	837a <__aeabi_fadd+0x5e>
    8378:	e09d      	b.n	84b6 <__aeabi_fadd+0x19a>
    837a:	1b04      	subs	r4, r0, r4
    837c:	0032      	movs	r2, r6
    837e:	2020      	movs	r0, #32
    8380:	3401      	adds	r4, #1
    8382:	40e2      	lsrs	r2, r4
    8384:	1b04      	subs	r4, r0, r4
    8386:	40a6      	lsls	r6, r4
    8388:	0033      	movs	r3, r6
    838a:	1e5e      	subs	r6, r3, #1
    838c:	41b3      	sbcs	r3, r6
    838e:	2400      	movs	r4, #0
    8390:	4313      	orrs	r3, r2
    8392:	075a      	lsls	r2, r3, #29
    8394:	d004      	beq.n	83a0 <__aeabi_fadd+0x84>
    8396:	220f      	movs	r2, #15
    8398:	401a      	ands	r2, r3
    839a:	2a04      	cmp	r2, #4
    839c:	d000      	beq.n	83a0 <__aeabi_fadd+0x84>
    839e:	3304      	adds	r3, #4
    83a0:	015a      	lsls	r2, r3, #5
    83a2:	d529      	bpl.n	83f8 <__aeabi_fadd+0xdc>
    83a4:	3401      	adds	r4, #1
    83a6:	2cff      	cmp	r4, #255	; 0xff
    83a8:	d100      	bne.n	83ac <__aeabi_fadd+0x90>
    83aa:	e081      	b.n	84b0 <__aeabi_fadd+0x194>
    83ac:	002a      	movs	r2, r5
    83ae:	019b      	lsls	r3, r3, #6
    83b0:	0a5b      	lsrs	r3, r3, #9
    83b2:	b2e4      	uxtb	r4, r4
    83b4:	025b      	lsls	r3, r3, #9
    83b6:	05e4      	lsls	r4, r4, #23
    83b8:	0a58      	lsrs	r0, r3, #9
    83ba:	07d2      	lsls	r2, r2, #31
    83bc:	4320      	orrs	r0, r4
    83be:	4310      	orrs	r0, r2
    83c0:	bc04      	pop	{r2}
    83c2:	4690      	mov	r8, r2
    83c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83c6:	2cff      	cmp	r4, #255	; 0xff
    83c8:	d0e3      	beq.n	8392 <__aeabi_fadd+0x76>
    83ca:	2180      	movs	r1, #128	; 0x80
    83cc:	0038      	movs	r0, r7
    83ce:	04c9      	lsls	r1, r1, #19
    83d0:	4308      	orrs	r0, r1
    83d2:	4684      	mov	ip, r0
    83d4:	2a1b      	cmp	r2, #27
    83d6:	dd00      	ble.n	83da <__aeabi_fadd+0xbe>
    83d8:	e082      	b.n	84e0 <__aeabi_fadd+0x1c4>
    83da:	2020      	movs	r0, #32
    83dc:	4661      	mov	r1, ip
    83de:	40d1      	lsrs	r1, r2
    83e0:	1a82      	subs	r2, r0, r2
    83e2:	4660      	mov	r0, ip
    83e4:	4090      	lsls	r0, r2
    83e6:	0002      	movs	r2, r0
    83e8:	1e50      	subs	r0, r2, #1
    83ea:	4182      	sbcs	r2, r0
    83ec:	430a      	orrs	r2, r1
    83ee:	1a9b      	subs	r3, r3, r2
    83f0:	015a      	lsls	r2, r3, #5
    83f2:	d4b8      	bmi.n	8366 <__aeabi_fadd+0x4a>
    83f4:	075a      	lsls	r2, r3, #29
    83f6:	d1ce      	bne.n	8396 <__aeabi_fadd+0x7a>
    83f8:	08de      	lsrs	r6, r3, #3
    83fa:	002a      	movs	r2, r5
    83fc:	2cff      	cmp	r4, #255	; 0xff
    83fe:	d13a      	bne.n	8476 <__aeabi_fadd+0x15a>
    8400:	2e00      	cmp	r6, #0
    8402:	d100      	bne.n	8406 <__aeabi_fadd+0xea>
    8404:	e0ae      	b.n	8564 <__aeabi_fadd+0x248>
    8406:	2380      	movs	r3, #128	; 0x80
    8408:	03db      	lsls	r3, r3, #15
    840a:	4333      	orrs	r3, r6
    840c:	025b      	lsls	r3, r3, #9
    840e:	0a5b      	lsrs	r3, r3, #9
    8410:	24ff      	movs	r4, #255	; 0xff
    8412:	e7cf      	b.n	83b4 <__aeabi_fadd+0x98>
    8414:	1a21      	subs	r1, r4, r0
    8416:	2900      	cmp	r1, #0
    8418:	dd52      	ble.n	84c0 <__aeabi_fadd+0x1a4>
    841a:	2800      	cmp	r0, #0
    841c:	d031      	beq.n	8482 <__aeabi_fadd+0x166>
    841e:	2cff      	cmp	r4, #255	; 0xff
    8420:	d0b7      	beq.n	8392 <__aeabi_fadd+0x76>
    8422:	2080      	movs	r0, #128	; 0x80
    8424:	003e      	movs	r6, r7
    8426:	04c0      	lsls	r0, r0, #19
    8428:	4306      	orrs	r6, r0
    842a:	46b4      	mov	ip, r6
    842c:	291b      	cmp	r1, #27
    842e:	dd00      	ble.n	8432 <__aeabi_fadd+0x116>
    8430:	e0aa      	b.n	8588 <__aeabi_fadd+0x26c>
    8432:	2620      	movs	r6, #32
    8434:	4660      	mov	r0, ip
    8436:	40c8      	lsrs	r0, r1
    8438:	1a71      	subs	r1, r6, r1
    843a:	4666      	mov	r6, ip
    843c:	408e      	lsls	r6, r1
    843e:	0031      	movs	r1, r6
    8440:	1e4e      	subs	r6, r1, #1
    8442:	41b1      	sbcs	r1, r6
    8444:	4301      	orrs	r1, r0
    8446:	185b      	adds	r3, r3, r1
    8448:	0159      	lsls	r1, r3, #5
    844a:	d5d3      	bpl.n	83f4 <__aeabi_fadd+0xd8>
    844c:	3401      	adds	r4, #1
    844e:	2cff      	cmp	r4, #255	; 0xff
    8450:	d100      	bne.n	8454 <__aeabi_fadd+0x138>
    8452:	e087      	b.n	8564 <__aeabi_fadd+0x248>
    8454:	2201      	movs	r2, #1
    8456:	4978      	ldr	r1, [pc, #480]	; (8638 <__aeabi_fadd+0x31c>)
    8458:	401a      	ands	r2, r3
    845a:	085b      	lsrs	r3, r3, #1
    845c:	400b      	ands	r3, r1
    845e:	4313      	orrs	r3, r2
    8460:	e797      	b.n	8392 <__aeabi_fadd+0x76>
    8462:	2c00      	cmp	r4, #0
    8464:	d000      	beq.n	8468 <__aeabi_fadd+0x14c>
    8466:	e0a7      	b.n	85b8 <__aeabi_fadd+0x29c>
    8468:	2b00      	cmp	r3, #0
    846a:	d000      	beq.n	846e <__aeabi_fadd+0x152>
    846c:	e0b6      	b.n	85dc <__aeabi_fadd+0x2c0>
    846e:	1e3b      	subs	r3, r7, #0
    8470:	d162      	bne.n	8538 <__aeabi_fadd+0x21c>
    8472:	2600      	movs	r6, #0
    8474:	2200      	movs	r2, #0
    8476:	0273      	lsls	r3, r6, #9
    8478:	0a5b      	lsrs	r3, r3, #9
    847a:	b2e4      	uxtb	r4, r4
    847c:	e79a      	b.n	83b4 <__aeabi_fadd+0x98>
    847e:	0014      	movs	r4, r2
    8480:	e787      	b.n	8392 <__aeabi_fadd+0x76>
    8482:	2f00      	cmp	r7, #0
    8484:	d04d      	beq.n	8522 <__aeabi_fadd+0x206>
    8486:	1e48      	subs	r0, r1, #1
    8488:	2800      	cmp	r0, #0
    848a:	d157      	bne.n	853c <__aeabi_fadd+0x220>
    848c:	4463      	add	r3, ip
    848e:	2401      	movs	r4, #1
    8490:	015a      	lsls	r2, r3, #5
    8492:	d5af      	bpl.n	83f4 <__aeabi_fadd+0xd8>
    8494:	2402      	movs	r4, #2
    8496:	e7dd      	b.n	8454 <__aeabi_fadd+0x138>
    8498:	2a00      	cmp	r2, #0
    849a:	d124      	bne.n	84e6 <__aeabi_fadd+0x1ca>
    849c:	1c62      	adds	r2, r4, #1
    849e:	b2d2      	uxtb	r2, r2
    84a0:	2a01      	cmp	r2, #1
    84a2:	ddde      	ble.n	8462 <__aeabi_fadd+0x146>
    84a4:	1bde      	subs	r6, r3, r7
    84a6:	0172      	lsls	r2, r6, #5
    84a8:	d535      	bpl.n	8516 <__aeabi_fadd+0x1fa>
    84aa:	1afe      	subs	r6, r7, r3
    84ac:	000d      	movs	r5, r1
    84ae:	e75c      	b.n	836a <__aeabi_fadd+0x4e>
    84b0:	002a      	movs	r2, r5
    84b2:	2300      	movs	r3, #0
    84b4:	e77e      	b.n	83b4 <__aeabi_fadd+0x98>
    84b6:	0033      	movs	r3, r6
    84b8:	4a60      	ldr	r2, [pc, #384]	; (863c <__aeabi_fadd+0x320>)
    84ba:	1a24      	subs	r4, r4, r0
    84bc:	4013      	ands	r3, r2
    84be:	e768      	b.n	8392 <__aeabi_fadd+0x76>
    84c0:	2900      	cmp	r1, #0
    84c2:	d163      	bne.n	858c <__aeabi_fadd+0x270>
    84c4:	1c61      	adds	r1, r4, #1
    84c6:	b2c8      	uxtb	r0, r1
    84c8:	2801      	cmp	r0, #1
    84ca:	dd4e      	ble.n	856a <__aeabi_fadd+0x24e>
    84cc:	29ff      	cmp	r1, #255	; 0xff
    84ce:	d049      	beq.n	8564 <__aeabi_fadd+0x248>
    84d0:	4463      	add	r3, ip
    84d2:	085b      	lsrs	r3, r3, #1
    84d4:	000c      	movs	r4, r1
    84d6:	e75c      	b.n	8392 <__aeabi_fadd+0x76>
    84d8:	2aff      	cmp	r2, #255	; 0xff
    84da:	d041      	beq.n	8560 <__aeabi_fadd+0x244>
    84dc:	000a      	movs	r2, r1
    84de:	e779      	b.n	83d4 <__aeabi_fadd+0xb8>
    84e0:	2201      	movs	r2, #1
    84e2:	1a9b      	subs	r3, r3, r2
    84e4:	e784      	b.n	83f0 <__aeabi_fadd+0xd4>
    84e6:	2c00      	cmp	r4, #0
    84e8:	d01d      	beq.n	8526 <__aeabi_fadd+0x20a>
    84ea:	28ff      	cmp	r0, #255	; 0xff
    84ec:	d022      	beq.n	8534 <__aeabi_fadd+0x218>
    84ee:	2480      	movs	r4, #128	; 0x80
    84f0:	04e4      	lsls	r4, r4, #19
    84f2:	4252      	negs	r2, r2
    84f4:	4323      	orrs	r3, r4
    84f6:	2a1b      	cmp	r2, #27
    84f8:	dd00      	ble.n	84fc <__aeabi_fadd+0x1e0>
    84fa:	e08a      	b.n	8612 <__aeabi_fadd+0x2f6>
    84fc:	001c      	movs	r4, r3
    84fe:	2520      	movs	r5, #32
    8500:	40d4      	lsrs	r4, r2
    8502:	1aaa      	subs	r2, r5, r2
    8504:	4093      	lsls	r3, r2
    8506:	1e5a      	subs	r2, r3, #1
    8508:	4193      	sbcs	r3, r2
    850a:	4323      	orrs	r3, r4
    850c:	4662      	mov	r2, ip
    850e:	0004      	movs	r4, r0
    8510:	1ad3      	subs	r3, r2, r3
    8512:	000d      	movs	r5, r1
    8514:	e725      	b.n	8362 <__aeabi_fadd+0x46>
    8516:	2e00      	cmp	r6, #0
    8518:	d000      	beq.n	851c <__aeabi_fadd+0x200>
    851a:	e726      	b.n	836a <__aeabi_fadd+0x4e>
    851c:	2200      	movs	r2, #0
    851e:	2400      	movs	r4, #0
    8520:	e7a9      	b.n	8476 <__aeabi_fadd+0x15a>
    8522:	000c      	movs	r4, r1
    8524:	e735      	b.n	8392 <__aeabi_fadd+0x76>
    8526:	2b00      	cmp	r3, #0
    8528:	d04d      	beq.n	85c6 <__aeabi_fadd+0x2aa>
    852a:	43d2      	mvns	r2, r2
    852c:	2a00      	cmp	r2, #0
    852e:	d0ed      	beq.n	850c <__aeabi_fadd+0x1f0>
    8530:	28ff      	cmp	r0, #255	; 0xff
    8532:	d1e0      	bne.n	84f6 <__aeabi_fadd+0x1da>
    8534:	4663      	mov	r3, ip
    8536:	24ff      	movs	r4, #255	; 0xff
    8538:	000d      	movs	r5, r1
    853a:	e72a      	b.n	8392 <__aeabi_fadd+0x76>
    853c:	29ff      	cmp	r1, #255	; 0xff
    853e:	d00f      	beq.n	8560 <__aeabi_fadd+0x244>
    8540:	0001      	movs	r1, r0
    8542:	e773      	b.n	842c <__aeabi_fadd+0x110>
    8544:	2b00      	cmp	r3, #0
    8546:	d061      	beq.n	860c <__aeabi_fadd+0x2f0>
    8548:	24ff      	movs	r4, #255	; 0xff
    854a:	2f00      	cmp	r7, #0
    854c:	d100      	bne.n	8550 <__aeabi_fadd+0x234>
    854e:	e720      	b.n	8392 <__aeabi_fadd+0x76>
    8550:	2280      	movs	r2, #128	; 0x80
    8552:	4641      	mov	r1, r8
    8554:	03d2      	lsls	r2, r2, #15
    8556:	4211      	tst	r1, r2
    8558:	d002      	beq.n	8560 <__aeabi_fadd+0x244>
    855a:	4216      	tst	r6, r2
    855c:	d100      	bne.n	8560 <__aeabi_fadd+0x244>
    855e:	003b      	movs	r3, r7
    8560:	24ff      	movs	r4, #255	; 0xff
    8562:	e716      	b.n	8392 <__aeabi_fadd+0x76>
    8564:	24ff      	movs	r4, #255	; 0xff
    8566:	2300      	movs	r3, #0
    8568:	e724      	b.n	83b4 <__aeabi_fadd+0x98>
    856a:	2c00      	cmp	r4, #0
    856c:	d1ea      	bne.n	8544 <__aeabi_fadd+0x228>
    856e:	2b00      	cmp	r3, #0
    8570:	d058      	beq.n	8624 <__aeabi_fadd+0x308>
    8572:	2f00      	cmp	r7, #0
    8574:	d100      	bne.n	8578 <__aeabi_fadd+0x25c>
    8576:	e70c      	b.n	8392 <__aeabi_fadd+0x76>
    8578:	4463      	add	r3, ip
    857a:	015a      	lsls	r2, r3, #5
    857c:	d400      	bmi.n	8580 <__aeabi_fadd+0x264>
    857e:	e739      	b.n	83f4 <__aeabi_fadd+0xd8>
    8580:	4a2e      	ldr	r2, [pc, #184]	; (863c <__aeabi_fadd+0x320>)
    8582:	000c      	movs	r4, r1
    8584:	4013      	ands	r3, r2
    8586:	e704      	b.n	8392 <__aeabi_fadd+0x76>
    8588:	2101      	movs	r1, #1
    858a:	e75c      	b.n	8446 <__aeabi_fadd+0x12a>
    858c:	2c00      	cmp	r4, #0
    858e:	d11e      	bne.n	85ce <__aeabi_fadd+0x2b2>
    8590:	2b00      	cmp	r3, #0
    8592:	d040      	beq.n	8616 <__aeabi_fadd+0x2fa>
    8594:	43c9      	mvns	r1, r1
    8596:	2900      	cmp	r1, #0
    8598:	d00b      	beq.n	85b2 <__aeabi_fadd+0x296>
    859a:	28ff      	cmp	r0, #255	; 0xff
    859c:	d036      	beq.n	860c <__aeabi_fadd+0x2f0>
    859e:	291b      	cmp	r1, #27
    85a0:	dc47      	bgt.n	8632 <__aeabi_fadd+0x316>
    85a2:	001c      	movs	r4, r3
    85a4:	2620      	movs	r6, #32
    85a6:	40cc      	lsrs	r4, r1
    85a8:	1a71      	subs	r1, r6, r1
    85aa:	408b      	lsls	r3, r1
    85ac:	1e59      	subs	r1, r3, #1
    85ae:	418b      	sbcs	r3, r1
    85b0:	4323      	orrs	r3, r4
    85b2:	4463      	add	r3, ip
    85b4:	0004      	movs	r4, r0
    85b6:	e747      	b.n	8448 <__aeabi_fadd+0x12c>
    85b8:	2b00      	cmp	r3, #0
    85ba:	d118      	bne.n	85ee <__aeabi_fadd+0x2d2>
    85bc:	1e3b      	subs	r3, r7, #0
    85be:	d02d      	beq.n	861c <__aeabi_fadd+0x300>
    85c0:	000d      	movs	r5, r1
    85c2:	24ff      	movs	r4, #255	; 0xff
    85c4:	e6e5      	b.n	8392 <__aeabi_fadd+0x76>
    85c6:	003b      	movs	r3, r7
    85c8:	0004      	movs	r4, r0
    85ca:	000d      	movs	r5, r1
    85cc:	e6e1      	b.n	8392 <__aeabi_fadd+0x76>
    85ce:	28ff      	cmp	r0, #255	; 0xff
    85d0:	d01c      	beq.n	860c <__aeabi_fadd+0x2f0>
    85d2:	2480      	movs	r4, #128	; 0x80
    85d4:	04e4      	lsls	r4, r4, #19
    85d6:	4249      	negs	r1, r1
    85d8:	4323      	orrs	r3, r4
    85da:	e7e0      	b.n	859e <__aeabi_fadd+0x282>
    85dc:	2f00      	cmp	r7, #0
    85de:	d100      	bne.n	85e2 <__aeabi_fadd+0x2c6>
    85e0:	e6d7      	b.n	8392 <__aeabi_fadd+0x76>
    85e2:	1bde      	subs	r6, r3, r7
    85e4:	0172      	lsls	r2, r6, #5
    85e6:	d51f      	bpl.n	8628 <__aeabi_fadd+0x30c>
    85e8:	1afb      	subs	r3, r7, r3
    85ea:	000d      	movs	r5, r1
    85ec:	e6d1      	b.n	8392 <__aeabi_fadd+0x76>
    85ee:	24ff      	movs	r4, #255	; 0xff
    85f0:	2f00      	cmp	r7, #0
    85f2:	d100      	bne.n	85f6 <__aeabi_fadd+0x2da>
    85f4:	e6cd      	b.n	8392 <__aeabi_fadd+0x76>
    85f6:	2280      	movs	r2, #128	; 0x80
    85f8:	4640      	mov	r0, r8
    85fa:	03d2      	lsls	r2, r2, #15
    85fc:	4210      	tst	r0, r2
    85fe:	d0af      	beq.n	8560 <__aeabi_fadd+0x244>
    8600:	4216      	tst	r6, r2
    8602:	d1ad      	bne.n	8560 <__aeabi_fadd+0x244>
    8604:	003b      	movs	r3, r7
    8606:	000d      	movs	r5, r1
    8608:	24ff      	movs	r4, #255	; 0xff
    860a:	e6c2      	b.n	8392 <__aeabi_fadd+0x76>
    860c:	4663      	mov	r3, ip
    860e:	24ff      	movs	r4, #255	; 0xff
    8610:	e6bf      	b.n	8392 <__aeabi_fadd+0x76>
    8612:	2301      	movs	r3, #1
    8614:	e77a      	b.n	850c <__aeabi_fadd+0x1f0>
    8616:	003b      	movs	r3, r7
    8618:	0004      	movs	r4, r0
    861a:	e6ba      	b.n	8392 <__aeabi_fadd+0x76>
    861c:	2680      	movs	r6, #128	; 0x80
    861e:	2200      	movs	r2, #0
    8620:	03f6      	lsls	r6, r6, #15
    8622:	e6f0      	b.n	8406 <__aeabi_fadd+0xea>
    8624:	003b      	movs	r3, r7
    8626:	e6b4      	b.n	8392 <__aeabi_fadd+0x76>
    8628:	1e33      	subs	r3, r6, #0
    862a:	d000      	beq.n	862e <__aeabi_fadd+0x312>
    862c:	e6e2      	b.n	83f4 <__aeabi_fadd+0xd8>
    862e:	2200      	movs	r2, #0
    8630:	e721      	b.n	8476 <__aeabi_fadd+0x15a>
    8632:	2301      	movs	r3, #1
    8634:	e7bd      	b.n	85b2 <__aeabi_fadd+0x296>
    8636:	46c0      	nop			; (mov r8, r8)
    8638:	7dffffff 	.word	0x7dffffff
    863c:	fbffffff 	.word	0xfbffffff

00008640 <__aeabi_fdiv>:
    8640:	b5f0      	push	{r4, r5, r6, r7, lr}
    8642:	4657      	mov	r7, sl
    8644:	464e      	mov	r6, r9
    8646:	46de      	mov	lr, fp
    8648:	4645      	mov	r5, r8
    864a:	b5e0      	push	{r5, r6, r7, lr}
    864c:	0244      	lsls	r4, r0, #9
    864e:	0043      	lsls	r3, r0, #1
    8650:	0fc6      	lsrs	r6, r0, #31
    8652:	b083      	sub	sp, #12
    8654:	1c0f      	adds	r7, r1, #0
    8656:	0a64      	lsrs	r4, r4, #9
    8658:	0e1b      	lsrs	r3, r3, #24
    865a:	46b2      	mov	sl, r6
    865c:	d053      	beq.n	8706 <__aeabi_fdiv+0xc6>
    865e:	2bff      	cmp	r3, #255	; 0xff
    8660:	d027      	beq.n	86b2 <__aeabi_fdiv+0x72>
    8662:	2280      	movs	r2, #128	; 0x80
    8664:	00e4      	lsls	r4, r4, #3
    8666:	04d2      	lsls	r2, r2, #19
    8668:	4314      	orrs	r4, r2
    866a:	227f      	movs	r2, #127	; 0x7f
    866c:	4252      	negs	r2, r2
    866e:	4690      	mov	r8, r2
    8670:	4498      	add	r8, r3
    8672:	2300      	movs	r3, #0
    8674:	4699      	mov	r9, r3
    8676:	469b      	mov	fp, r3
    8678:	027d      	lsls	r5, r7, #9
    867a:	0078      	lsls	r0, r7, #1
    867c:	0ffb      	lsrs	r3, r7, #31
    867e:	0a6d      	lsrs	r5, r5, #9
    8680:	0e00      	lsrs	r0, r0, #24
    8682:	9300      	str	r3, [sp, #0]
    8684:	d024      	beq.n	86d0 <__aeabi_fdiv+0x90>
    8686:	28ff      	cmp	r0, #255	; 0xff
    8688:	d046      	beq.n	8718 <__aeabi_fdiv+0xd8>
    868a:	2380      	movs	r3, #128	; 0x80
    868c:	2100      	movs	r1, #0
    868e:	00ed      	lsls	r5, r5, #3
    8690:	04db      	lsls	r3, r3, #19
    8692:	431d      	orrs	r5, r3
    8694:	387f      	subs	r0, #127	; 0x7f
    8696:	4647      	mov	r7, r8
    8698:	1a38      	subs	r0, r7, r0
    869a:	464f      	mov	r7, r9
    869c:	430f      	orrs	r7, r1
    869e:	00bf      	lsls	r7, r7, #2
    86a0:	46b9      	mov	r9, r7
    86a2:	0033      	movs	r3, r6
    86a4:	9a00      	ldr	r2, [sp, #0]
    86a6:	4f87      	ldr	r7, [pc, #540]	; (88c4 <__aeabi_fdiv+0x284>)
    86a8:	4053      	eors	r3, r2
    86aa:	464a      	mov	r2, r9
    86ac:	58ba      	ldr	r2, [r7, r2]
    86ae:	9301      	str	r3, [sp, #4]
    86b0:	4697      	mov	pc, r2
    86b2:	2c00      	cmp	r4, #0
    86b4:	d14e      	bne.n	8754 <__aeabi_fdiv+0x114>
    86b6:	2308      	movs	r3, #8
    86b8:	4699      	mov	r9, r3
    86ba:	33f7      	adds	r3, #247	; 0xf7
    86bc:	4698      	mov	r8, r3
    86be:	3bfd      	subs	r3, #253	; 0xfd
    86c0:	469b      	mov	fp, r3
    86c2:	027d      	lsls	r5, r7, #9
    86c4:	0078      	lsls	r0, r7, #1
    86c6:	0ffb      	lsrs	r3, r7, #31
    86c8:	0a6d      	lsrs	r5, r5, #9
    86ca:	0e00      	lsrs	r0, r0, #24
    86cc:	9300      	str	r3, [sp, #0]
    86ce:	d1da      	bne.n	8686 <__aeabi_fdiv+0x46>
    86d0:	2d00      	cmp	r5, #0
    86d2:	d126      	bne.n	8722 <__aeabi_fdiv+0xe2>
    86d4:	2000      	movs	r0, #0
    86d6:	2101      	movs	r1, #1
    86d8:	0033      	movs	r3, r6
    86da:	9a00      	ldr	r2, [sp, #0]
    86dc:	4f7a      	ldr	r7, [pc, #488]	; (88c8 <__aeabi_fdiv+0x288>)
    86de:	4053      	eors	r3, r2
    86e0:	4642      	mov	r2, r8
    86e2:	1a10      	subs	r0, r2, r0
    86e4:	464a      	mov	r2, r9
    86e6:	430a      	orrs	r2, r1
    86e8:	0092      	lsls	r2, r2, #2
    86ea:	58ba      	ldr	r2, [r7, r2]
    86ec:	001d      	movs	r5, r3
    86ee:	4697      	mov	pc, r2
    86f0:	9b00      	ldr	r3, [sp, #0]
    86f2:	002c      	movs	r4, r5
    86f4:	469a      	mov	sl, r3
    86f6:	468b      	mov	fp, r1
    86f8:	465b      	mov	r3, fp
    86fa:	2b02      	cmp	r3, #2
    86fc:	d131      	bne.n	8762 <__aeabi_fdiv+0x122>
    86fe:	4653      	mov	r3, sl
    8700:	21ff      	movs	r1, #255	; 0xff
    8702:	2400      	movs	r4, #0
    8704:	e038      	b.n	8778 <__aeabi_fdiv+0x138>
    8706:	2c00      	cmp	r4, #0
    8708:	d117      	bne.n	873a <__aeabi_fdiv+0xfa>
    870a:	2304      	movs	r3, #4
    870c:	4699      	mov	r9, r3
    870e:	2300      	movs	r3, #0
    8710:	4698      	mov	r8, r3
    8712:	3301      	adds	r3, #1
    8714:	469b      	mov	fp, r3
    8716:	e7af      	b.n	8678 <__aeabi_fdiv+0x38>
    8718:	20ff      	movs	r0, #255	; 0xff
    871a:	2d00      	cmp	r5, #0
    871c:	d10b      	bne.n	8736 <__aeabi_fdiv+0xf6>
    871e:	2102      	movs	r1, #2
    8720:	e7da      	b.n	86d8 <__aeabi_fdiv+0x98>
    8722:	0028      	movs	r0, r5
    8724:	f002 f970 	bl	aa08 <__clzsi2>
    8728:	1f43      	subs	r3, r0, #5
    872a:	409d      	lsls	r5, r3
    872c:	2376      	movs	r3, #118	; 0x76
    872e:	425b      	negs	r3, r3
    8730:	1a18      	subs	r0, r3, r0
    8732:	2100      	movs	r1, #0
    8734:	e7af      	b.n	8696 <__aeabi_fdiv+0x56>
    8736:	2103      	movs	r1, #3
    8738:	e7ad      	b.n	8696 <__aeabi_fdiv+0x56>
    873a:	0020      	movs	r0, r4
    873c:	f002 f964 	bl	aa08 <__clzsi2>
    8740:	1f43      	subs	r3, r0, #5
    8742:	409c      	lsls	r4, r3
    8744:	2376      	movs	r3, #118	; 0x76
    8746:	425b      	negs	r3, r3
    8748:	1a1b      	subs	r3, r3, r0
    874a:	4698      	mov	r8, r3
    874c:	2300      	movs	r3, #0
    874e:	4699      	mov	r9, r3
    8750:	469b      	mov	fp, r3
    8752:	e791      	b.n	8678 <__aeabi_fdiv+0x38>
    8754:	230c      	movs	r3, #12
    8756:	4699      	mov	r9, r3
    8758:	33f3      	adds	r3, #243	; 0xf3
    875a:	4698      	mov	r8, r3
    875c:	3bfc      	subs	r3, #252	; 0xfc
    875e:	469b      	mov	fp, r3
    8760:	e78a      	b.n	8678 <__aeabi_fdiv+0x38>
    8762:	2b03      	cmp	r3, #3
    8764:	d100      	bne.n	8768 <__aeabi_fdiv+0x128>
    8766:	e0a5      	b.n	88b4 <__aeabi_fdiv+0x274>
    8768:	4655      	mov	r5, sl
    876a:	2b01      	cmp	r3, #1
    876c:	d000      	beq.n	8770 <__aeabi_fdiv+0x130>
    876e:	e081      	b.n	8874 <__aeabi_fdiv+0x234>
    8770:	2301      	movs	r3, #1
    8772:	2100      	movs	r1, #0
    8774:	2400      	movs	r4, #0
    8776:	402b      	ands	r3, r5
    8778:	0264      	lsls	r4, r4, #9
    877a:	05c9      	lsls	r1, r1, #23
    877c:	0a60      	lsrs	r0, r4, #9
    877e:	07db      	lsls	r3, r3, #31
    8780:	4308      	orrs	r0, r1
    8782:	4318      	orrs	r0, r3
    8784:	b003      	add	sp, #12
    8786:	bc3c      	pop	{r2, r3, r4, r5}
    8788:	4690      	mov	r8, r2
    878a:	4699      	mov	r9, r3
    878c:	46a2      	mov	sl, r4
    878e:	46ab      	mov	fp, r5
    8790:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8792:	2480      	movs	r4, #128	; 0x80
    8794:	2300      	movs	r3, #0
    8796:	03e4      	lsls	r4, r4, #15
    8798:	21ff      	movs	r1, #255	; 0xff
    879a:	e7ed      	b.n	8778 <__aeabi_fdiv+0x138>
    879c:	21ff      	movs	r1, #255	; 0xff
    879e:	2400      	movs	r4, #0
    87a0:	e7ea      	b.n	8778 <__aeabi_fdiv+0x138>
    87a2:	2301      	movs	r3, #1
    87a4:	1a59      	subs	r1, r3, r1
    87a6:	291b      	cmp	r1, #27
    87a8:	dd66      	ble.n	8878 <__aeabi_fdiv+0x238>
    87aa:	9a01      	ldr	r2, [sp, #4]
    87ac:	4013      	ands	r3, r2
    87ae:	2100      	movs	r1, #0
    87b0:	2400      	movs	r4, #0
    87b2:	e7e1      	b.n	8778 <__aeabi_fdiv+0x138>
    87b4:	2380      	movs	r3, #128	; 0x80
    87b6:	03db      	lsls	r3, r3, #15
    87b8:	421c      	tst	r4, r3
    87ba:	d038      	beq.n	882e <__aeabi_fdiv+0x1ee>
    87bc:	421d      	tst	r5, r3
    87be:	d051      	beq.n	8864 <__aeabi_fdiv+0x224>
    87c0:	431c      	orrs	r4, r3
    87c2:	0264      	lsls	r4, r4, #9
    87c4:	0a64      	lsrs	r4, r4, #9
    87c6:	0033      	movs	r3, r6
    87c8:	21ff      	movs	r1, #255	; 0xff
    87ca:	e7d5      	b.n	8778 <__aeabi_fdiv+0x138>
    87cc:	0163      	lsls	r3, r4, #5
    87ce:	016c      	lsls	r4, r5, #5
    87d0:	42a3      	cmp	r3, r4
    87d2:	d23b      	bcs.n	884c <__aeabi_fdiv+0x20c>
    87d4:	261b      	movs	r6, #27
    87d6:	2100      	movs	r1, #0
    87d8:	3801      	subs	r0, #1
    87da:	2501      	movs	r5, #1
    87dc:	001f      	movs	r7, r3
    87de:	0049      	lsls	r1, r1, #1
    87e0:	005b      	lsls	r3, r3, #1
    87e2:	2f00      	cmp	r7, #0
    87e4:	db01      	blt.n	87ea <__aeabi_fdiv+0x1aa>
    87e6:	429c      	cmp	r4, r3
    87e8:	d801      	bhi.n	87ee <__aeabi_fdiv+0x1ae>
    87ea:	1b1b      	subs	r3, r3, r4
    87ec:	4329      	orrs	r1, r5
    87ee:	3e01      	subs	r6, #1
    87f0:	2e00      	cmp	r6, #0
    87f2:	d1f3      	bne.n	87dc <__aeabi_fdiv+0x19c>
    87f4:	001c      	movs	r4, r3
    87f6:	1e63      	subs	r3, r4, #1
    87f8:	419c      	sbcs	r4, r3
    87fa:	430c      	orrs	r4, r1
    87fc:	0001      	movs	r1, r0
    87fe:	317f      	adds	r1, #127	; 0x7f
    8800:	2900      	cmp	r1, #0
    8802:	ddce      	ble.n	87a2 <__aeabi_fdiv+0x162>
    8804:	0763      	lsls	r3, r4, #29
    8806:	d004      	beq.n	8812 <__aeabi_fdiv+0x1d2>
    8808:	230f      	movs	r3, #15
    880a:	4023      	ands	r3, r4
    880c:	2b04      	cmp	r3, #4
    880e:	d000      	beq.n	8812 <__aeabi_fdiv+0x1d2>
    8810:	3404      	adds	r4, #4
    8812:	0123      	lsls	r3, r4, #4
    8814:	d503      	bpl.n	881e <__aeabi_fdiv+0x1de>
    8816:	0001      	movs	r1, r0
    8818:	4b2c      	ldr	r3, [pc, #176]	; (88cc <__aeabi_fdiv+0x28c>)
    881a:	3180      	adds	r1, #128	; 0x80
    881c:	401c      	ands	r4, r3
    881e:	29fe      	cmp	r1, #254	; 0xfe
    8820:	dd0d      	ble.n	883e <__aeabi_fdiv+0x1fe>
    8822:	2301      	movs	r3, #1
    8824:	9a01      	ldr	r2, [sp, #4]
    8826:	21ff      	movs	r1, #255	; 0xff
    8828:	4013      	ands	r3, r2
    882a:	2400      	movs	r4, #0
    882c:	e7a4      	b.n	8778 <__aeabi_fdiv+0x138>
    882e:	2380      	movs	r3, #128	; 0x80
    8830:	03db      	lsls	r3, r3, #15
    8832:	431c      	orrs	r4, r3
    8834:	0264      	lsls	r4, r4, #9
    8836:	0a64      	lsrs	r4, r4, #9
    8838:	0033      	movs	r3, r6
    883a:	21ff      	movs	r1, #255	; 0xff
    883c:	e79c      	b.n	8778 <__aeabi_fdiv+0x138>
    883e:	2301      	movs	r3, #1
    8840:	9a01      	ldr	r2, [sp, #4]
    8842:	01a4      	lsls	r4, r4, #6
    8844:	0a64      	lsrs	r4, r4, #9
    8846:	b2c9      	uxtb	r1, r1
    8848:	4013      	ands	r3, r2
    884a:	e795      	b.n	8778 <__aeabi_fdiv+0x138>
    884c:	1b1b      	subs	r3, r3, r4
    884e:	261a      	movs	r6, #26
    8850:	2101      	movs	r1, #1
    8852:	e7c2      	b.n	87da <__aeabi_fdiv+0x19a>
    8854:	9b00      	ldr	r3, [sp, #0]
    8856:	468b      	mov	fp, r1
    8858:	469a      	mov	sl, r3
    885a:	2400      	movs	r4, #0
    885c:	e74c      	b.n	86f8 <__aeabi_fdiv+0xb8>
    885e:	0263      	lsls	r3, r4, #9
    8860:	d5e5      	bpl.n	882e <__aeabi_fdiv+0x1ee>
    8862:	2500      	movs	r5, #0
    8864:	2480      	movs	r4, #128	; 0x80
    8866:	03e4      	lsls	r4, r4, #15
    8868:	432c      	orrs	r4, r5
    886a:	0264      	lsls	r4, r4, #9
    886c:	0a64      	lsrs	r4, r4, #9
    886e:	9b00      	ldr	r3, [sp, #0]
    8870:	21ff      	movs	r1, #255	; 0xff
    8872:	e781      	b.n	8778 <__aeabi_fdiv+0x138>
    8874:	9501      	str	r5, [sp, #4]
    8876:	e7c1      	b.n	87fc <__aeabi_fdiv+0x1bc>
    8878:	0023      	movs	r3, r4
    887a:	2020      	movs	r0, #32
    887c:	40cb      	lsrs	r3, r1
    887e:	1a41      	subs	r1, r0, r1
    8880:	408c      	lsls	r4, r1
    8882:	1e61      	subs	r1, r4, #1
    8884:	418c      	sbcs	r4, r1
    8886:	431c      	orrs	r4, r3
    8888:	0763      	lsls	r3, r4, #29
    888a:	d004      	beq.n	8896 <__aeabi_fdiv+0x256>
    888c:	230f      	movs	r3, #15
    888e:	4023      	ands	r3, r4
    8890:	2b04      	cmp	r3, #4
    8892:	d000      	beq.n	8896 <__aeabi_fdiv+0x256>
    8894:	3404      	adds	r4, #4
    8896:	0163      	lsls	r3, r4, #5
    8898:	d505      	bpl.n	88a6 <__aeabi_fdiv+0x266>
    889a:	2301      	movs	r3, #1
    889c:	9a01      	ldr	r2, [sp, #4]
    889e:	2101      	movs	r1, #1
    88a0:	4013      	ands	r3, r2
    88a2:	2400      	movs	r4, #0
    88a4:	e768      	b.n	8778 <__aeabi_fdiv+0x138>
    88a6:	2301      	movs	r3, #1
    88a8:	9a01      	ldr	r2, [sp, #4]
    88aa:	01a4      	lsls	r4, r4, #6
    88ac:	0a64      	lsrs	r4, r4, #9
    88ae:	4013      	ands	r3, r2
    88b0:	2100      	movs	r1, #0
    88b2:	e761      	b.n	8778 <__aeabi_fdiv+0x138>
    88b4:	2380      	movs	r3, #128	; 0x80
    88b6:	03db      	lsls	r3, r3, #15
    88b8:	431c      	orrs	r4, r3
    88ba:	0264      	lsls	r4, r4, #9
    88bc:	0a64      	lsrs	r4, r4, #9
    88be:	4653      	mov	r3, sl
    88c0:	21ff      	movs	r1, #255	; 0xff
    88c2:	e759      	b.n	8778 <__aeabi_fdiv+0x138>
    88c4:	0000aec0 	.word	0x0000aec0
    88c8:	0000af00 	.word	0x0000af00
    88cc:	f7ffffff 	.word	0xf7ffffff

000088d0 <__eqsf2>:
    88d0:	b570      	push	{r4, r5, r6, lr}
    88d2:	0042      	lsls	r2, r0, #1
    88d4:	0245      	lsls	r5, r0, #9
    88d6:	024e      	lsls	r6, r1, #9
    88d8:	004c      	lsls	r4, r1, #1
    88da:	0fc3      	lsrs	r3, r0, #31
    88dc:	0a6d      	lsrs	r5, r5, #9
    88de:	0e12      	lsrs	r2, r2, #24
    88e0:	0a76      	lsrs	r6, r6, #9
    88e2:	0e24      	lsrs	r4, r4, #24
    88e4:	0fc9      	lsrs	r1, r1, #31
    88e6:	2001      	movs	r0, #1
    88e8:	2aff      	cmp	r2, #255	; 0xff
    88ea:	d006      	beq.n	88fa <__eqsf2+0x2a>
    88ec:	2cff      	cmp	r4, #255	; 0xff
    88ee:	d003      	beq.n	88f8 <__eqsf2+0x28>
    88f0:	42a2      	cmp	r2, r4
    88f2:	d101      	bne.n	88f8 <__eqsf2+0x28>
    88f4:	42b5      	cmp	r5, r6
    88f6:	d006      	beq.n	8906 <__eqsf2+0x36>
    88f8:	bd70      	pop	{r4, r5, r6, pc}
    88fa:	2d00      	cmp	r5, #0
    88fc:	d1fc      	bne.n	88f8 <__eqsf2+0x28>
    88fe:	2cff      	cmp	r4, #255	; 0xff
    8900:	d1fa      	bne.n	88f8 <__eqsf2+0x28>
    8902:	2e00      	cmp	r6, #0
    8904:	d1f8      	bne.n	88f8 <__eqsf2+0x28>
    8906:	428b      	cmp	r3, r1
    8908:	d006      	beq.n	8918 <__eqsf2+0x48>
    890a:	2001      	movs	r0, #1
    890c:	2a00      	cmp	r2, #0
    890e:	d1f3      	bne.n	88f8 <__eqsf2+0x28>
    8910:	0028      	movs	r0, r5
    8912:	1e45      	subs	r5, r0, #1
    8914:	41a8      	sbcs	r0, r5
    8916:	e7ef      	b.n	88f8 <__eqsf2+0x28>
    8918:	2000      	movs	r0, #0
    891a:	e7ed      	b.n	88f8 <__eqsf2+0x28>

0000891c <__gesf2>:
    891c:	b5f0      	push	{r4, r5, r6, r7, lr}
    891e:	0042      	lsls	r2, r0, #1
    8920:	0245      	lsls	r5, r0, #9
    8922:	024c      	lsls	r4, r1, #9
    8924:	0fc3      	lsrs	r3, r0, #31
    8926:	0048      	lsls	r0, r1, #1
    8928:	0a6d      	lsrs	r5, r5, #9
    892a:	0e12      	lsrs	r2, r2, #24
    892c:	0a64      	lsrs	r4, r4, #9
    892e:	0e00      	lsrs	r0, r0, #24
    8930:	0fc9      	lsrs	r1, r1, #31
    8932:	2aff      	cmp	r2, #255	; 0xff
    8934:	d01e      	beq.n	8974 <__gesf2+0x58>
    8936:	28ff      	cmp	r0, #255	; 0xff
    8938:	d021      	beq.n	897e <__gesf2+0x62>
    893a:	2a00      	cmp	r2, #0
    893c:	d10a      	bne.n	8954 <__gesf2+0x38>
    893e:	426e      	negs	r6, r5
    8940:	416e      	adcs	r6, r5
    8942:	b2f6      	uxtb	r6, r6
    8944:	2800      	cmp	r0, #0
    8946:	d10f      	bne.n	8968 <__gesf2+0x4c>
    8948:	2c00      	cmp	r4, #0
    894a:	d10d      	bne.n	8968 <__gesf2+0x4c>
    894c:	2000      	movs	r0, #0
    894e:	2d00      	cmp	r5, #0
    8950:	d009      	beq.n	8966 <__gesf2+0x4a>
    8952:	e005      	b.n	8960 <__gesf2+0x44>
    8954:	2800      	cmp	r0, #0
    8956:	d101      	bne.n	895c <__gesf2+0x40>
    8958:	2c00      	cmp	r4, #0
    895a:	d001      	beq.n	8960 <__gesf2+0x44>
    895c:	428b      	cmp	r3, r1
    895e:	d011      	beq.n	8984 <__gesf2+0x68>
    8960:	2101      	movs	r1, #1
    8962:	4258      	negs	r0, r3
    8964:	4308      	orrs	r0, r1
    8966:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8968:	2e00      	cmp	r6, #0
    896a:	d0f7      	beq.n	895c <__gesf2+0x40>
    896c:	2001      	movs	r0, #1
    896e:	3901      	subs	r1, #1
    8970:	4308      	orrs	r0, r1
    8972:	e7f8      	b.n	8966 <__gesf2+0x4a>
    8974:	2d00      	cmp	r5, #0
    8976:	d0de      	beq.n	8936 <__gesf2+0x1a>
    8978:	2002      	movs	r0, #2
    897a:	4240      	negs	r0, r0
    897c:	e7f3      	b.n	8966 <__gesf2+0x4a>
    897e:	2c00      	cmp	r4, #0
    8980:	d0db      	beq.n	893a <__gesf2+0x1e>
    8982:	e7f9      	b.n	8978 <__gesf2+0x5c>
    8984:	4282      	cmp	r2, r0
    8986:	dceb      	bgt.n	8960 <__gesf2+0x44>
    8988:	db04      	blt.n	8994 <__gesf2+0x78>
    898a:	42a5      	cmp	r5, r4
    898c:	d8e8      	bhi.n	8960 <__gesf2+0x44>
    898e:	2000      	movs	r0, #0
    8990:	42a5      	cmp	r5, r4
    8992:	d2e8      	bcs.n	8966 <__gesf2+0x4a>
    8994:	2101      	movs	r1, #1
    8996:	1e58      	subs	r0, r3, #1
    8998:	4308      	orrs	r0, r1
    899a:	e7e4      	b.n	8966 <__gesf2+0x4a>

0000899c <__lesf2>:
    899c:	b5f0      	push	{r4, r5, r6, r7, lr}
    899e:	0042      	lsls	r2, r0, #1
    89a0:	024d      	lsls	r5, r1, #9
    89a2:	004c      	lsls	r4, r1, #1
    89a4:	0246      	lsls	r6, r0, #9
    89a6:	0a76      	lsrs	r6, r6, #9
    89a8:	0e12      	lsrs	r2, r2, #24
    89aa:	0fc3      	lsrs	r3, r0, #31
    89ac:	0a6d      	lsrs	r5, r5, #9
    89ae:	0e24      	lsrs	r4, r4, #24
    89b0:	0fc9      	lsrs	r1, r1, #31
    89b2:	2aff      	cmp	r2, #255	; 0xff
    89b4:	d016      	beq.n	89e4 <__lesf2+0x48>
    89b6:	2cff      	cmp	r4, #255	; 0xff
    89b8:	d018      	beq.n	89ec <__lesf2+0x50>
    89ba:	2a00      	cmp	r2, #0
    89bc:	d10a      	bne.n	89d4 <__lesf2+0x38>
    89be:	4270      	negs	r0, r6
    89c0:	4170      	adcs	r0, r6
    89c2:	b2c0      	uxtb	r0, r0
    89c4:	2c00      	cmp	r4, #0
    89c6:	d015      	beq.n	89f4 <__lesf2+0x58>
    89c8:	2800      	cmp	r0, #0
    89ca:	d005      	beq.n	89d8 <__lesf2+0x3c>
    89cc:	2001      	movs	r0, #1
    89ce:	3901      	subs	r1, #1
    89d0:	4308      	orrs	r0, r1
    89d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89d4:	2c00      	cmp	r4, #0
    89d6:	d013      	beq.n	8a00 <__lesf2+0x64>
    89d8:	4299      	cmp	r1, r3
    89da:	d014      	beq.n	8a06 <__lesf2+0x6a>
    89dc:	2001      	movs	r0, #1
    89de:	425b      	negs	r3, r3
    89e0:	4318      	orrs	r0, r3
    89e2:	e7f6      	b.n	89d2 <__lesf2+0x36>
    89e4:	2002      	movs	r0, #2
    89e6:	2e00      	cmp	r6, #0
    89e8:	d1f3      	bne.n	89d2 <__lesf2+0x36>
    89ea:	e7e4      	b.n	89b6 <__lesf2+0x1a>
    89ec:	2002      	movs	r0, #2
    89ee:	2d00      	cmp	r5, #0
    89f0:	d1ef      	bne.n	89d2 <__lesf2+0x36>
    89f2:	e7e2      	b.n	89ba <__lesf2+0x1e>
    89f4:	2d00      	cmp	r5, #0
    89f6:	d1e7      	bne.n	89c8 <__lesf2+0x2c>
    89f8:	2000      	movs	r0, #0
    89fa:	2e00      	cmp	r6, #0
    89fc:	d0e9      	beq.n	89d2 <__lesf2+0x36>
    89fe:	e7ed      	b.n	89dc <__lesf2+0x40>
    8a00:	2d00      	cmp	r5, #0
    8a02:	d1e9      	bne.n	89d8 <__lesf2+0x3c>
    8a04:	e7ea      	b.n	89dc <__lesf2+0x40>
    8a06:	42a2      	cmp	r2, r4
    8a08:	dc06      	bgt.n	8a18 <__lesf2+0x7c>
    8a0a:	dbdf      	blt.n	89cc <__lesf2+0x30>
    8a0c:	42ae      	cmp	r6, r5
    8a0e:	d803      	bhi.n	8a18 <__lesf2+0x7c>
    8a10:	2000      	movs	r0, #0
    8a12:	42ae      	cmp	r6, r5
    8a14:	d3da      	bcc.n	89cc <__lesf2+0x30>
    8a16:	e7dc      	b.n	89d2 <__lesf2+0x36>
    8a18:	2001      	movs	r0, #1
    8a1a:	4249      	negs	r1, r1
    8a1c:	4308      	orrs	r0, r1
    8a1e:	e7d8      	b.n	89d2 <__lesf2+0x36>

00008a20 <__aeabi_fmul>:
    8a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8a22:	4657      	mov	r7, sl
    8a24:	464e      	mov	r6, r9
    8a26:	4645      	mov	r5, r8
    8a28:	46de      	mov	lr, fp
    8a2a:	b5e0      	push	{r5, r6, r7, lr}
    8a2c:	0247      	lsls	r7, r0, #9
    8a2e:	0046      	lsls	r6, r0, #1
    8a30:	4688      	mov	r8, r1
    8a32:	0a7f      	lsrs	r7, r7, #9
    8a34:	0e36      	lsrs	r6, r6, #24
    8a36:	0fc4      	lsrs	r4, r0, #31
    8a38:	2e00      	cmp	r6, #0
    8a3a:	d047      	beq.n	8acc <__aeabi_fmul+0xac>
    8a3c:	2eff      	cmp	r6, #255	; 0xff
    8a3e:	d024      	beq.n	8a8a <__aeabi_fmul+0x6a>
    8a40:	00fb      	lsls	r3, r7, #3
    8a42:	2780      	movs	r7, #128	; 0x80
    8a44:	04ff      	lsls	r7, r7, #19
    8a46:	431f      	orrs	r7, r3
    8a48:	2300      	movs	r3, #0
    8a4a:	4699      	mov	r9, r3
    8a4c:	469a      	mov	sl, r3
    8a4e:	3e7f      	subs	r6, #127	; 0x7f
    8a50:	4643      	mov	r3, r8
    8a52:	025d      	lsls	r5, r3, #9
    8a54:	0058      	lsls	r0, r3, #1
    8a56:	0fdb      	lsrs	r3, r3, #31
    8a58:	0a6d      	lsrs	r5, r5, #9
    8a5a:	0e00      	lsrs	r0, r0, #24
    8a5c:	4698      	mov	r8, r3
    8a5e:	d043      	beq.n	8ae8 <__aeabi_fmul+0xc8>
    8a60:	28ff      	cmp	r0, #255	; 0xff
    8a62:	d03b      	beq.n	8adc <__aeabi_fmul+0xbc>
    8a64:	00eb      	lsls	r3, r5, #3
    8a66:	2580      	movs	r5, #128	; 0x80
    8a68:	2200      	movs	r2, #0
    8a6a:	04ed      	lsls	r5, r5, #19
    8a6c:	431d      	orrs	r5, r3
    8a6e:	387f      	subs	r0, #127	; 0x7f
    8a70:	1836      	adds	r6, r6, r0
    8a72:	1c73      	adds	r3, r6, #1
    8a74:	4641      	mov	r1, r8
    8a76:	469b      	mov	fp, r3
    8a78:	464b      	mov	r3, r9
    8a7a:	4061      	eors	r1, r4
    8a7c:	4313      	orrs	r3, r2
    8a7e:	2b0f      	cmp	r3, #15
    8a80:	d864      	bhi.n	8b4c <__aeabi_fmul+0x12c>
    8a82:	4875      	ldr	r0, [pc, #468]	; (8c58 <__aeabi_fmul+0x238>)
    8a84:	009b      	lsls	r3, r3, #2
    8a86:	58c3      	ldr	r3, [r0, r3]
    8a88:	469f      	mov	pc, r3
    8a8a:	2f00      	cmp	r7, #0
    8a8c:	d142      	bne.n	8b14 <__aeabi_fmul+0xf4>
    8a8e:	2308      	movs	r3, #8
    8a90:	4699      	mov	r9, r3
    8a92:	3b06      	subs	r3, #6
    8a94:	26ff      	movs	r6, #255	; 0xff
    8a96:	469a      	mov	sl, r3
    8a98:	e7da      	b.n	8a50 <__aeabi_fmul+0x30>
    8a9a:	4641      	mov	r1, r8
    8a9c:	2a02      	cmp	r2, #2
    8a9e:	d028      	beq.n	8af2 <__aeabi_fmul+0xd2>
    8aa0:	2a03      	cmp	r2, #3
    8aa2:	d100      	bne.n	8aa6 <__aeabi_fmul+0x86>
    8aa4:	e0ce      	b.n	8c44 <__aeabi_fmul+0x224>
    8aa6:	2a01      	cmp	r2, #1
    8aa8:	d000      	beq.n	8aac <__aeabi_fmul+0x8c>
    8aaa:	e0ac      	b.n	8c06 <__aeabi_fmul+0x1e6>
    8aac:	4011      	ands	r1, r2
    8aae:	2000      	movs	r0, #0
    8ab0:	2200      	movs	r2, #0
    8ab2:	b2cc      	uxtb	r4, r1
    8ab4:	0240      	lsls	r0, r0, #9
    8ab6:	05d2      	lsls	r2, r2, #23
    8ab8:	0a40      	lsrs	r0, r0, #9
    8aba:	07e4      	lsls	r4, r4, #31
    8abc:	4310      	orrs	r0, r2
    8abe:	4320      	orrs	r0, r4
    8ac0:	bc3c      	pop	{r2, r3, r4, r5}
    8ac2:	4690      	mov	r8, r2
    8ac4:	4699      	mov	r9, r3
    8ac6:	46a2      	mov	sl, r4
    8ac8:	46ab      	mov	fp, r5
    8aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8acc:	2f00      	cmp	r7, #0
    8ace:	d115      	bne.n	8afc <__aeabi_fmul+0xdc>
    8ad0:	2304      	movs	r3, #4
    8ad2:	4699      	mov	r9, r3
    8ad4:	3b03      	subs	r3, #3
    8ad6:	2600      	movs	r6, #0
    8ad8:	469a      	mov	sl, r3
    8ada:	e7b9      	b.n	8a50 <__aeabi_fmul+0x30>
    8adc:	20ff      	movs	r0, #255	; 0xff
    8ade:	2202      	movs	r2, #2
    8ae0:	2d00      	cmp	r5, #0
    8ae2:	d0c5      	beq.n	8a70 <__aeabi_fmul+0x50>
    8ae4:	2203      	movs	r2, #3
    8ae6:	e7c3      	b.n	8a70 <__aeabi_fmul+0x50>
    8ae8:	2d00      	cmp	r5, #0
    8aea:	d119      	bne.n	8b20 <__aeabi_fmul+0x100>
    8aec:	2000      	movs	r0, #0
    8aee:	2201      	movs	r2, #1
    8af0:	e7be      	b.n	8a70 <__aeabi_fmul+0x50>
    8af2:	2401      	movs	r4, #1
    8af4:	22ff      	movs	r2, #255	; 0xff
    8af6:	400c      	ands	r4, r1
    8af8:	2000      	movs	r0, #0
    8afa:	e7db      	b.n	8ab4 <__aeabi_fmul+0x94>
    8afc:	0038      	movs	r0, r7
    8afe:	f001 ff83 	bl	aa08 <__clzsi2>
    8b02:	2676      	movs	r6, #118	; 0x76
    8b04:	1f43      	subs	r3, r0, #5
    8b06:	409f      	lsls	r7, r3
    8b08:	2300      	movs	r3, #0
    8b0a:	4276      	negs	r6, r6
    8b0c:	1a36      	subs	r6, r6, r0
    8b0e:	4699      	mov	r9, r3
    8b10:	469a      	mov	sl, r3
    8b12:	e79d      	b.n	8a50 <__aeabi_fmul+0x30>
    8b14:	230c      	movs	r3, #12
    8b16:	4699      	mov	r9, r3
    8b18:	3b09      	subs	r3, #9
    8b1a:	26ff      	movs	r6, #255	; 0xff
    8b1c:	469a      	mov	sl, r3
    8b1e:	e797      	b.n	8a50 <__aeabi_fmul+0x30>
    8b20:	0028      	movs	r0, r5
    8b22:	f001 ff71 	bl	aa08 <__clzsi2>
    8b26:	1f43      	subs	r3, r0, #5
    8b28:	409d      	lsls	r5, r3
    8b2a:	2376      	movs	r3, #118	; 0x76
    8b2c:	425b      	negs	r3, r3
    8b2e:	1a18      	subs	r0, r3, r0
    8b30:	2200      	movs	r2, #0
    8b32:	e79d      	b.n	8a70 <__aeabi_fmul+0x50>
    8b34:	2080      	movs	r0, #128	; 0x80
    8b36:	2400      	movs	r4, #0
    8b38:	03c0      	lsls	r0, r0, #15
    8b3a:	22ff      	movs	r2, #255	; 0xff
    8b3c:	e7ba      	b.n	8ab4 <__aeabi_fmul+0x94>
    8b3e:	003d      	movs	r5, r7
    8b40:	4652      	mov	r2, sl
    8b42:	e7ab      	b.n	8a9c <__aeabi_fmul+0x7c>
    8b44:	003d      	movs	r5, r7
    8b46:	0021      	movs	r1, r4
    8b48:	4652      	mov	r2, sl
    8b4a:	e7a7      	b.n	8a9c <__aeabi_fmul+0x7c>
    8b4c:	0c3b      	lsrs	r3, r7, #16
    8b4e:	469c      	mov	ip, r3
    8b50:	042a      	lsls	r2, r5, #16
    8b52:	0c12      	lsrs	r2, r2, #16
    8b54:	0c2b      	lsrs	r3, r5, #16
    8b56:	0014      	movs	r4, r2
    8b58:	4660      	mov	r0, ip
    8b5a:	4665      	mov	r5, ip
    8b5c:	043f      	lsls	r7, r7, #16
    8b5e:	0c3f      	lsrs	r7, r7, #16
    8b60:	437c      	muls	r4, r7
    8b62:	4342      	muls	r2, r0
    8b64:	435d      	muls	r5, r3
    8b66:	437b      	muls	r3, r7
    8b68:	0c27      	lsrs	r7, r4, #16
    8b6a:	189b      	adds	r3, r3, r2
    8b6c:	18ff      	adds	r7, r7, r3
    8b6e:	42ba      	cmp	r2, r7
    8b70:	d903      	bls.n	8b7a <__aeabi_fmul+0x15a>
    8b72:	2380      	movs	r3, #128	; 0x80
    8b74:	025b      	lsls	r3, r3, #9
    8b76:	469c      	mov	ip, r3
    8b78:	4465      	add	r5, ip
    8b7a:	0424      	lsls	r4, r4, #16
    8b7c:	043a      	lsls	r2, r7, #16
    8b7e:	0c24      	lsrs	r4, r4, #16
    8b80:	1912      	adds	r2, r2, r4
    8b82:	0193      	lsls	r3, r2, #6
    8b84:	1e5c      	subs	r4, r3, #1
    8b86:	41a3      	sbcs	r3, r4
    8b88:	0c3f      	lsrs	r7, r7, #16
    8b8a:	0e92      	lsrs	r2, r2, #26
    8b8c:	197d      	adds	r5, r7, r5
    8b8e:	431a      	orrs	r2, r3
    8b90:	01ad      	lsls	r5, r5, #6
    8b92:	4315      	orrs	r5, r2
    8b94:	012b      	lsls	r3, r5, #4
    8b96:	d504      	bpl.n	8ba2 <__aeabi_fmul+0x182>
    8b98:	2301      	movs	r3, #1
    8b9a:	465e      	mov	r6, fp
    8b9c:	086a      	lsrs	r2, r5, #1
    8b9e:	401d      	ands	r5, r3
    8ba0:	4315      	orrs	r5, r2
    8ba2:	0032      	movs	r2, r6
    8ba4:	327f      	adds	r2, #127	; 0x7f
    8ba6:	2a00      	cmp	r2, #0
    8ba8:	dd25      	ble.n	8bf6 <__aeabi_fmul+0x1d6>
    8baa:	076b      	lsls	r3, r5, #29
    8bac:	d004      	beq.n	8bb8 <__aeabi_fmul+0x198>
    8bae:	230f      	movs	r3, #15
    8bb0:	402b      	ands	r3, r5
    8bb2:	2b04      	cmp	r3, #4
    8bb4:	d000      	beq.n	8bb8 <__aeabi_fmul+0x198>
    8bb6:	3504      	adds	r5, #4
    8bb8:	012b      	lsls	r3, r5, #4
    8bba:	d503      	bpl.n	8bc4 <__aeabi_fmul+0x1a4>
    8bbc:	0032      	movs	r2, r6
    8bbe:	4b27      	ldr	r3, [pc, #156]	; (8c5c <__aeabi_fmul+0x23c>)
    8bc0:	3280      	adds	r2, #128	; 0x80
    8bc2:	401d      	ands	r5, r3
    8bc4:	2afe      	cmp	r2, #254	; 0xfe
    8bc6:	dc94      	bgt.n	8af2 <__aeabi_fmul+0xd2>
    8bc8:	2401      	movs	r4, #1
    8bca:	01a8      	lsls	r0, r5, #6
    8bcc:	0a40      	lsrs	r0, r0, #9
    8bce:	b2d2      	uxtb	r2, r2
    8bd0:	400c      	ands	r4, r1
    8bd2:	e76f      	b.n	8ab4 <__aeabi_fmul+0x94>
    8bd4:	2080      	movs	r0, #128	; 0x80
    8bd6:	03c0      	lsls	r0, r0, #15
    8bd8:	4207      	tst	r7, r0
    8bda:	d007      	beq.n	8bec <__aeabi_fmul+0x1cc>
    8bdc:	4205      	tst	r5, r0
    8bde:	d105      	bne.n	8bec <__aeabi_fmul+0x1cc>
    8be0:	4328      	orrs	r0, r5
    8be2:	0240      	lsls	r0, r0, #9
    8be4:	0a40      	lsrs	r0, r0, #9
    8be6:	4644      	mov	r4, r8
    8be8:	22ff      	movs	r2, #255	; 0xff
    8bea:	e763      	b.n	8ab4 <__aeabi_fmul+0x94>
    8bec:	4338      	orrs	r0, r7
    8bee:	0240      	lsls	r0, r0, #9
    8bf0:	0a40      	lsrs	r0, r0, #9
    8bf2:	22ff      	movs	r2, #255	; 0xff
    8bf4:	e75e      	b.n	8ab4 <__aeabi_fmul+0x94>
    8bf6:	2401      	movs	r4, #1
    8bf8:	1aa3      	subs	r3, r4, r2
    8bfa:	2b1b      	cmp	r3, #27
    8bfc:	dd05      	ble.n	8c0a <__aeabi_fmul+0x1ea>
    8bfe:	400c      	ands	r4, r1
    8c00:	2200      	movs	r2, #0
    8c02:	2000      	movs	r0, #0
    8c04:	e756      	b.n	8ab4 <__aeabi_fmul+0x94>
    8c06:	465e      	mov	r6, fp
    8c08:	e7cb      	b.n	8ba2 <__aeabi_fmul+0x182>
    8c0a:	002a      	movs	r2, r5
    8c0c:	2020      	movs	r0, #32
    8c0e:	40da      	lsrs	r2, r3
    8c10:	1ac3      	subs	r3, r0, r3
    8c12:	409d      	lsls	r5, r3
    8c14:	002b      	movs	r3, r5
    8c16:	1e5d      	subs	r5, r3, #1
    8c18:	41ab      	sbcs	r3, r5
    8c1a:	4313      	orrs	r3, r2
    8c1c:	075a      	lsls	r2, r3, #29
    8c1e:	d004      	beq.n	8c2a <__aeabi_fmul+0x20a>
    8c20:	220f      	movs	r2, #15
    8c22:	401a      	ands	r2, r3
    8c24:	2a04      	cmp	r2, #4
    8c26:	d000      	beq.n	8c2a <__aeabi_fmul+0x20a>
    8c28:	3304      	adds	r3, #4
    8c2a:	015a      	lsls	r2, r3, #5
    8c2c:	d504      	bpl.n	8c38 <__aeabi_fmul+0x218>
    8c2e:	2401      	movs	r4, #1
    8c30:	2201      	movs	r2, #1
    8c32:	400c      	ands	r4, r1
    8c34:	2000      	movs	r0, #0
    8c36:	e73d      	b.n	8ab4 <__aeabi_fmul+0x94>
    8c38:	2401      	movs	r4, #1
    8c3a:	019b      	lsls	r3, r3, #6
    8c3c:	0a58      	lsrs	r0, r3, #9
    8c3e:	400c      	ands	r4, r1
    8c40:	2200      	movs	r2, #0
    8c42:	e737      	b.n	8ab4 <__aeabi_fmul+0x94>
    8c44:	2080      	movs	r0, #128	; 0x80
    8c46:	2401      	movs	r4, #1
    8c48:	03c0      	lsls	r0, r0, #15
    8c4a:	4328      	orrs	r0, r5
    8c4c:	0240      	lsls	r0, r0, #9
    8c4e:	0a40      	lsrs	r0, r0, #9
    8c50:	400c      	ands	r4, r1
    8c52:	22ff      	movs	r2, #255	; 0xff
    8c54:	e72e      	b.n	8ab4 <__aeabi_fmul+0x94>
    8c56:	46c0      	nop			; (mov r8, r8)
    8c58:	0000af40 	.word	0x0000af40
    8c5c:	f7ffffff 	.word	0xf7ffffff

00008c60 <__aeabi_i2f>:
    8c60:	b570      	push	{r4, r5, r6, lr}
    8c62:	2800      	cmp	r0, #0
    8c64:	d030      	beq.n	8cc8 <__aeabi_i2f+0x68>
    8c66:	17c3      	asrs	r3, r0, #31
    8c68:	18c4      	adds	r4, r0, r3
    8c6a:	405c      	eors	r4, r3
    8c6c:	0fc5      	lsrs	r5, r0, #31
    8c6e:	0020      	movs	r0, r4
    8c70:	f001 feca 	bl	aa08 <__clzsi2>
    8c74:	239e      	movs	r3, #158	; 0x9e
    8c76:	1a1b      	subs	r3, r3, r0
    8c78:	2b96      	cmp	r3, #150	; 0x96
    8c7a:	dc0d      	bgt.n	8c98 <__aeabi_i2f+0x38>
    8c7c:	2296      	movs	r2, #150	; 0x96
    8c7e:	1ad2      	subs	r2, r2, r3
    8c80:	4094      	lsls	r4, r2
    8c82:	002a      	movs	r2, r5
    8c84:	0264      	lsls	r4, r4, #9
    8c86:	0a64      	lsrs	r4, r4, #9
    8c88:	b2db      	uxtb	r3, r3
    8c8a:	0264      	lsls	r4, r4, #9
    8c8c:	05db      	lsls	r3, r3, #23
    8c8e:	0a60      	lsrs	r0, r4, #9
    8c90:	07d2      	lsls	r2, r2, #31
    8c92:	4318      	orrs	r0, r3
    8c94:	4310      	orrs	r0, r2
    8c96:	bd70      	pop	{r4, r5, r6, pc}
    8c98:	2b99      	cmp	r3, #153	; 0x99
    8c9a:	dc19      	bgt.n	8cd0 <__aeabi_i2f+0x70>
    8c9c:	2299      	movs	r2, #153	; 0x99
    8c9e:	1ad2      	subs	r2, r2, r3
    8ca0:	2a00      	cmp	r2, #0
    8ca2:	dd29      	ble.n	8cf8 <__aeabi_i2f+0x98>
    8ca4:	4094      	lsls	r4, r2
    8ca6:	0022      	movs	r2, r4
    8ca8:	4c14      	ldr	r4, [pc, #80]	; (8cfc <__aeabi_i2f+0x9c>)
    8caa:	4014      	ands	r4, r2
    8cac:	0751      	lsls	r1, r2, #29
    8cae:	d004      	beq.n	8cba <__aeabi_i2f+0x5a>
    8cb0:	210f      	movs	r1, #15
    8cb2:	400a      	ands	r2, r1
    8cb4:	2a04      	cmp	r2, #4
    8cb6:	d000      	beq.n	8cba <__aeabi_i2f+0x5a>
    8cb8:	3404      	adds	r4, #4
    8cba:	0162      	lsls	r2, r4, #5
    8cbc:	d413      	bmi.n	8ce6 <__aeabi_i2f+0x86>
    8cbe:	01a4      	lsls	r4, r4, #6
    8cc0:	0a64      	lsrs	r4, r4, #9
    8cc2:	b2db      	uxtb	r3, r3
    8cc4:	002a      	movs	r2, r5
    8cc6:	e7e0      	b.n	8c8a <__aeabi_i2f+0x2a>
    8cc8:	2200      	movs	r2, #0
    8cca:	2300      	movs	r3, #0
    8ccc:	2400      	movs	r4, #0
    8cce:	e7dc      	b.n	8c8a <__aeabi_i2f+0x2a>
    8cd0:	2205      	movs	r2, #5
    8cd2:	0021      	movs	r1, r4
    8cd4:	1a12      	subs	r2, r2, r0
    8cd6:	40d1      	lsrs	r1, r2
    8cd8:	22b9      	movs	r2, #185	; 0xb9
    8cda:	1ad2      	subs	r2, r2, r3
    8cdc:	4094      	lsls	r4, r2
    8cde:	1e62      	subs	r2, r4, #1
    8ce0:	4194      	sbcs	r4, r2
    8ce2:	430c      	orrs	r4, r1
    8ce4:	e7da      	b.n	8c9c <__aeabi_i2f+0x3c>
    8ce6:	4b05      	ldr	r3, [pc, #20]	; (8cfc <__aeabi_i2f+0x9c>)
    8ce8:	002a      	movs	r2, r5
    8cea:	401c      	ands	r4, r3
    8cec:	239f      	movs	r3, #159	; 0x9f
    8cee:	01a4      	lsls	r4, r4, #6
    8cf0:	1a1b      	subs	r3, r3, r0
    8cf2:	0a64      	lsrs	r4, r4, #9
    8cf4:	b2db      	uxtb	r3, r3
    8cf6:	e7c8      	b.n	8c8a <__aeabi_i2f+0x2a>
    8cf8:	0022      	movs	r2, r4
    8cfa:	e7d5      	b.n	8ca8 <__aeabi_i2f+0x48>
    8cfc:	fbffffff 	.word	0xfbffffff

00008d00 <__aeabi_dadd>:
    8d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8d02:	4645      	mov	r5, r8
    8d04:	46de      	mov	lr, fp
    8d06:	4657      	mov	r7, sl
    8d08:	464e      	mov	r6, r9
    8d0a:	030c      	lsls	r4, r1, #12
    8d0c:	b5e0      	push	{r5, r6, r7, lr}
    8d0e:	004e      	lsls	r6, r1, #1
    8d10:	0fc9      	lsrs	r1, r1, #31
    8d12:	4688      	mov	r8, r1
    8d14:	000d      	movs	r5, r1
    8d16:	0a61      	lsrs	r1, r4, #9
    8d18:	0f44      	lsrs	r4, r0, #29
    8d1a:	430c      	orrs	r4, r1
    8d1c:	00c7      	lsls	r7, r0, #3
    8d1e:	0319      	lsls	r1, r3, #12
    8d20:	0058      	lsls	r0, r3, #1
    8d22:	0fdb      	lsrs	r3, r3, #31
    8d24:	469b      	mov	fp, r3
    8d26:	0a4b      	lsrs	r3, r1, #9
    8d28:	0f51      	lsrs	r1, r2, #29
    8d2a:	430b      	orrs	r3, r1
    8d2c:	0d76      	lsrs	r6, r6, #21
    8d2e:	0d40      	lsrs	r0, r0, #21
    8d30:	0019      	movs	r1, r3
    8d32:	00d2      	lsls	r2, r2, #3
    8d34:	45d8      	cmp	r8, fp
    8d36:	d100      	bne.n	8d3a <__aeabi_dadd+0x3a>
    8d38:	e0ae      	b.n	8e98 <__aeabi_dadd+0x198>
    8d3a:	1a35      	subs	r5, r6, r0
    8d3c:	2d00      	cmp	r5, #0
    8d3e:	dc00      	bgt.n	8d42 <__aeabi_dadd+0x42>
    8d40:	e0f6      	b.n	8f30 <__aeabi_dadd+0x230>
    8d42:	2800      	cmp	r0, #0
    8d44:	d10f      	bne.n	8d66 <__aeabi_dadd+0x66>
    8d46:	4313      	orrs	r3, r2
    8d48:	d100      	bne.n	8d4c <__aeabi_dadd+0x4c>
    8d4a:	e0db      	b.n	8f04 <__aeabi_dadd+0x204>
    8d4c:	1e6b      	subs	r3, r5, #1
    8d4e:	2b00      	cmp	r3, #0
    8d50:	d000      	beq.n	8d54 <__aeabi_dadd+0x54>
    8d52:	e137      	b.n	8fc4 <__aeabi_dadd+0x2c4>
    8d54:	1aba      	subs	r2, r7, r2
    8d56:	4297      	cmp	r7, r2
    8d58:	41bf      	sbcs	r7, r7
    8d5a:	1a64      	subs	r4, r4, r1
    8d5c:	427f      	negs	r7, r7
    8d5e:	1be4      	subs	r4, r4, r7
    8d60:	2601      	movs	r6, #1
    8d62:	0017      	movs	r7, r2
    8d64:	e024      	b.n	8db0 <__aeabi_dadd+0xb0>
    8d66:	4bc6      	ldr	r3, [pc, #792]	; (9080 <__aeabi_dadd+0x380>)
    8d68:	429e      	cmp	r6, r3
    8d6a:	d04d      	beq.n	8e08 <__aeabi_dadd+0x108>
    8d6c:	2380      	movs	r3, #128	; 0x80
    8d6e:	041b      	lsls	r3, r3, #16
    8d70:	4319      	orrs	r1, r3
    8d72:	2d38      	cmp	r5, #56	; 0x38
    8d74:	dd00      	ble.n	8d78 <__aeabi_dadd+0x78>
    8d76:	e107      	b.n	8f88 <__aeabi_dadd+0x288>
    8d78:	2d1f      	cmp	r5, #31
    8d7a:	dd00      	ble.n	8d7e <__aeabi_dadd+0x7e>
    8d7c:	e138      	b.n	8ff0 <__aeabi_dadd+0x2f0>
    8d7e:	2020      	movs	r0, #32
    8d80:	1b43      	subs	r3, r0, r5
    8d82:	469a      	mov	sl, r3
    8d84:	000b      	movs	r3, r1
    8d86:	4650      	mov	r0, sl
    8d88:	4083      	lsls	r3, r0
    8d8a:	4699      	mov	r9, r3
    8d8c:	0013      	movs	r3, r2
    8d8e:	4648      	mov	r0, r9
    8d90:	40eb      	lsrs	r3, r5
    8d92:	4318      	orrs	r0, r3
    8d94:	0003      	movs	r3, r0
    8d96:	4650      	mov	r0, sl
    8d98:	4082      	lsls	r2, r0
    8d9a:	1e50      	subs	r0, r2, #1
    8d9c:	4182      	sbcs	r2, r0
    8d9e:	40e9      	lsrs	r1, r5
    8da0:	431a      	orrs	r2, r3
    8da2:	1aba      	subs	r2, r7, r2
    8da4:	1a61      	subs	r1, r4, r1
    8da6:	4297      	cmp	r7, r2
    8da8:	41a4      	sbcs	r4, r4
    8daa:	0017      	movs	r7, r2
    8dac:	4264      	negs	r4, r4
    8dae:	1b0c      	subs	r4, r1, r4
    8db0:	0223      	lsls	r3, r4, #8
    8db2:	d562      	bpl.n	8e7a <__aeabi_dadd+0x17a>
    8db4:	0264      	lsls	r4, r4, #9
    8db6:	0a65      	lsrs	r5, r4, #9
    8db8:	2d00      	cmp	r5, #0
    8dba:	d100      	bne.n	8dbe <__aeabi_dadd+0xbe>
    8dbc:	e0df      	b.n	8f7e <__aeabi_dadd+0x27e>
    8dbe:	0028      	movs	r0, r5
    8dc0:	f001 fe22 	bl	aa08 <__clzsi2>
    8dc4:	0003      	movs	r3, r0
    8dc6:	3b08      	subs	r3, #8
    8dc8:	2b1f      	cmp	r3, #31
    8dca:	dd00      	ble.n	8dce <__aeabi_dadd+0xce>
    8dcc:	e0d2      	b.n	8f74 <__aeabi_dadd+0x274>
    8dce:	2220      	movs	r2, #32
    8dd0:	003c      	movs	r4, r7
    8dd2:	1ad2      	subs	r2, r2, r3
    8dd4:	409d      	lsls	r5, r3
    8dd6:	40d4      	lsrs	r4, r2
    8dd8:	409f      	lsls	r7, r3
    8dda:	4325      	orrs	r5, r4
    8ddc:	429e      	cmp	r6, r3
    8dde:	dd00      	ble.n	8de2 <__aeabi_dadd+0xe2>
    8de0:	e0c4      	b.n	8f6c <__aeabi_dadd+0x26c>
    8de2:	1b9e      	subs	r6, r3, r6
    8de4:	1c73      	adds	r3, r6, #1
    8de6:	2b1f      	cmp	r3, #31
    8de8:	dd00      	ble.n	8dec <__aeabi_dadd+0xec>
    8dea:	e0f1      	b.n	8fd0 <__aeabi_dadd+0x2d0>
    8dec:	2220      	movs	r2, #32
    8dee:	0038      	movs	r0, r7
    8df0:	0029      	movs	r1, r5
    8df2:	1ad2      	subs	r2, r2, r3
    8df4:	40d8      	lsrs	r0, r3
    8df6:	4091      	lsls	r1, r2
    8df8:	4097      	lsls	r7, r2
    8dfa:	002c      	movs	r4, r5
    8dfc:	4301      	orrs	r1, r0
    8dfe:	1e78      	subs	r0, r7, #1
    8e00:	4187      	sbcs	r7, r0
    8e02:	40dc      	lsrs	r4, r3
    8e04:	2600      	movs	r6, #0
    8e06:	430f      	orrs	r7, r1
    8e08:	077b      	lsls	r3, r7, #29
    8e0a:	d009      	beq.n	8e20 <__aeabi_dadd+0x120>
    8e0c:	230f      	movs	r3, #15
    8e0e:	403b      	ands	r3, r7
    8e10:	2b04      	cmp	r3, #4
    8e12:	d005      	beq.n	8e20 <__aeabi_dadd+0x120>
    8e14:	1d3b      	adds	r3, r7, #4
    8e16:	42bb      	cmp	r3, r7
    8e18:	41bf      	sbcs	r7, r7
    8e1a:	427f      	negs	r7, r7
    8e1c:	19e4      	adds	r4, r4, r7
    8e1e:	001f      	movs	r7, r3
    8e20:	0223      	lsls	r3, r4, #8
    8e22:	d52c      	bpl.n	8e7e <__aeabi_dadd+0x17e>
    8e24:	4b96      	ldr	r3, [pc, #600]	; (9080 <__aeabi_dadd+0x380>)
    8e26:	3601      	adds	r6, #1
    8e28:	429e      	cmp	r6, r3
    8e2a:	d100      	bne.n	8e2e <__aeabi_dadd+0x12e>
    8e2c:	e09a      	b.n	8f64 <__aeabi_dadd+0x264>
    8e2e:	4645      	mov	r5, r8
    8e30:	4b94      	ldr	r3, [pc, #592]	; (9084 <__aeabi_dadd+0x384>)
    8e32:	08ff      	lsrs	r7, r7, #3
    8e34:	401c      	ands	r4, r3
    8e36:	0760      	lsls	r0, r4, #29
    8e38:	0576      	lsls	r6, r6, #21
    8e3a:	0264      	lsls	r4, r4, #9
    8e3c:	4307      	orrs	r7, r0
    8e3e:	0b24      	lsrs	r4, r4, #12
    8e40:	0d76      	lsrs	r6, r6, #21
    8e42:	2100      	movs	r1, #0
    8e44:	0324      	lsls	r4, r4, #12
    8e46:	0b23      	lsrs	r3, r4, #12
    8e48:	0d0c      	lsrs	r4, r1, #20
    8e4a:	4a8f      	ldr	r2, [pc, #572]	; (9088 <__aeabi_dadd+0x388>)
    8e4c:	0524      	lsls	r4, r4, #20
    8e4e:	431c      	orrs	r4, r3
    8e50:	4014      	ands	r4, r2
    8e52:	0533      	lsls	r3, r6, #20
    8e54:	4323      	orrs	r3, r4
    8e56:	005b      	lsls	r3, r3, #1
    8e58:	07ed      	lsls	r5, r5, #31
    8e5a:	085b      	lsrs	r3, r3, #1
    8e5c:	432b      	orrs	r3, r5
    8e5e:	0038      	movs	r0, r7
    8e60:	0019      	movs	r1, r3
    8e62:	bc3c      	pop	{r2, r3, r4, r5}
    8e64:	4690      	mov	r8, r2
    8e66:	4699      	mov	r9, r3
    8e68:	46a2      	mov	sl, r4
    8e6a:	46ab      	mov	fp, r5
    8e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e6e:	4664      	mov	r4, ip
    8e70:	4304      	orrs	r4, r0
    8e72:	d100      	bne.n	8e76 <__aeabi_dadd+0x176>
    8e74:	e211      	b.n	929a <__aeabi_dadd+0x59a>
    8e76:	0004      	movs	r4, r0
    8e78:	4667      	mov	r7, ip
    8e7a:	077b      	lsls	r3, r7, #29
    8e7c:	d1c6      	bne.n	8e0c <__aeabi_dadd+0x10c>
    8e7e:	4645      	mov	r5, r8
    8e80:	0760      	lsls	r0, r4, #29
    8e82:	08ff      	lsrs	r7, r7, #3
    8e84:	4307      	orrs	r7, r0
    8e86:	08e4      	lsrs	r4, r4, #3
    8e88:	4b7d      	ldr	r3, [pc, #500]	; (9080 <__aeabi_dadd+0x380>)
    8e8a:	429e      	cmp	r6, r3
    8e8c:	d030      	beq.n	8ef0 <__aeabi_dadd+0x1f0>
    8e8e:	0324      	lsls	r4, r4, #12
    8e90:	0576      	lsls	r6, r6, #21
    8e92:	0b24      	lsrs	r4, r4, #12
    8e94:	0d76      	lsrs	r6, r6, #21
    8e96:	e7d4      	b.n	8e42 <__aeabi_dadd+0x142>
    8e98:	1a33      	subs	r3, r6, r0
    8e9a:	469a      	mov	sl, r3
    8e9c:	2b00      	cmp	r3, #0
    8e9e:	dd78      	ble.n	8f92 <__aeabi_dadd+0x292>
    8ea0:	2800      	cmp	r0, #0
    8ea2:	d031      	beq.n	8f08 <__aeabi_dadd+0x208>
    8ea4:	4876      	ldr	r0, [pc, #472]	; (9080 <__aeabi_dadd+0x380>)
    8ea6:	4286      	cmp	r6, r0
    8ea8:	d0ae      	beq.n	8e08 <__aeabi_dadd+0x108>
    8eaa:	2080      	movs	r0, #128	; 0x80
    8eac:	0400      	lsls	r0, r0, #16
    8eae:	4301      	orrs	r1, r0
    8eb0:	4653      	mov	r3, sl
    8eb2:	2b38      	cmp	r3, #56	; 0x38
    8eb4:	dc00      	bgt.n	8eb8 <__aeabi_dadd+0x1b8>
    8eb6:	e0e9      	b.n	908c <__aeabi_dadd+0x38c>
    8eb8:	430a      	orrs	r2, r1
    8eba:	1e51      	subs	r1, r2, #1
    8ebc:	418a      	sbcs	r2, r1
    8ebe:	2100      	movs	r1, #0
    8ec0:	19d2      	adds	r2, r2, r7
    8ec2:	42ba      	cmp	r2, r7
    8ec4:	41bf      	sbcs	r7, r7
    8ec6:	1909      	adds	r1, r1, r4
    8ec8:	427c      	negs	r4, r7
    8eca:	0017      	movs	r7, r2
    8ecc:	190c      	adds	r4, r1, r4
    8ece:	0223      	lsls	r3, r4, #8
    8ed0:	d5d3      	bpl.n	8e7a <__aeabi_dadd+0x17a>
    8ed2:	4b6b      	ldr	r3, [pc, #428]	; (9080 <__aeabi_dadd+0x380>)
    8ed4:	3601      	adds	r6, #1
    8ed6:	429e      	cmp	r6, r3
    8ed8:	d100      	bne.n	8edc <__aeabi_dadd+0x1dc>
    8eda:	e13a      	b.n	9152 <__aeabi_dadd+0x452>
    8edc:	2001      	movs	r0, #1
    8ede:	4b69      	ldr	r3, [pc, #420]	; (9084 <__aeabi_dadd+0x384>)
    8ee0:	401c      	ands	r4, r3
    8ee2:	087b      	lsrs	r3, r7, #1
    8ee4:	4007      	ands	r7, r0
    8ee6:	431f      	orrs	r7, r3
    8ee8:	07e0      	lsls	r0, r4, #31
    8eea:	4307      	orrs	r7, r0
    8eec:	0864      	lsrs	r4, r4, #1
    8eee:	e78b      	b.n	8e08 <__aeabi_dadd+0x108>
    8ef0:	0023      	movs	r3, r4
    8ef2:	433b      	orrs	r3, r7
    8ef4:	d100      	bne.n	8ef8 <__aeabi_dadd+0x1f8>
    8ef6:	e1cb      	b.n	9290 <__aeabi_dadd+0x590>
    8ef8:	2280      	movs	r2, #128	; 0x80
    8efa:	0312      	lsls	r2, r2, #12
    8efc:	4314      	orrs	r4, r2
    8efe:	0324      	lsls	r4, r4, #12
    8f00:	0b24      	lsrs	r4, r4, #12
    8f02:	e79e      	b.n	8e42 <__aeabi_dadd+0x142>
    8f04:	002e      	movs	r6, r5
    8f06:	e77f      	b.n	8e08 <__aeabi_dadd+0x108>
    8f08:	0008      	movs	r0, r1
    8f0a:	4310      	orrs	r0, r2
    8f0c:	d100      	bne.n	8f10 <__aeabi_dadd+0x210>
    8f0e:	e0b4      	b.n	907a <__aeabi_dadd+0x37a>
    8f10:	1e58      	subs	r0, r3, #1
    8f12:	2800      	cmp	r0, #0
    8f14:	d000      	beq.n	8f18 <__aeabi_dadd+0x218>
    8f16:	e0de      	b.n	90d6 <__aeabi_dadd+0x3d6>
    8f18:	18ba      	adds	r2, r7, r2
    8f1a:	42ba      	cmp	r2, r7
    8f1c:	419b      	sbcs	r3, r3
    8f1e:	1864      	adds	r4, r4, r1
    8f20:	425b      	negs	r3, r3
    8f22:	18e4      	adds	r4, r4, r3
    8f24:	0017      	movs	r7, r2
    8f26:	2601      	movs	r6, #1
    8f28:	0223      	lsls	r3, r4, #8
    8f2a:	d5a6      	bpl.n	8e7a <__aeabi_dadd+0x17a>
    8f2c:	2602      	movs	r6, #2
    8f2e:	e7d5      	b.n	8edc <__aeabi_dadd+0x1dc>
    8f30:	2d00      	cmp	r5, #0
    8f32:	d16e      	bne.n	9012 <__aeabi_dadd+0x312>
    8f34:	1c70      	adds	r0, r6, #1
    8f36:	0540      	lsls	r0, r0, #21
    8f38:	0d40      	lsrs	r0, r0, #21
    8f3a:	2801      	cmp	r0, #1
    8f3c:	dc00      	bgt.n	8f40 <__aeabi_dadd+0x240>
    8f3e:	e0f9      	b.n	9134 <__aeabi_dadd+0x434>
    8f40:	1ab8      	subs	r0, r7, r2
    8f42:	4684      	mov	ip, r0
    8f44:	4287      	cmp	r7, r0
    8f46:	4180      	sbcs	r0, r0
    8f48:	1ae5      	subs	r5, r4, r3
    8f4a:	4240      	negs	r0, r0
    8f4c:	1a2d      	subs	r5, r5, r0
    8f4e:	0228      	lsls	r0, r5, #8
    8f50:	d400      	bmi.n	8f54 <__aeabi_dadd+0x254>
    8f52:	e089      	b.n	9068 <__aeabi_dadd+0x368>
    8f54:	1bd7      	subs	r7, r2, r7
    8f56:	42ba      	cmp	r2, r7
    8f58:	4192      	sbcs	r2, r2
    8f5a:	1b1c      	subs	r4, r3, r4
    8f5c:	4252      	negs	r2, r2
    8f5e:	1aa5      	subs	r5, r4, r2
    8f60:	46d8      	mov	r8, fp
    8f62:	e729      	b.n	8db8 <__aeabi_dadd+0xb8>
    8f64:	4645      	mov	r5, r8
    8f66:	2400      	movs	r4, #0
    8f68:	2700      	movs	r7, #0
    8f6a:	e76a      	b.n	8e42 <__aeabi_dadd+0x142>
    8f6c:	4c45      	ldr	r4, [pc, #276]	; (9084 <__aeabi_dadd+0x384>)
    8f6e:	1af6      	subs	r6, r6, r3
    8f70:	402c      	ands	r4, r5
    8f72:	e749      	b.n	8e08 <__aeabi_dadd+0x108>
    8f74:	003d      	movs	r5, r7
    8f76:	3828      	subs	r0, #40	; 0x28
    8f78:	4085      	lsls	r5, r0
    8f7a:	2700      	movs	r7, #0
    8f7c:	e72e      	b.n	8ddc <__aeabi_dadd+0xdc>
    8f7e:	0038      	movs	r0, r7
    8f80:	f001 fd42 	bl	aa08 <__clzsi2>
    8f84:	3020      	adds	r0, #32
    8f86:	e71d      	b.n	8dc4 <__aeabi_dadd+0xc4>
    8f88:	430a      	orrs	r2, r1
    8f8a:	1e51      	subs	r1, r2, #1
    8f8c:	418a      	sbcs	r2, r1
    8f8e:	2100      	movs	r1, #0
    8f90:	e707      	b.n	8da2 <__aeabi_dadd+0xa2>
    8f92:	2b00      	cmp	r3, #0
    8f94:	d000      	beq.n	8f98 <__aeabi_dadd+0x298>
    8f96:	e0f3      	b.n	9180 <__aeabi_dadd+0x480>
    8f98:	1c70      	adds	r0, r6, #1
    8f9a:	0543      	lsls	r3, r0, #21
    8f9c:	0d5b      	lsrs	r3, r3, #21
    8f9e:	2b01      	cmp	r3, #1
    8fa0:	dc00      	bgt.n	8fa4 <__aeabi_dadd+0x2a4>
    8fa2:	e0ad      	b.n	9100 <__aeabi_dadd+0x400>
    8fa4:	4b36      	ldr	r3, [pc, #216]	; (9080 <__aeabi_dadd+0x380>)
    8fa6:	4298      	cmp	r0, r3
    8fa8:	d100      	bne.n	8fac <__aeabi_dadd+0x2ac>
    8faa:	e0d1      	b.n	9150 <__aeabi_dadd+0x450>
    8fac:	18ba      	adds	r2, r7, r2
    8fae:	42ba      	cmp	r2, r7
    8fb0:	41bf      	sbcs	r7, r7
    8fb2:	1864      	adds	r4, r4, r1
    8fb4:	427f      	negs	r7, r7
    8fb6:	19e4      	adds	r4, r4, r7
    8fb8:	07e7      	lsls	r7, r4, #31
    8fba:	0852      	lsrs	r2, r2, #1
    8fbc:	4317      	orrs	r7, r2
    8fbe:	0864      	lsrs	r4, r4, #1
    8fc0:	0006      	movs	r6, r0
    8fc2:	e721      	b.n	8e08 <__aeabi_dadd+0x108>
    8fc4:	482e      	ldr	r0, [pc, #184]	; (9080 <__aeabi_dadd+0x380>)
    8fc6:	4285      	cmp	r5, r0
    8fc8:	d100      	bne.n	8fcc <__aeabi_dadd+0x2cc>
    8fca:	e093      	b.n	90f4 <__aeabi_dadd+0x3f4>
    8fcc:	001d      	movs	r5, r3
    8fce:	e6d0      	b.n	8d72 <__aeabi_dadd+0x72>
    8fd0:	0029      	movs	r1, r5
    8fd2:	3e1f      	subs	r6, #31
    8fd4:	40f1      	lsrs	r1, r6
    8fd6:	2b20      	cmp	r3, #32
    8fd8:	d100      	bne.n	8fdc <__aeabi_dadd+0x2dc>
    8fda:	e08d      	b.n	90f8 <__aeabi_dadd+0x3f8>
    8fdc:	2240      	movs	r2, #64	; 0x40
    8fde:	1ad3      	subs	r3, r2, r3
    8fe0:	409d      	lsls	r5, r3
    8fe2:	432f      	orrs	r7, r5
    8fe4:	1e7d      	subs	r5, r7, #1
    8fe6:	41af      	sbcs	r7, r5
    8fe8:	2400      	movs	r4, #0
    8fea:	430f      	orrs	r7, r1
    8fec:	2600      	movs	r6, #0
    8fee:	e744      	b.n	8e7a <__aeabi_dadd+0x17a>
    8ff0:	002b      	movs	r3, r5
    8ff2:	0008      	movs	r0, r1
    8ff4:	3b20      	subs	r3, #32
    8ff6:	40d8      	lsrs	r0, r3
    8ff8:	0003      	movs	r3, r0
    8ffa:	2d20      	cmp	r5, #32
    8ffc:	d100      	bne.n	9000 <__aeabi_dadd+0x300>
    8ffe:	e07d      	b.n	90fc <__aeabi_dadd+0x3fc>
    9000:	2040      	movs	r0, #64	; 0x40
    9002:	1b45      	subs	r5, r0, r5
    9004:	40a9      	lsls	r1, r5
    9006:	430a      	orrs	r2, r1
    9008:	1e51      	subs	r1, r2, #1
    900a:	418a      	sbcs	r2, r1
    900c:	2100      	movs	r1, #0
    900e:	431a      	orrs	r2, r3
    9010:	e6c7      	b.n	8da2 <__aeabi_dadd+0xa2>
    9012:	2e00      	cmp	r6, #0
    9014:	d050      	beq.n	90b8 <__aeabi_dadd+0x3b8>
    9016:	4e1a      	ldr	r6, [pc, #104]	; (9080 <__aeabi_dadd+0x380>)
    9018:	42b0      	cmp	r0, r6
    901a:	d057      	beq.n	90cc <__aeabi_dadd+0x3cc>
    901c:	2680      	movs	r6, #128	; 0x80
    901e:	426b      	negs	r3, r5
    9020:	4699      	mov	r9, r3
    9022:	0436      	lsls	r6, r6, #16
    9024:	4334      	orrs	r4, r6
    9026:	464b      	mov	r3, r9
    9028:	2b38      	cmp	r3, #56	; 0x38
    902a:	dd00      	ble.n	902e <__aeabi_dadd+0x32e>
    902c:	e0d6      	b.n	91dc <__aeabi_dadd+0x4dc>
    902e:	2b1f      	cmp	r3, #31
    9030:	dd00      	ble.n	9034 <__aeabi_dadd+0x334>
    9032:	e135      	b.n	92a0 <__aeabi_dadd+0x5a0>
    9034:	2620      	movs	r6, #32
    9036:	1af5      	subs	r5, r6, r3
    9038:	0026      	movs	r6, r4
    903a:	40ae      	lsls	r6, r5
    903c:	46b2      	mov	sl, r6
    903e:	003e      	movs	r6, r7
    9040:	40de      	lsrs	r6, r3
    9042:	46ac      	mov	ip, r5
    9044:	0035      	movs	r5, r6
    9046:	4656      	mov	r6, sl
    9048:	432e      	orrs	r6, r5
    904a:	4665      	mov	r5, ip
    904c:	40af      	lsls	r7, r5
    904e:	1e7d      	subs	r5, r7, #1
    9050:	41af      	sbcs	r7, r5
    9052:	40dc      	lsrs	r4, r3
    9054:	4337      	orrs	r7, r6
    9056:	1bd7      	subs	r7, r2, r7
    9058:	42ba      	cmp	r2, r7
    905a:	4192      	sbcs	r2, r2
    905c:	1b0c      	subs	r4, r1, r4
    905e:	4252      	negs	r2, r2
    9060:	1aa4      	subs	r4, r4, r2
    9062:	0006      	movs	r6, r0
    9064:	46d8      	mov	r8, fp
    9066:	e6a3      	b.n	8db0 <__aeabi_dadd+0xb0>
    9068:	4664      	mov	r4, ip
    906a:	4667      	mov	r7, ip
    906c:	432c      	orrs	r4, r5
    906e:	d000      	beq.n	9072 <__aeabi_dadd+0x372>
    9070:	e6a2      	b.n	8db8 <__aeabi_dadd+0xb8>
    9072:	2500      	movs	r5, #0
    9074:	2600      	movs	r6, #0
    9076:	2700      	movs	r7, #0
    9078:	e706      	b.n	8e88 <__aeabi_dadd+0x188>
    907a:	001e      	movs	r6, r3
    907c:	e6c4      	b.n	8e08 <__aeabi_dadd+0x108>
    907e:	46c0      	nop			; (mov r8, r8)
    9080:	000007ff 	.word	0x000007ff
    9084:	ff7fffff 	.word	0xff7fffff
    9088:	800fffff 	.word	0x800fffff
    908c:	2b1f      	cmp	r3, #31
    908e:	dc63      	bgt.n	9158 <__aeabi_dadd+0x458>
    9090:	2020      	movs	r0, #32
    9092:	1ac3      	subs	r3, r0, r3
    9094:	0008      	movs	r0, r1
    9096:	4098      	lsls	r0, r3
    9098:	469c      	mov	ip, r3
    909a:	4683      	mov	fp, r0
    909c:	4653      	mov	r3, sl
    909e:	0010      	movs	r0, r2
    90a0:	40d8      	lsrs	r0, r3
    90a2:	0003      	movs	r3, r0
    90a4:	4658      	mov	r0, fp
    90a6:	4318      	orrs	r0, r3
    90a8:	4663      	mov	r3, ip
    90aa:	409a      	lsls	r2, r3
    90ac:	1e53      	subs	r3, r2, #1
    90ae:	419a      	sbcs	r2, r3
    90b0:	4653      	mov	r3, sl
    90b2:	4302      	orrs	r2, r0
    90b4:	40d9      	lsrs	r1, r3
    90b6:	e703      	b.n	8ec0 <__aeabi_dadd+0x1c0>
    90b8:	0026      	movs	r6, r4
    90ba:	433e      	orrs	r6, r7
    90bc:	d006      	beq.n	90cc <__aeabi_dadd+0x3cc>
    90be:	43eb      	mvns	r3, r5
    90c0:	4699      	mov	r9, r3
    90c2:	2b00      	cmp	r3, #0
    90c4:	d0c7      	beq.n	9056 <__aeabi_dadd+0x356>
    90c6:	4e94      	ldr	r6, [pc, #592]	; (9318 <__aeabi_dadd+0x618>)
    90c8:	42b0      	cmp	r0, r6
    90ca:	d1ac      	bne.n	9026 <__aeabi_dadd+0x326>
    90cc:	000c      	movs	r4, r1
    90ce:	0017      	movs	r7, r2
    90d0:	0006      	movs	r6, r0
    90d2:	46d8      	mov	r8, fp
    90d4:	e698      	b.n	8e08 <__aeabi_dadd+0x108>
    90d6:	4b90      	ldr	r3, [pc, #576]	; (9318 <__aeabi_dadd+0x618>)
    90d8:	459a      	cmp	sl, r3
    90da:	d00b      	beq.n	90f4 <__aeabi_dadd+0x3f4>
    90dc:	4682      	mov	sl, r0
    90de:	e6e7      	b.n	8eb0 <__aeabi_dadd+0x1b0>
    90e0:	2800      	cmp	r0, #0
    90e2:	d000      	beq.n	90e6 <__aeabi_dadd+0x3e6>
    90e4:	e09e      	b.n	9224 <__aeabi_dadd+0x524>
    90e6:	0018      	movs	r0, r3
    90e8:	4310      	orrs	r0, r2
    90ea:	d100      	bne.n	90ee <__aeabi_dadd+0x3ee>
    90ec:	e0e9      	b.n	92c2 <__aeabi_dadd+0x5c2>
    90ee:	001c      	movs	r4, r3
    90f0:	0017      	movs	r7, r2
    90f2:	46d8      	mov	r8, fp
    90f4:	4e88      	ldr	r6, [pc, #544]	; (9318 <__aeabi_dadd+0x618>)
    90f6:	e687      	b.n	8e08 <__aeabi_dadd+0x108>
    90f8:	2500      	movs	r5, #0
    90fa:	e772      	b.n	8fe2 <__aeabi_dadd+0x2e2>
    90fc:	2100      	movs	r1, #0
    90fe:	e782      	b.n	9006 <__aeabi_dadd+0x306>
    9100:	0023      	movs	r3, r4
    9102:	433b      	orrs	r3, r7
    9104:	2e00      	cmp	r6, #0
    9106:	d000      	beq.n	910a <__aeabi_dadd+0x40a>
    9108:	e0ab      	b.n	9262 <__aeabi_dadd+0x562>
    910a:	2b00      	cmp	r3, #0
    910c:	d100      	bne.n	9110 <__aeabi_dadd+0x410>
    910e:	e0e7      	b.n	92e0 <__aeabi_dadd+0x5e0>
    9110:	000b      	movs	r3, r1
    9112:	4313      	orrs	r3, r2
    9114:	d100      	bne.n	9118 <__aeabi_dadd+0x418>
    9116:	e677      	b.n	8e08 <__aeabi_dadd+0x108>
    9118:	18ba      	adds	r2, r7, r2
    911a:	42ba      	cmp	r2, r7
    911c:	41bf      	sbcs	r7, r7
    911e:	1864      	adds	r4, r4, r1
    9120:	427f      	negs	r7, r7
    9122:	19e4      	adds	r4, r4, r7
    9124:	0223      	lsls	r3, r4, #8
    9126:	d400      	bmi.n	912a <__aeabi_dadd+0x42a>
    9128:	e0f2      	b.n	9310 <__aeabi_dadd+0x610>
    912a:	4b7c      	ldr	r3, [pc, #496]	; (931c <__aeabi_dadd+0x61c>)
    912c:	0017      	movs	r7, r2
    912e:	401c      	ands	r4, r3
    9130:	0006      	movs	r6, r0
    9132:	e669      	b.n	8e08 <__aeabi_dadd+0x108>
    9134:	0020      	movs	r0, r4
    9136:	4338      	orrs	r0, r7
    9138:	2e00      	cmp	r6, #0
    913a:	d1d1      	bne.n	90e0 <__aeabi_dadd+0x3e0>
    913c:	2800      	cmp	r0, #0
    913e:	d15b      	bne.n	91f8 <__aeabi_dadd+0x4f8>
    9140:	001c      	movs	r4, r3
    9142:	4314      	orrs	r4, r2
    9144:	d100      	bne.n	9148 <__aeabi_dadd+0x448>
    9146:	e0a8      	b.n	929a <__aeabi_dadd+0x59a>
    9148:	001c      	movs	r4, r3
    914a:	0017      	movs	r7, r2
    914c:	46d8      	mov	r8, fp
    914e:	e65b      	b.n	8e08 <__aeabi_dadd+0x108>
    9150:	0006      	movs	r6, r0
    9152:	2400      	movs	r4, #0
    9154:	2700      	movs	r7, #0
    9156:	e697      	b.n	8e88 <__aeabi_dadd+0x188>
    9158:	4650      	mov	r0, sl
    915a:	000b      	movs	r3, r1
    915c:	3820      	subs	r0, #32
    915e:	40c3      	lsrs	r3, r0
    9160:	4699      	mov	r9, r3
    9162:	4653      	mov	r3, sl
    9164:	2b20      	cmp	r3, #32
    9166:	d100      	bne.n	916a <__aeabi_dadd+0x46a>
    9168:	e095      	b.n	9296 <__aeabi_dadd+0x596>
    916a:	2340      	movs	r3, #64	; 0x40
    916c:	4650      	mov	r0, sl
    916e:	1a1b      	subs	r3, r3, r0
    9170:	4099      	lsls	r1, r3
    9172:	430a      	orrs	r2, r1
    9174:	1e51      	subs	r1, r2, #1
    9176:	418a      	sbcs	r2, r1
    9178:	464b      	mov	r3, r9
    917a:	2100      	movs	r1, #0
    917c:	431a      	orrs	r2, r3
    917e:	e69f      	b.n	8ec0 <__aeabi_dadd+0x1c0>
    9180:	2e00      	cmp	r6, #0
    9182:	d130      	bne.n	91e6 <__aeabi_dadd+0x4e6>
    9184:	0026      	movs	r6, r4
    9186:	433e      	orrs	r6, r7
    9188:	d067      	beq.n	925a <__aeabi_dadd+0x55a>
    918a:	43db      	mvns	r3, r3
    918c:	469a      	mov	sl, r3
    918e:	2b00      	cmp	r3, #0
    9190:	d01c      	beq.n	91cc <__aeabi_dadd+0x4cc>
    9192:	4e61      	ldr	r6, [pc, #388]	; (9318 <__aeabi_dadd+0x618>)
    9194:	42b0      	cmp	r0, r6
    9196:	d060      	beq.n	925a <__aeabi_dadd+0x55a>
    9198:	4653      	mov	r3, sl
    919a:	2b38      	cmp	r3, #56	; 0x38
    919c:	dd00      	ble.n	91a0 <__aeabi_dadd+0x4a0>
    919e:	e096      	b.n	92ce <__aeabi_dadd+0x5ce>
    91a0:	2b1f      	cmp	r3, #31
    91a2:	dd00      	ble.n	91a6 <__aeabi_dadd+0x4a6>
    91a4:	e09f      	b.n	92e6 <__aeabi_dadd+0x5e6>
    91a6:	2620      	movs	r6, #32
    91a8:	1af3      	subs	r3, r6, r3
    91aa:	0026      	movs	r6, r4
    91ac:	409e      	lsls	r6, r3
    91ae:	469c      	mov	ip, r3
    91b0:	46b3      	mov	fp, r6
    91b2:	4653      	mov	r3, sl
    91b4:	003e      	movs	r6, r7
    91b6:	40de      	lsrs	r6, r3
    91b8:	0033      	movs	r3, r6
    91ba:	465e      	mov	r6, fp
    91bc:	431e      	orrs	r6, r3
    91be:	4663      	mov	r3, ip
    91c0:	409f      	lsls	r7, r3
    91c2:	1e7b      	subs	r3, r7, #1
    91c4:	419f      	sbcs	r7, r3
    91c6:	4653      	mov	r3, sl
    91c8:	40dc      	lsrs	r4, r3
    91ca:	4337      	orrs	r7, r6
    91cc:	18bf      	adds	r7, r7, r2
    91ce:	4297      	cmp	r7, r2
    91d0:	4192      	sbcs	r2, r2
    91d2:	1864      	adds	r4, r4, r1
    91d4:	4252      	negs	r2, r2
    91d6:	18a4      	adds	r4, r4, r2
    91d8:	0006      	movs	r6, r0
    91da:	e678      	b.n	8ece <__aeabi_dadd+0x1ce>
    91dc:	4327      	orrs	r7, r4
    91de:	1e7c      	subs	r4, r7, #1
    91e0:	41a7      	sbcs	r7, r4
    91e2:	2400      	movs	r4, #0
    91e4:	e737      	b.n	9056 <__aeabi_dadd+0x356>
    91e6:	4e4c      	ldr	r6, [pc, #304]	; (9318 <__aeabi_dadd+0x618>)
    91e8:	42b0      	cmp	r0, r6
    91ea:	d036      	beq.n	925a <__aeabi_dadd+0x55a>
    91ec:	2680      	movs	r6, #128	; 0x80
    91ee:	425b      	negs	r3, r3
    91f0:	0436      	lsls	r6, r6, #16
    91f2:	469a      	mov	sl, r3
    91f4:	4334      	orrs	r4, r6
    91f6:	e7cf      	b.n	9198 <__aeabi_dadd+0x498>
    91f8:	0018      	movs	r0, r3
    91fa:	4310      	orrs	r0, r2
    91fc:	d100      	bne.n	9200 <__aeabi_dadd+0x500>
    91fe:	e603      	b.n	8e08 <__aeabi_dadd+0x108>
    9200:	1ab8      	subs	r0, r7, r2
    9202:	4684      	mov	ip, r0
    9204:	4567      	cmp	r7, ip
    9206:	41ad      	sbcs	r5, r5
    9208:	1ae0      	subs	r0, r4, r3
    920a:	426d      	negs	r5, r5
    920c:	1b40      	subs	r0, r0, r5
    920e:	0205      	lsls	r5, r0, #8
    9210:	d400      	bmi.n	9214 <__aeabi_dadd+0x514>
    9212:	e62c      	b.n	8e6e <__aeabi_dadd+0x16e>
    9214:	1bd7      	subs	r7, r2, r7
    9216:	42ba      	cmp	r2, r7
    9218:	4192      	sbcs	r2, r2
    921a:	1b1c      	subs	r4, r3, r4
    921c:	4252      	negs	r2, r2
    921e:	1aa4      	subs	r4, r4, r2
    9220:	46d8      	mov	r8, fp
    9222:	e5f1      	b.n	8e08 <__aeabi_dadd+0x108>
    9224:	0018      	movs	r0, r3
    9226:	4310      	orrs	r0, r2
    9228:	d100      	bne.n	922c <__aeabi_dadd+0x52c>
    922a:	e763      	b.n	90f4 <__aeabi_dadd+0x3f4>
    922c:	08f8      	lsrs	r0, r7, #3
    922e:	0767      	lsls	r7, r4, #29
    9230:	4307      	orrs	r7, r0
    9232:	2080      	movs	r0, #128	; 0x80
    9234:	08e4      	lsrs	r4, r4, #3
    9236:	0300      	lsls	r0, r0, #12
    9238:	4204      	tst	r4, r0
    923a:	d008      	beq.n	924e <__aeabi_dadd+0x54e>
    923c:	08dd      	lsrs	r5, r3, #3
    923e:	4205      	tst	r5, r0
    9240:	d105      	bne.n	924e <__aeabi_dadd+0x54e>
    9242:	08d2      	lsrs	r2, r2, #3
    9244:	0759      	lsls	r1, r3, #29
    9246:	4311      	orrs	r1, r2
    9248:	000f      	movs	r7, r1
    924a:	002c      	movs	r4, r5
    924c:	46d8      	mov	r8, fp
    924e:	0f7b      	lsrs	r3, r7, #29
    9250:	00e4      	lsls	r4, r4, #3
    9252:	431c      	orrs	r4, r3
    9254:	00ff      	lsls	r7, r7, #3
    9256:	4e30      	ldr	r6, [pc, #192]	; (9318 <__aeabi_dadd+0x618>)
    9258:	e5d6      	b.n	8e08 <__aeabi_dadd+0x108>
    925a:	000c      	movs	r4, r1
    925c:	0017      	movs	r7, r2
    925e:	0006      	movs	r6, r0
    9260:	e5d2      	b.n	8e08 <__aeabi_dadd+0x108>
    9262:	2b00      	cmp	r3, #0
    9264:	d038      	beq.n	92d8 <__aeabi_dadd+0x5d8>
    9266:	000b      	movs	r3, r1
    9268:	4313      	orrs	r3, r2
    926a:	d100      	bne.n	926e <__aeabi_dadd+0x56e>
    926c:	e742      	b.n	90f4 <__aeabi_dadd+0x3f4>
    926e:	08f8      	lsrs	r0, r7, #3
    9270:	0767      	lsls	r7, r4, #29
    9272:	4307      	orrs	r7, r0
    9274:	2080      	movs	r0, #128	; 0x80
    9276:	08e4      	lsrs	r4, r4, #3
    9278:	0300      	lsls	r0, r0, #12
    927a:	4204      	tst	r4, r0
    927c:	d0e7      	beq.n	924e <__aeabi_dadd+0x54e>
    927e:	08cb      	lsrs	r3, r1, #3
    9280:	4203      	tst	r3, r0
    9282:	d1e4      	bne.n	924e <__aeabi_dadd+0x54e>
    9284:	08d2      	lsrs	r2, r2, #3
    9286:	0749      	lsls	r1, r1, #29
    9288:	4311      	orrs	r1, r2
    928a:	000f      	movs	r7, r1
    928c:	001c      	movs	r4, r3
    928e:	e7de      	b.n	924e <__aeabi_dadd+0x54e>
    9290:	2700      	movs	r7, #0
    9292:	2400      	movs	r4, #0
    9294:	e5d5      	b.n	8e42 <__aeabi_dadd+0x142>
    9296:	2100      	movs	r1, #0
    9298:	e76b      	b.n	9172 <__aeabi_dadd+0x472>
    929a:	2500      	movs	r5, #0
    929c:	2700      	movs	r7, #0
    929e:	e5f3      	b.n	8e88 <__aeabi_dadd+0x188>
    92a0:	464e      	mov	r6, r9
    92a2:	0025      	movs	r5, r4
    92a4:	3e20      	subs	r6, #32
    92a6:	40f5      	lsrs	r5, r6
    92a8:	464b      	mov	r3, r9
    92aa:	002e      	movs	r6, r5
    92ac:	2b20      	cmp	r3, #32
    92ae:	d02d      	beq.n	930c <__aeabi_dadd+0x60c>
    92b0:	2540      	movs	r5, #64	; 0x40
    92b2:	1aed      	subs	r5, r5, r3
    92b4:	40ac      	lsls	r4, r5
    92b6:	4327      	orrs	r7, r4
    92b8:	1e7c      	subs	r4, r7, #1
    92ba:	41a7      	sbcs	r7, r4
    92bc:	2400      	movs	r4, #0
    92be:	4337      	orrs	r7, r6
    92c0:	e6c9      	b.n	9056 <__aeabi_dadd+0x356>
    92c2:	2480      	movs	r4, #128	; 0x80
    92c4:	2500      	movs	r5, #0
    92c6:	0324      	lsls	r4, r4, #12
    92c8:	4e13      	ldr	r6, [pc, #76]	; (9318 <__aeabi_dadd+0x618>)
    92ca:	2700      	movs	r7, #0
    92cc:	e5dc      	b.n	8e88 <__aeabi_dadd+0x188>
    92ce:	4327      	orrs	r7, r4
    92d0:	1e7c      	subs	r4, r7, #1
    92d2:	41a7      	sbcs	r7, r4
    92d4:	2400      	movs	r4, #0
    92d6:	e779      	b.n	91cc <__aeabi_dadd+0x4cc>
    92d8:	000c      	movs	r4, r1
    92da:	0017      	movs	r7, r2
    92dc:	4e0e      	ldr	r6, [pc, #56]	; (9318 <__aeabi_dadd+0x618>)
    92de:	e593      	b.n	8e08 <__aeabi_dadd+0x108>
    92e0:	000c      	movs	r4, r1
    92e2:	0017      	movs	r7, r2
    92e4:	e590      	b.n	8e08 <__aeabi_dadd+0x108>
    92e6:	4656      	mov	r6, sl
    92e8:	0023      	movs	r3, r4
    92ea:	3e20      	subs	r6, #32
    92ec:	40f3      	lsrs	r3, r6
    92ee:	4699      	mov	r9, r3
    92f0:	4653      	mov	r3, sl
    92f2:	2b20      	cmp	r3, #32
    92f4:	d00e      	beq.n	9314 <__aeabi_dadd+0x614>
    92f6:	2340      	movs	r3, #64	; 0x40
    92f8:	4656      	mov	r6, sl
    92fa:	1b9b      	subs	r3, r3, r6
    92fc:	409c      	lsls	r4, r3
    92fe:	4327      	orrs	r7, r4
    9300:	1e7c      	subs	r4, r7, #1
    9302:	41a7      	sbcs	r7, r4
    9304:	464b      	mov	r3, r9
    9306:	2400      	movs	r4, #0
    9308:	431f      	orrs	r7, r3
    930a:	e75f      	b.n	91cc <__aeabi_dadd+0x4cc>
    930c:	2400      	movs	r4, #0
    930e:	e7d2      	b.n	92b6 <__aeabi_dadd+0x5b6>
    9310:	0017      	movs	r7, r2
    9312:	e5b2      	b.n	8e7a <__aeabi_dadd+0x17a>
    9314:	2400      	movs	r4, #0
    9316:	e7f2      	b.n	92fe <__aeabi_dadd+0x5fe>
    9318:	000007ff 	.word	0x000007ff
    931c:	ff7fffff 	.word	0xff7fffff

00009320 <__aeabi_ddiv>:
    9320:	b5f0      	push	{r4, r5, r6, r7, lr}
    9322:	4657      	mov	r7, sl
    9324:	4645      	mov	r5, r8
    9326:	46de      	mov	lr, fp
    9328:	464e      	mov	r6, r9
    932a:	b5e0      	push	{r5, r6, r7, lr}
    932c:	004c      	lsls	r4, r1, #1
    932e:	030e      	lsls	r6, r1, #12
    9330:	b087      	sub	sp, #28
    9332:	4683      	mov	fp, r0
    9334:	4692      	mov	sl, r2
    9336:	001d      	movs	r5, r3
    9338:	4680      	mov	r8, r0
    933a:	0b36      	lsrs	r6, r6, #12
    933c:	0d64      	lsrs	r4, r4, #21
    933e:	0fcf      	lsrs	r7, r1, #31
    9340:	2c00      	cmp	r4, #0
    9342:	d04f      	beq.n	93e4 <__aeabi_ddiv+0xc4>
    9344:	4b6f      	ldr	r3, [pc, #444]	; (9504 <__aeabi_ddiv+0x1e4>)
    9346:	429c      	cmp	r4, r3
    9348:	d035      	beq.n	93b6 <__aeabi_ddiv+0x96>
    934a:	2380      	movs	r3, #128	; 0x80
    934c:	0f42      	lsrs	r2, r0, #29
    934e:	041b      	lsls	r3, r3, #16
    9350:	00f6      	lsls	r6, r6, #3
    9352:	4313      	orrs	r3, r2
    9354:	4333      	orrs	r3, r6
    9356:	4699      	mov	r9, r3
    9358:	00c3      	lsls	r3, r0, #3
    935a:	4698      	mov	r8, r3
    935c:	4b6a      	ldr	r3, [pc, #424]	; (9508 <__aeabi_ddiv+0x1e8>)
    935e:	2600      	movs	r6, #0
    9360:	469c      	mov	ip, r3
    9362:	2300      	movs	r3, #0
    9364:	4464      	add	r4, ip
    9366:	9303      	str	r3, [sp, #12]
    9368:	032b      	lsls	r3, r5, #12
    936a:	0b1b      	lsrs	r3, r3, #12
    936c:	469b      	mov	fp, r3
    936e:	006b      	lsls	r3, r5, #1
    9370:	0fed      	lsrs	r5, r5, #31
    9372:	4650      	mov	r0, sl
    9374:	0d5b      	lsrs	r3, r3, #21
    9376:	9501      	str	r5, [sp, #4]
    9378:	d05e      	beq.n	9438 <__aeabi_ddiv+0x118>
    937a:	4a62      	ldr	r2, [pc, #392]	; (9504 <__aeabi_ddiv+0x1e4>)
    937c:	4293      	cmp	r3, r2
    937e:	d053      	beq.n	9428 <__aeabi_ddiv+0x108>
    9380:	465a      	mov	r2, fp
    9382:	00d1      	lsls	r1, r2, #3
    9384:	2280      	movs	r2, #128	; 0x80
    9386:	0f40      	lsrs	r0, r0, #29
    9388:	0412      	lsls	r2, r2, #16
    938a:	4302      	orrs	r2, r0
    938c:	430a      	orrs	r2, r1
    938e:	4693      	mov	fp, r2
    9390:	4652      	mov	r2, sl
    9392:	00d1      	lsls	r1, r2, #3
    9394:	4a5c      	ldr	r2, [pc, #368]	; (9508 <__aeabi_ddiv+0x1e8>)
    9396:	4694      	mov	ip, r2
    9398:	2200      	movs	r2, #0
    939a:	4463      	add	r3, ip
    939c:	0038      	movs	r0, r7
    939e:	4068      	eors	r0, r5
    93a0:	4684      	mov	ip, r0
    93a2:	9002      	str	r0, [sp, #8]
    93a4:	1ae4      	subs	r4, r4, r3
    93a6:	4316      	orrs	r6, r2
    93a8:	2e0f      	cmp	r6, #15
    93aa:	d900      	bls.n	93ae <__aeabi_ddiv+0x8e>
    93ac:	e0b4      	b.n	9518 <__aeabi_ddiv+0x1f8>
    93ae:	4b57      	ldr	r3, [pc, #348]	; (950c <__aeabi_ddiv+0x1ec>)
    93b0:	00b6      	lsls	r6, r6, #2
    93b2:	599b      	ldr	r3, [r3, r6]
    93b4:	469f      	mov	pc, r3
    93b6:	0003      	movs	r3, r0
    93b8:	4333      	orrs	r3, r6
    93ba:	4699      	mov	r9, r3
    93bc:	d16c      	bne.n	9498 <__aeabi_ddiv+0x178>
    93be:	2300      	movs	r3, #0
    93c0:	4698      	mov	r8, r3
    93c2:	3302      	adds	r3, #2
    93c4:	2608      	movs	r6, #8
    93c6:	9303      	str	r3, [sp, #12]
    93c8:	e7ce      	b.n	9368 <__aeabi_ddiv+0x48>
    93ca:	46cb      	mov	fp, r9
    93cc:	4641      	mov	r1, r8
    93ce:	9a03      	ldr	r2, [sp, #12]
    93d0:	9701      	str	r7, [sp, #4]
    93d2:	2a02      	cmp	r2, #2
    93d4:	d165      	bne.n	94a2 <__aeabi_ddiv+0x182>
    93d6:	9b01      	ldr	r3, [sp, #4]
    93d8:	4c4a      	ldr	r4, [pc, #296]	; (9504 <__aeabi_ddiv+0x1e4>)
    93da:	469c      	mov	ip, r3
    93dc:	2300      	movs	r3, #0
    93de:	2200      	movs	r2, #0
    93e0:	4698      	mov	r8, r3
    93e2:	e06b      	b.n	94bc <__aeabi_ddiv+0x19c>
    93e4:	0003      	movs	r3, r0
    93e6:	4333      	orrs	r3, r6
    93e8:	4699      	mov	r9, r3
    93ea:	d04e      	beq.n	948a <__aeabi_ddiv+0x16a>
    93ec:	2e00      	cmp	r6, #0
    93ee:	d100      	bne.n	93f2 <__aeabi_ddiv+0xd2>
    93f0:	e1bc      	b.n	976c <__aeabi_ddiv+0x44c>
    93f2:	0030      	movs	r0, r6
    93f4:	f001 fb08 	bl	aa08 <__clzsi2>
    93f8:	0003      	movs	r3, r0
    93fa:	3b0b      	subs	r3, #11
    93fc:	2b1c      	cmp	r3, #28
    93fe:	dd00      	ble.n	9402 <__aeabi_ddiv+0xe2>
    9400:	e1ac      	b.n	975c <__aeabi_ddiv+0x43c>
    9402:	221d      	movs	r2, #29
    9404:	1ad3      	subs	r3, r2, r3
    9406:	465a      	mov	r2, fp
    9408:	0001      	movs	r1, r0
    940a:	40da      	lsrs	r2, r3
    940c:	3908      	subs	r1, #8
    940e:	408e      	lsls	r6, r1
    9410:	0013      	movs	r3, r2
    9412:	4333      	orrs	r3, r6
    9414:	4699      	mov	r9, r3
    9416:	465b      	mov	r3, fp
    9418:	408b      	lsls	r3, r1
    941a:	4698      	mov	r8, r3
    941c:	2300      	movs	r3, #0
    941e:	4c3c      	ldr	r4, [pc, #240]	; (9510 <__aeabi_ddiv+0x1f0>)
    9420:	2600      	movs	r6, #0
    9422:	1a24      	subs	r4, r4, r0
    9424:	9303      	str	r3, [sp, #12]
    9426:	e79f      	b.n	9368 <__aeabi_ddiv+0x48>
    9428:	4651      	mov	r1, sl
    942a:	465a      	mov	r2, fp
    942c:	4311      	orrs	r1, r2
    942e:	d129      	bne.n	9484 <__aeabi_ddiv+0x164>
    9430:	2200      	movs	r2, #0
    9432:	4693      	mov	fp, r2
    9434:	3202      	adds	r2, #2
    9436:	e7b1      	b.n	939c <__aeabi_ddiv+0x7c>
    9438:	4659      	mov	r1, fp
    943a:	4301      	orrs	r1, r0
    943c:	d01e      	beq.n	947c <__aeabi_ddiv+0x15c>
    943e:	465b      	mov	r3, fp
    9440:	2b00      	cmp	r3, #0
    9442:	d100      	bne.n	9446 <__aeabi_ddiv+0x126>
    9444:	e19e      	b.n	9784 <__aeabi_ddiv+0x464>
    9446:	4658      	mov	r0, fp
    9448:	f001 fade 	bl	aa08 <__clzsi2>
    944c:	0003      	movs	r3, r0
    944e:	3b0b      	subs	r3, #11
    9450:	2b1c      	cmp	r3, #28
    9452:	dd00      	ble.n	9456 <__aeabi_ddiv+0x136>
    9454:	e18f      	b.n	9776 <__aeabi_ddiv+0x456>
    9456:	0002      	movs	r2, r0
    9458:	4659      	mov	r1, fp
    945a:	3a08      	subs	r2, #8
    945c:	4091      	lsls	r1, r2
    945e:	468b      	mov	fp, r1
    9460:	211d      	movs	r1, #29
    9462:	1acb      	subs	r3, r1, r3
    9464:	4651      	mov	r1, sl
    9466:	40d9      	lsrs	r1, r3
    9468:	000b      	movs	r3, r1
    946a:	4659      	mov	r1, fp
    946c:	430b      	orrs	r3, r1
    946e:	4651      	mov	r1, sl
    9470:	469b      	mov	fp, r3
    9472:	4091      	lsls	r1, r2
    9474:	4b26      	ldr	r3, [pc, #152]	; (9510 <__aeabi_ddiv+0x1f0>)
    9476:	2200      	movs	r2, #0
    9478:	1a1b      	subs	r3, r3, r0
    947a:	e78f      	b.n	939c <__aeabi_ddiv+0x7c>
    947c:	2300      	movs	r3, #0
    947e:	2201      	movs	r2, #1
    9480:	469b      	mov	fp, r3
    9482:	e78b      	b.n	939c <__aeabi_ddiv+0x7c>
    9484:	4651      	mov	r1, sl
    9486:	2203      	movs	r2, #3
    9488:	e788      	b.n	939c <__aeabi_ddiv+0x7c>
    948a:	2300      	movs	r3, #0
    948c:	4698      	mov	r8, r3
    948e:	3301      	adds	r3, #1
    9490:	2604      	movs	r6, #4
    9492:	2400      	movs	r4, #0
    9494:	9303      	str	r3, [sp, #12]
    9496:	e767      	b.n	9368 <__aeabi_ddiv+0x48>
    9498:	2303      	movs	r3, #3
    949a:	46b1      	mov	r9, r6
    949c:	9303      	str	r3, [sp, #12]
    949e:	260c      	movs	r6, #12
    94a0:	e762      	b.n	9368 <__aeabi_ddiv+0x48>
    94a2:	2a03      	cmp	r2, #3
    94a4:	d100      	bne.n	94a8 <__aeabi_ddiv+0x188>
    94a6:	e25c      	b.n	9962 <__aeabi_ddiv+0x642>
    94a8:	9b01      	ldr	r3, [sp, #4]
    94aa:	2a01      	cmp	r2, #1
    94ac:	d000      	beq.n	94b0 <__aeabi_ddiv+0x190>
    94ae:	e1e4      	b.n	987a <__aeabi_ddiv+0x55a>
    94b0:	4013      	ands	r3, r2
    94b2:	469c      	mov	ip, r3
    94b4:	2300      	movs	r3, #0
    94b6:	2400      	movs	r4, #0
    94b8:	2200      	movs	r2, #0
    94ba:	4698      	mov	r8, r3
    94bc:	2100      	movs	r1, #0
    94be:	0312      	lsls	r2, r2, #12
    94c0:	0b13      	lsrs	r3, r2, #12
    94c2:	0d0a      	lsrs	r2, r1, #20
    94c4:	0512      	lsls	r2, r2, #20
    94c6:	431a      	orrs	r2, r3
    94c8:	0523      	lsls	r3, r4, #20
    94ca:	4c12      	ldr	r4, [pc, #72]	; (9514 <__aeabi_ddiv+0x1f4>)
    94cc:	4640      	mov	r0, r8
    94ce:	4022      	ands	r2, r4
    94d0:	4313      	orrs	r3, r2
    94d2:	4662      	mov	r2, ip
    94d4:	005b      	lsls	r3, r3, #1
    94d6:	07d2      	lsls	r2, r2, #31
    94d8:	085b      	lsrs	r3, r3, #1
    94da:	4313      	orrs	r3, r2
    94dc:	0019      	movs	r1, r3
    94de:	b007      	add	sp, #28
    94e0:	bc3c      	pop	{r2, r3, r4, r5}
    94e2:	4690      	mov	r8, r2
    94e4:	4699      	mov	r9, r3
    94e6:	46a2      	mov	sl, r4
    94e8:	46ab      	mov	fp, r5
    94ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    94ec:	2300      	movs	r3, #0
    94ee:	2280      	movs	r2, #128	; 0x80
    94f0:	469c      	mov	ip, r3
    94f2:	0312      	lsls	r2, r2, #12
    94f4:	4698      	mov	r8, r3
    94f6:	4c03      	ldr	r4, [pc, #12]	; (9504 <__aeabi_ddiv+0x1e4>)
    94f8:	e7e0      	b.n	94bc <__aeabi_ddiv+0x19c>
    94fa:	2300      	movs	r3, #0
    94fc:	4c01      	ldr	r4, [pc, #4]	; (9504 <__aeabi_ddiv+0x1e4>)
    94fe:	2200      	movs	r2, #0
    9500:	4698      	mov	r8, r3
    9502:	e7db      	b.n	94bc <__aeabi_ddiv+0x19c>
    9504:	000007ff 	.word	0x000007ff
    9508:	fffffc01 	.word	0xfffffc01
    950c:	0000af80 	.word	0x0000af80
    9510:	fffffc0d 	.word	0xfffffc0d
    9514:	800fffff 	.word	0x800fffff
    9518:	45d9      	cmp	r9, fp
    951a:	d900      	bls.n	951e <__aeabi_ddiv+0x1fe>
    951c:	e139      	b.n	9792 <__aeabi_ddiv+0x472>
    951e:	d100      	bne.n	9522 <__aeabi_ddiv+0x202>
    9520:	e134      	b.n	978c <__aeabi_ddiv+0x46c>
    9522:	2300      	movs	r3, #0
    9524:	4646      	mov	r6, r8
    9526:	464d      	mov	r5, r9
    9528:	469a      	mov	sl, r3
    952a:	3c01      	subs	r4, #1
    952c:	465b      	mov	r3, fp
    952e:	0e0a      	lsrs	r2, r1, #24
    9530:	021b      	lsls	r3, r3, #8
    9532:	431a      	orrs	r2, r3
    9534:	020b      	lsls	r3, r1, #8
    9536:	0c17      	lsrs	r7, r2, #16
    9538:	9303      	str	r3, [sp, #12]
    953a:	0413      	lsls	r3, r2, #16
    953c:	0c1b      	lsrs	r3, r3, #16
    953e:	0039      	movs	r1, r7
    9540:	0028      	movs	r0, r5
    9542:	4690      	mov	r8, r2
    9544:	9301      	str	r3, [sp, #4]
    9546:	f7fe fcd1 	bl	7eec <__udivsi3>
    954a:	0002      	movs	r2, r0
    954c:	9b01      	ldr	r3, [sp, #4]
    954e:	4683      	mov	fp, r0
    9550:	435a      	muls	r2, r3
    9552:	0028      	movs	r0, r5
    9554:	0039      	movs	r1, r7
    9556:	4691      	mov	r9, r2
    9558:	f7fe fd4e 	bl	7ff8 <__aeabi_uidivmod>
    955c:	0c35      	lsrs	r5, r6, #16
    955e:	0409      	lsls	r1, r1, #16
    9560:	430d      	orrs	r5, r1
    9562:	45a9      	cmp	r9, r5
    9564:	d90d      	bls.n	9582 <__aeabi_ddiv+0x262>
    9566:	465b      	mov	r3, fp
    9568:	4445      	add	r5, r8
    956a:	3b01      	subs	r3, #1
    956c:	45a8      	cmp	r8, r5
    956e:	d900      	bls.n	9572 <__aeabi_ddiv+0x252>
    9570:	e13a      	b.n	97e8 <__aeabi_ddiv+0x4c8>
    9572:	45a9      	cmp	r9, r5
    9574:	d800      	bhi.n	9578 <__aeabi_ddiv+0x258>
    9576:	e137      	b.n	97e8 <__aeabi_ddiv+0x4c8>
    9578:	2302      	movs	r3, #2
    957a:	425b      	negs	r3, r3
    957c:	469c      	mov	ip, r3
    957e:	4445      	add	r5, r8
    9580:	44e3      	add	fp, ip
    9582:	464b      	mov	r3, r9
    9584:	1aeb      	subs	r3, r5, r3
    9586:	0039      	movs	r1, r7
    9588:	0018      	movs	r0, r3
    958a:	9304      	str	r3, [sp, #16]
    958c:	f7fe fcae 	bl	7eec <__udivsi3>
    9590:	9b01      	ldr	r3, [sp, #4]
    9592:	0005      	movs	r5, r0
    9594:	4343      	muls	r3, r0
    9596:	0039      	movs	r1, r7
    9598:	9804      	ldr	r0, [sp, #16]
    959a:	4699      	mov	r9, r3
    959c:	f7fe fd2c 	bl	7ff8 <__aeabi_uidivmod>
    95a0:	0433      	lsls	r3, r6, #16
    95a2:	0409      	lsls	r1, r1, #16
    95a4:	0c1b      	lsrs	r3, r3, #16
    95a6:	430b      	orrs	r3, r1
    95a8:	4599      	cmp	r9, r3
    95aa:	d909      	bls.n	95c0 <__aeabi_ddiv+0x2a0>
    95ac:	4443      	add	r3, r8
    95ae:	1e6a      	subs	r2, r5, #1
    95b0:	4598      	cmp	r8, r3
    95b2:	d900      	bls.n	95b6 <__aeabi_ddiv+0x296>
    95b4:	e11a      	b.n	97ec <__aeabi_ddiv+0x4cc>
    95b6:	4599      	cmp	r9, r3
    95b8:	d800      	bhi.n	95bc <__aeabi_ddiv+0x29c>
    95ba:	e117      	b.n	97ec <__aeabi_ddiv+0x4cc>
    95bc:	3d02      	subs	r5, #2
    95be:	4443      	add	r3, r8
    95c0:	464a      	mov	r2, r9
    95c2:	1a9b      	subs	r3, r3, r2
    95c4:	465a      	mov	r2, fp
    95c6:	0412      	lsls	r2, r2, #16
    95c8:	432a      	orrs	r2, r5
    95ca:	9903      	ldr	r1, [sp, #12]
    95cc:	4693      	mov	fp, r2
    95ce:	0c10      	lsrs	r0, r2, #16
    95d0:	0c0a      	lsrs	r2, r1, #16
    95d2:	4691      	mov	r9, r2
    95d4:	0409      	lsls	r1, r1, #16
    95d6:	465a      	mov	r2, fp
    95d8:	0c09      	lsrs	r1, r1, #16
    95da:	464e      	mov	r6, r9
    95dc:	000d      	movs	r5, r1
    95de:	0412      	lsls	r2, r2, #16
    95e0:	0c12      	lsrs	r2, r2, #16
    95e2:	4345      	muls	r5, r0
    95e4:	9105      	str	r1, [sp, #20]
    95e6:	4351      	muls	r1, r2
    95e8:	4372      	muls	r2, r6
    95ea:	4370      	muls	r0, r6
    95ec:	1952      	adds	r2, r2, r5
    95ee:	0c0e      	lsrs	r6, r1, #16
    95f0:	18b2      	adds	r2, r6, r2
    95f2:	4295      	cmp	r5, r2
    95f4:	d903      	bls.n	95fe <__aeabi_ddiv+0x2de>
    95f6:	2580      	movs	r5, #128	; 0x80
    95f8:	026d      	lsls	r5, r5, #9
    95fa:	46ac      	mov	ip, r5
    95fc:	4460      	add	r0, ip
    95fe:	0c15      	lsrs	r5, r2, #16
    9600:	0409      	lsls	r1, r1, #16
    9602:	0412      	lsls	r2, r2, #16
    9604:	0c09      	lsrs	r1, r1, #16
    9606:	1828      	adds	r0, r5, r0
    9608:	1852      	adds	r2, r2, r1
    960a:	4283      	cmp	r3, r0
    960c:	d200      	bcs.n	9610 <__aeabi_ddiv+0x2f0>
    960e:	e0ce      	b.n	97ae <__aeabi_ddiv+0x48e>
    9610:	d100      	bne.n	9614 <__aeabi_ddiv+0x2f4>
    9612:	e0c8      	b.n	97a6 <__aeabi_ddiv+0x486>
    9614:	1a1d      	subs	r5, r3, r0
    9616:	4653      	mov	r3, sl
    9618:	1a9e      	subs	r6, r3, r2
    961a:	45b2      	cmp	sl, r6
    961c:	4192      	sbcs	r2, r2
    961e:	4252      	negs	r2, r2
    9620:	1aab      	subs	r3, r5, r2
    9622:	469a      	mov	sl, r3
    9624:	4598      	cmp	r8, r3
    9626:	d100      	bne.n	962a <__aeabi_ddiv+0x30a>
    9628:	e117      	b.n	985a <__aeabi_ddiv+0x53a>
    962a:	0039      	movs	r1, r7
    962c:	0018      	movs	r0, r3
    962e:	f7fe fc5d 	bl	7eec <__udivsi3>
    9632:	9b01      	ldr	r3, [sp, #4]
    9634:	0005      	movs	r5, r0
    9636:	4343      	muls	r3, r0
    9638:	0039      	movs	r1, r7
    963a:	4650      	mov	r0, sl
    963c:	9304      	str	r3, [sp, #16]
    963e:	f7fe fcdb 	bl	7ff8 <__aeabi_uidivmod>
    9642:	9804      	ldr	r0, [sp, #16]
    9644:	040b      	lsls	r3, r1, #16
    9646:	0c31      	lsrs	r1, r6, #16
    9648:	4319      	orrs	r1, r3
    964a:	4288      	cmp	r0, r1
    964c:	d909      	bls.n	9662 <__aeabi_ddiv+0x342>
    964e:	4441      	add	r1, r8
    9650:	1e6b      	subs	r3, r5, #1
    9652:	4588      	cmp	r8, r1
    9654:	d900      	bls.n	9658 <__aeabi_ddiv+0x338>
    9656:	e107      	b.n	9868 <__aeabi_ddiv+0x548>
    9658:	4288      	cmp	r0, r1
    965a:	d800      	bhi.n	965e <__aeabi_ddiv+0x33e>
    965c:	e104      	b.n	9868 <__aeabi_ddiv+0x548>
    965e:	3d02      	subs	r5, #2
    9660:	4441      	add	r1, r8
    9662:	9b04      	ldr	r3, [sp, #16]
    9664:	1acb      	subs	r3, r1, r3
    9666:	0018      	movs	r0, r3
    9668:	0039      	movs	r1, r7
    966a:	9304      	str	r3, [sp, #16]
    966c:	f7fe fc3e 	bl	7eec <__udivsi3>
    9670:	9b01      	ldr	r3, [sp, #4]
    9672:	4682      	mov	sl, r0
    9674:	4343      	muls	r3, r0
    9676:	0039      	movs	r1, r7
    9678:	9804      	ldr	r0, [sp, #16]
    967a:	9301      	str	r3, [sp, #4]
    967c:	f7fe fcbc 	bl	7ff8 <__aeabi_uidivmod>
    9680:	9801      	ldr	r0, [sp, #4]
    9682:	040b      	lsls	r3, r1, #16
    9684:	0431      	lsls	r1, r6, #16
    9686:	0c09      	lsrs	r1, r1, #16
    9688:	4319      	orrs	r1, r3
    968a:	4288      	cmp	r0, r1
    968c:	d90d      	bls.n	96aa <__aeabi_ddiv+0x38a>
    968e:	4653      	mov	r3, sl
    9690:	4441      	add	r1, r8
    9692:	3b01      	subs	r3, #1
    9694:	4588      	cmp	r8, r1
    9696:	d900      	bls.n	969a <__aeabi_ddiv+0x37a>
    9698:	e0e8      	b.n	986c <__aeabi_ddiv+0x54c>
    969a:	4288      	cmp	r0, r1
    969c:	d800      	bhi.n	96a0 <__aeabi_ddiv+0x380>
    969e:	e0e5      	b.n	986c <__aeabi_ddiv+0x54c>
    96a0:	2302      	movs	r3, #2
    96a2:	425b      	negs	r3, r3
    96a4:	469c      	mov	ip, r3
    96a6:	4441      	add	r1, r8
    96a8:	44e2      	add	sl, ip
    96aa:	9b01      	ldr	r3, [sp, #4]
    96ac:	042d      	lsls	r5, r5, #16
    96ae:	1ace      	subs	r6, r1, r3
    96b0:	4651      	mov	r1, sl
    96b2:	4329      	orrs	r1, r5
    96b4:	9d05      	ldr	r5, [sp, #20]
    96b6:	464f      	mov	r7, r9
    96b8:	002a      	movs	r2, r5
    96ba:	040b      	lsls	r3, r1, #16
    96bc:	0c08      	lsrs	r0, r1, #16
    96be:	0c1b      	lsrs	r3, r3, #16
    96c0:	435a      	muls	r2, r3
    96c2:	4345      	muls	r5, r0
    96c4:	437b      	muls	r3, r7
    96c6:	4378      	muls	r0, r7
    96c8:	195b      	adds	r3, r3, r5
    96ca:	0c17      	lsrs	r7, r2, #16
    96cc:	18fb      	adds	r3, r7, r3
    96ce:	429d      	cmp	r5, r3
    96d0:	d903      	bls.n	96da <__aeabi_ddiv+0x3ba>
    96d2:	2580      	movs	r5, #128	; 0x80
    96d4:	026d      	lsls	r5, r5, #9
    96d6:	46ac      	mov	ip, r5
    96d8:	4460      	add	r0, ip
    96da:	0c1d      	lsrs	r5, r3, #16
    96dc:	0412      	lsls	r2, r2, #16
    96de:	041b      	lsls	r3, r3, #16
    96e0:	0c12      	lsrs	r2, r2, #16
    96e2:	1828      	adds	r0, r5, r0
    96e4:	189b      	adds	r3, r3, r2
    96e6:	4286      	cmp	r6, r0
    96e8:	d200      	bcs.n	96ec <__aeabi_ddiv+0x3cc>
    96ea:	e093      	b.n	9814 <__aeabi_ddiv+0x4f4>
    96ec:	d100      	bne.n	96f0 <__aeabi_ddiv+0x3d0>
    96ee:	e08e      	b.n	980e <__aeabi_ddiv+0x4ee>
    96f0:	2301      	movs	r3, #1
    96f2:	4319      	orrs	r1, r3
    96f4:	4ba0      	ldr	r3, [pc, #640]	; (9978 <__aeabi_ddiv+0x658>)
    96f6:	18e3      	adds	r3, r4, r3
    96f8:	2b00      	cmp	r3, #0
    96fa:	dc00      	bgt.n	96fe <__aeabi_ddiv+0x3de>
    96fc:	e099      	b.n	9832 <__aeabi_ddiv+0x512>
    96fe:	074a      	lsls	r2, r1, #29
    9700:	d000      	beq.n	9704 <__aeabi_ddiv+0x3e4>
    9702:	e09e      	b.n	9842 <__aeabi_ddiv+0x522>
    9704:	465a      	mov	r2, fp
    9706:	01d2      	lsls	r2, r2, #7
    9708:	d506      	bpl.n	9718 <__aeabi_ddiv+0x3f8>
    970a:	465a      	mov	r2, fp
    970c:	4b9b      	ldr	r3, [pc, #620]	; (997c <__aeabi_ddiv+0x65c>)
    970e:	401a      	ands	r2, r3
    9710:	2380      	movs	r3, #128	; 0x80
    9712:	4693      	mov	fp, r2
    9714:	00db      	lsls	r3, r3, #3
    9716:	18e3      	adds	r3, r4, r3
    9718:	4a99      	ldr	r2, [pc, #612]	; (9980 <__aeabi_ddiv+0x660>)
    971a:	4293      	cmp	r3, r2
    971c:	dd68      	ble.n	97f0 <__aeabi_ddiv+0x4d0>
    971e:	2301      	movs	r3, #1
    9720:	9a02      	ldr	r2, [sp, #8]
    9722:	4c98      	ldr	r4, [pc, #608]	; (9984 <__aeabi_ddiv+0x664>)
    9724:	401a      	ands	r2, r3
    9726:	2300      	movs	r3, #0
    9728:	4694      	mov	ip, r2
    972a:	4698      	mov	r8, r3
    972c:	2200      	movs	r2, #0
    972e:	e6c5      	b.n	94bc <__aeabi_ddiv+0x19c>
    9730:	2280      	movs	r2, #128	; 0x80
    9732:	464b      	mov	r3, r9
    9734:	0312      	lsls	r2, r2, #12
    9736:	4213      	tst	r3, r2
    9738:	d00a      	beq.n	9750 <__aeabi_ddiv+0x430>
    973a:	465b      	mov	r3, fp
    973c:	4213      	tst	r3, r2
    973e:	d106      	bne.n	974e <__aeabi_ddiv+0x42e>
    9740:	431a      	orrs	r2, r3
    9742:	0312      	lsls	r2, r2, #12
    9744:	0b12      	lsrs	r2, r2, #12
    9746:	46ac      	mov	ip, r5
    9748:	4688      	mov	r8, r1
    974a:	4c8e      	ldr	r4, [pc, #568]	; (9984 <__aeabi_ddiv+0x664>)
    974c:	e6b6      	b.n	94bc <__aeabi_ddiv+0x19c>
    974e:	464b      	mov	r3, r9
    9750:	431a      	orrs	r2, r3
    9752:	0312      	lsls	r2, r2, #12
    9754:	0b12      	lsrs	r2, r2, #12
    9756:	46bc      	mov	ip, r7
    9758:	4c8a      	ldr	r4, [pc, #552]	; (9984 <__aeabi_ddiv+0x664>)
    975a:	e6af      	b.n	94bc <__aeabi_ddiv+0x19c>
    975c:	0003      	movs	r3, r0
    975e:	465a      	mov	r2, fp
    9760:	3b28      	subs	r3, #40	; 0x28
    9762:	409a      	lsls	r2, r3
    9764:	2300      	movs	r3, #0
    9766:	4691      	mov	r9, r2
    9768:	4698      	mov	r8, r3
    976a:	e657      	b.n	941c <__aeabi_ddiv+0xfc>
    976c:	4658      	mov	r0, fp
    976e:	f001 f94b 	bl	aa08 <__clzsi2>
    9772:	3020      	adds	r0, #32
    9774:	e640      	b.n	93f8 <__aeabi_ddiv+0xd8>
    9776:	0003      	movs	r3, r0
    9778:	4652      	mov	r2, sl
    977a:	3b28      	subs	r3, #40	; 0x28
    977c:	409a      	lsls	r2, r3
    977e:	2100      	movs	r1, #0
    9780:	4693      	mov	fp, r2
    9782:	e677      	b.n	9474 <__aeabi_ddiv+0x154>
    9784:	f001 f940 	bl	aa08 <__clzsi2>
    9788:	3020      	adds	r0, #32
    978a:	e65f      	b.n	944c <__aeabi_ddiv+0x12c>
    978c:	4588      	cmp	r8, r1
    978e:	d200      	bcs.n	9792 <__aeabi_ddiv+0x472>
    9790:	e6c7      	b.n	9522 <__aeabi_ddiv+0x202>
    9792:	464b      	mov	r3, r9
    9794:	07de      	lsls	r6, r3, #31
    9796:	085d      	lsrs	r5, r3, #1
    9798:	4643      	mov	r3, r8
    979a:	085b      	lsrs	r3, r3, #1
    979c:	431e      	orrs	r6, r3
    979e:	4643      	mov	r3, r8
    97a0:	07db      	lsls	r3, r3, #31
    97a2:	469a      	mov	sl, r3
    97a4:	e6c2      	b.n	952c <__aeabi_ddiv+0x20c>
    97a6:	2500      	movs	r5, #0
    97a8:	4592      	cmp	sl, r2
    97aa:	d300      	bcc.n	97ae <__aeabi_ddiv+0x48e>
    97ac:	e733      	b.n	9616 <__aeabi_ddiv+0x2f6>
    97ae:	9e03      	ldr	r6, [sp, #12]
    97b0:	4659      	mov	r1, fp
    97b2:	46b4      	mov	ip, r6
    97b4:	44e2      	add	sl, ip
    97b6:	45b2      	cmp	sl, r6
    97b8:	41ad      	sbcs	r5, r5
    97ba:	426d      	negs	r5, r5
    97bc:	4445      	add	r5, r8
    97be:	18eb      	adds	r3, r5, r3
    97c0:	3901      	subs	r1, #1
    97c2:	4598      	cmp	r8, r3
    97c4:	d207      	bcs.n	97d6 <__aeabi_ddiv+0x4b6>
    97c6:	4298      	cmp	r0, r3
    97c8:	d900      	bls.n	97cc <__aeabi_ddiv+0x4ac>
    97ca:	e07f      	b.n	98cc <__aeabi_ddiv+0x5ac>
    97cc:	d100      	bne.n	97d0 <__aeabi_ddiv+0x4b0>
    97ce:	e0bc      	b.n	994a <__aeabi_ddiv+0x62a>
    97d0:	1a1d      	subs	r5, r3, r0
    97d2:	468b      	mov	fp, r1
    97d4:	e71f      	b.n	9616 <__aeabi_ddiv+0x2f6>
    97d6:	4598      	cmp	r8, r3
    97d8:	d1fa      	bne.n	97d0 <__aeabi_ddiv+0x4b0>
    97da:	9d03      	ldr	r5, [sp, #12]
    97dc:	4555      	cmp	r5, sl
    97de:	d9f2      	bls.n	97c6 <__aeabi_ddiv+0x4a6>
    97e0:	4643      	mov	r3, r8
    97e2:	468b      	mov	fp, r1
    97e4:	1a1d      	subs	r5, r3, r0
    97e6:	e716      	b.n	9616 <__aeabi_ddiv+0x2f6>
    97e8:	469b      	mov	fp, r3
    97ea:	e6ca      	b.n	9582 <__aeabi_ddiv+0x262>
    97ec:	0015      	movs	r5, r2
    97ee:	e6e7      	b.n	95c0 <__aeabi_ddiv+0x2a0>
    97f0:	465a      	mov	r2, fp
    97f2:	08c9      	lsrs	r1, r1, #3
    97f4:	0752      	lsls	r2, r2, #29
    97f6:	430a      	orrs	r2, r1
    97f8:	055b      	lsls	r3, r3, #21
    97fa:	4690      	mov	r8, r2
    97fc:	0d5c      	lsrs	r4, r3, #21
    97fe:	465a      	mov	r2, fp
    9800:	2301      	movs	r3, #1
    9802:	9902      	ldr	r1, [sp, #8]
    9804:	0252      	lsls	r2, r2, #9
    9806:	4019      	ands	r1, r3
    9808:	0b12      	lsrs	r2, r2, #12
    980a:	468c      	mov	ip, r1
    980c:	e656      	b.n	94bc <__aeabi_ddiv+0x19c>
    980e:	2b00      	cmp	r3, #0
    9810:	d100      	bne.n	9814 <__aeabi_ddiv+0x4f4>
    9812:	e76f      	b.n	96f4 <__aeabi_ddiv+0x3d4>
    9814:	4446      	add	r6, r8
    9816:	1e4a      	subs	r2, r1, #1
    9818:	45b0      	cmp	r8, r6
    981a:	d929      	bls.n	9870 <__aeabi_ddiv+0x550>
    981c:	0011      	movs	r1, r2
    981e:	4286      	cmp	r6, r0
    9820:	d000      	beq.n	9824 <__aeabi_ddiv+0x504>
    9822:	e765      	b.n	96f0 <__aeabi_ddiv+0x3d0>
    9824:	9a03      	ldr	r2, [sp, #12]
    9826:	4293      	cmp	r3, r2
    9828:	d000      	beq.n	982c <__aeabi_ddiv+0x50c>
    982a:	e761      	b.n	96f0 <__aeabi_ddiv+0x3d0>
    982c:	e762      	b.n	96f4 <__aeabi_ddiv+0x3d4>
    982e:	2101      	movs	r1, #1
    9830:	4249      	negs	r1, r1
    9832:	2001      	movs	r0, #1
    9834:	1ac2      	subs	r2, r0, r3
    9836:	2a38      	cmp	r2, #56	; 0x38
    9838:	dd21      	ble.n	987e <__aeabi_ddiv+0x55e>
    983a:	9b02      	ldr	r3, [sp, #8]
    983c:	4003      	ands	r3, r0
    983e:	469c      	mov	ip, r3
    9840:	e638      	b.n	94b4 <__aeabi_ddiv+0x194>
    9842:	220f      	movs	r2, #15
    9844:	400a      	ands	r2, r1
    9846:	2a04      	cmp	r2, #4
    9848:	d100      	bne.n	984c <__aeabi_ddiv+0x52c>
    984a:	e75b      	b.n	9704 <__aeabi_ddiv+0x3e4>
    984c:	000a      	movs	r2, r1
    984e:	1d11      	adds	r1, r2, #4
    9850:	4291      	cmp	r1, r2
    9852:	4192      	sbcs	r2, r2
    9854:	4252      	negs	r2, r2
    9856:	4493      	add	fp, r2
    9858:	e754      	b.n	9704 <__aeabi_ddiv+0x3e4>
    985a:	4b47      	ldr	r3, [pc, #284]	; (9978 <__aeabi_ddiv+0x658>)
    985c:	18e3      	adds	r3, r4, r3
    985e:	2b00      	cmp	r3, #0
    9860:	dde5      	ble.n	982e <__aeabi_ddiv+0x50e>
    9862:	2201      	movs	r2, #1
    9864:	4252      	negs	r2, r2
    9866:	e7f2      	b.n	984e <__aeabi_ddiv+0x52e>
    9868:	001d      	movs	r5, r3
    986a:	e6fa      	b.n	9662 <__aeabi_ddiv+0x342>
    986c:	469a      	mov	sl, r3
    986e:	e71c      	b.n	96aa <__aeabi_ddiv+0x38a>
    9870:	42b0      	cmp	r0, r6
    9872:	d839      	bhi.n	98e8 <__aeabi_ddiv+0x5c8>
    9874:	d06e      	beq.n	9954 <__aeabi_ddiv+0x634>
    9876:	0011      	movs	r1, r2
    9878:	e73a      	b.n	96f0 <__aeabi_ddiv+0x3d0>
    987a:	9302      	str	r3, [sp, #8]
    987c:	e73a      	b.n	96f4 <__aeabi_ddiv+0x3d4>
    987e:	2a1f      	cmp	r2, #31
    9880:	dc3c      	bgt.n	98fc <__aeabi_ddiv+0x5dc>
    9882:	2320      	movs	r3, #32
    9884:	1a9b      	subs	r3, r3, r2
    9886:	000c      	movs	r4, r1
    9888:	4658      	mov	r0, fp
    988a:	4099      	lsls	r1, r3
    988c:	4098      	lsls	r0, r3
    988e:	1e4b      	subs	r3, r1, #1
    9890:	4199      	sbcs	r1, r3
    9892:	465b      	mov	r3, fp
    9894:	40d4      	lsrs	r4, r2
    9896:	40d3      	lsrs	r3, r2
    9898:	4320      	orrs	r0, r4
    989a:	4308      	orrs	r0, r1
    989c:	001a      	movs	r2, r3
    989e:	0743      	lsls	r3, r0, #29
    98a0:	d009      	beq.n	98b6 <__aeabi_ddiv+0x596>
    98a2:	230f      	movs	r3, #15
    98a4:	4003      	ands	r3, r0
    98a6:	2b04      	cmp	r3, #4
    98a8:	d005      	beq.n	98b6 <__aeabi_ddiv+0x596>
    98aa:	0001      	movs	r1, r0
    98ac:	1d08      	adds	r0, r1, #4
    98ae:	4288      	cmp	r0, r1
    98b0:	419b      	sbcs	r3, r3
    98b2:	425b      	negs	r3, r3
    98b4:	18d2      	adds	r2, r2, r3
    98b6:	0213      	lsls	r3, r2, #8
    98b8:	d53a      	bpl.n	9930 <__aeabi_ddiv+0x610>
    98ba:	2301      	movs	r3, #1
    98bc:	9a02      	ldr	r2, [sp, #8]
    98be:	2401      	movs	r4, #1
    98c0:	401a      	ands	r2, r3
    98c2:	2300      	movs	r3, #0
    98c4:	4694      	mov	ip, r2
    98c6:	4698      	mov	r8, r3
    98c8:	2200      	movs	r2, #0
    98ca:	e5f7      	b.n	94bc <__aeabi_ddiv+0x19c>
    98cc:	2102      	movs	r1, #2
    98ce:	4249      	negs	r1, r1
    98d0:	468c      	mov	ip, r1
    98d2:	9d03      	ldr	r5, [sp, #12]
    98d4:	44e3      	add	fp, ip
    98d6:	46ac      	mov	ip, r5
    98d8:	44e2      	add	sl, ip
    98da:	45aa      	cmp	sl, r5
    98dc:	41ad      	sbcs	r5, r5
    98de:	426d      	negs	r5, r5
    98e0:	4445      	add	r5, r8
    98e2:	18ed      	adds	r5, r5, r3
    98e4:	1a2d      	subs	r5, r5, r0
    98e6:	e696      	b.n	9616 <__aeabi_ddiv+0x2f6>
    98e8:	1e8a      	subs	r2, r1, #2
    98ea:	9903      	ldr	r1, [sp, #12]
    98ec:	004d      	lsls	r5, r1, #1
    98ee:	428d      	cmp	r5, r1
    98f0:	4189      	sbcs	r1, r1
    98f2:	4249      	negs	r1, r1
    98f4:	4441      	add	r1, r8
    98f6:	1876      	adds	r6, r6, r1
    98f8:	9503      	str	r5, [sp, #12]
    98fa:	e78f      	b.n	981c <__aeabi_ddiv+0x4fc>
    98fc:	201f      	movs	r0, #31
    98fe:	4240      	negs	r0, r0
    9900:	1ac3      	subs	r3, r0, r3
    9902:	4658      	mov	r0, fp
    9904:	40d8      	lsrs	r0, r3
    9906:	0003      	movs	r3, r0
    9908:	2a20      	cmp	r2, #32
    990a:	d028      	beq.n	995e <__aeabi_ddiv+0x63e>
    990c:	2040      	movs	r0, #64	; 0x40
    990e:	465d      	mov	r5, fp
    9910:	1a82      	subs	r2, r0, r2
    9912:	4095      	lsls	r5, r2
    9914:	4329      	orrs	r1, r5
    9916:	1e4a      	subs	r2, r1, #1
    9918:	4191      	sbcs	r1, r2
    991a:	4319      	orrs	r1, r3
    991c:	2307      	movs	r3, #7
    991e:	2200      	movs	r2, #0
    9920:	400b      	ands	r3, r1
    9922:	d009      	beq.n	9938 <__aeabi_ddiv+0x618>
    9924:	230f      	movs	r3, #15
    9926:	2200      	movs	r2, #0
    9928:	400b      	ands	r3, r1
    992a:	0008      	movs	r0, r1
    992c:	2b04      	cmp	r3, #4
    992e:	d1bd      	bne.n	98ac <__aeabi_ddiv+0x58c>
    9930:	0001      	movs	r1, r0
    9932:	0753      	lsls	r3, r2, #29
    9934:	0252      	lsls	r2, r2, #9
    9936:	0b12      	lsrs	r2, r2, #12
    9938:	08c9      	lsrs	r1, r1, #3
    993a:	4319      	orrs	r1, r3
    993c:	2301      	movs	r3, #1
    993e:	4688      	mov	r8, r1
    9940:	9902      	ldr	r1, [sp, #8]
    9942:	2400      	movs	r4, #0
    9944:	4019      	ands	r1, r3
    9946:	468c      	mov	ip, r1
    9948:	e5b8      	b.n	94bc <__aeabi_ddiv+0x19c>
    994a:	4552      	cmp	r2, sl
    994c:	d8be      	bhi.n	98cc <__aeabi_ddiv+0x5ac>
    994e:	468b      	mov	fp, r1
    9950:	2500      	movs	r5, #0
    9952:	e660      	b.n	9616 <__aeabi_ddiv+0x2f6>
    9954:	9d03      	ldr	r5, [sp, #12]
    9956:	429d      	cmp	r5, r3
    9958:	d3c6      	bcc.n	98e8 <__aeabi_ddiv+0x5c8>
    995a:	0011      	movs	r1, r2
    995c:	e762      	b.n	9824 <__aeabi_ddiv+0x504>
    995e:	2500      	movs	r5, #0
    9960:	e7d8      	b.n	9914 <__aeabi_ddiv+0x5f4>
    9962:	2280      	movs	r2, #128	; 0x80
    9964:	465b      	mov	r3, fp
    9966:	0312      	lsls	r2, r2, #12
    9968:	431a      	orrs	r2, r3
    996a:	9b01      	ldr	r3, [sp, #4]
    996c:	0312      	lsls	r2, r2, #12
    996e:	0b12      	lsrs	r2, r2, #12
    9970:	469c      	mov	ip, r3
    9972:	4688      	mov	r8, r1
    9974:	4c03      	ldr	r4, [pc, #12]	; (9984 <__aeabi_ddiv+0x664>)
    9976:	e5a1      	b.n	94bc <__aeabi_ddiv+0x19c>
    9978:	000003ff 	.word	0x000003ff
    997c:	feffffff 	.word	0xfeffffff
    9980:	000007fe 	.word	0x000007fe
    9984:	000007ff 	.word	0x000007ff

00009988 <__eqdf2>:
    9988:	b5f0      	push	{r4, r5, r6, r7, lr}
    998a:	464f      	mov	r7, r9
    998c:	4646      	mov	r6, r8
    998e:	46d6      	mov	lr, sl
    9990:	005c      	lsls	r4, r3, #1
    9992:	b5c0      	push	{r6, r7, lr}
    9994:	031f      	lsls	r7, r3, #12
    9996:	0fdb      	lsrs	r3, r3, #31
    9998:	469a      	mov	sl, r3
    999a:	4b17      	ldr	r3, [pc, #92]	; (99f8 <__eqdf2+0x70>)
    999c:	030e      	lsls	r6, r1, #12
    999e:	004d      	lsls	r5, r1, #1
    99a0:	4684      	mov	ip, r0
    99a2:	4680      	mov	r8, r0
    99a4:	0b36      	lsrs	r6, r6, #12
    99a6:	0d6d      	lsrs	r5, r5, #21
    99a8:	0fc9      	lsrs	r1, r1, #31
    99aa:	4691      	mov	r9, r2
    99ac:	0b3f      	lsrs	r7, r7, #12
    99ae:	0d64      	lsrs	r4, r4, #21
    99b0:	2001      	movs	r0, #1
    99b2:	429d      	cmp	r5, r3
    99b4:	d008      	beq.n	99c8 <__eqdf2+0x40>
    99b6:	429c      	cmp	r4, r3
    99b8:	d001      	beq.n	99be <__eqdf2+0x36>
    99ba:	42a5      	cmp	r5, r4
    99bc:	d00b      	beq.n	99d6 <__eqdf2+0x4e>
    99be:	bc1c      	pop	{r2, r3, r4}
    99c0:	4690      	mov	r8, r2
    99c2:	4699      	mov	r9, r3
    99c4:	46a2      	mov	sl, r4
    99c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99c8:	4663      	mov	r3, ip
    99ca:	4333      	orrs	r3, r6
    99cc:	d1f7      	bne.n	99be <__eqdf2+0x36>
    99ce:	42ac      	cmp	r4, r5
    99d0:	d1f5      	bne.n	99be <__eqdf2+0x36>
    99d2:	433a      	orrs	r2, r7
    99d4:	d1f3      	bne.n	99be <__eqdf2+0x36>
    99d6:	2001      	movs	r0, #1
    99d8:	42be      	cmp	r6, r7
    99da:	d1f0      	bne.n	99be <__eqdf2+0x36>
    99dc:	45c8      	cmp	r8, r9
    99de:	d1ee      	bne.n	99be <__eqdf2+0x36>
    99e0:	4551      	cmp	r1, sl
    99e2:	d007      	beq.n	99f4 <__eqdf2+0x6c>
    99e4:	2d00      	cmp	r5, #0
    99e6:	d1ea      	bne.n	99be <__eqdf2+0x36>
    99e8:	4663      	mov	r3, ip
    99ea:	431e      	orrs	r6, r3
    99ec:	0030      	movs	r0, r6
    99ee:	1e46      	subs	r6, r0, #1
    99f0:	41b0      	sbcs	r0, r6
    99f2:	e7e4      	b.n	99be <__eqdf2+0x36>
    99f4:	2000      	movs	r0, #0
    99f6:	e7e2      	b.n	99be <__eqdf2+0x36>
    99f8:	000007ff 	.word	0x000007ff

000099fc <__gedf2>:
    99fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    99fe:	4645      	mov	r5, r8
    9a00:	46de      	mov	lr, fp
    9a02:	4657      	mov	r7, sl
    9a04:	464e      	mov	r6, r9
    9a06:	b5e0      	push	{r5, r6, r7, lr}
    9a08:	031f      	lsls	r7, r3, #12
    9a0a:	0b3d      	lsrs	r5, r7, #12
    9a0c:	4f2c      	ldr	r7, [pc, #176]	; (9ac0 <__gedf2+0xc4>)
    9a0e:	030e      	lsls	r6, r1, #12
    9a10:	004c      	lsls	r4, r1, #1
    9a12:	46ab      	mov	fp, r5
    9a14:	005d      	lsls	r5, r3, #1
    9a16:	4684      	mov	ip, r0
    9a18:	0b36      	lsrs	r6, r6, #12
    9a1a:	0d64      	lsrs	r4, r4, #21
    9a1c:	0fc9      	lsrs	r1, r1, #31
    9a1e:	4690      	mov	r8, r2
    9a20:	0d6d      	lsrs	r5, r5, #21
    9a22:	0fdb      	lsrs	r3, r3, #31
    9a24:	42bc      	cmp	r4, r7
    9a26:	d02a      	beq.n	9a7e <__gedf2+0x82>
    9a28:	4f25      	ldr	r7, [pc, #148]	; (9ac0 <__gedf2+0xc4>)
    9a2a:	42bd      	cmp	r5, r7
    9a2c:	d02d      	beq.n	9a8a <__gedf2+0x8e>
    9a2e:	2c00      	cmp	r4, #0
    9a30:	d10f      	bne.n	9a52 <__gedf2+0x56>
    9a32:	4330      	orrs	r0, r6
    9a34:	0007      	movs	r7, r0
    9a36:	4681      	mov	r9, r0
    9a38:	4278      	negs	r0, r7
    9a3a:	4178      	adcs	r0, r7
    9a3c:	b2c0      	uxtb	r0, r0
    9a3e:	2d00      	cmp	r5, #0
    9a40:	d117      	bne.n	9a72 <__gedf2+0x76>
    9a42:	465f      	mov	r7, fp
    9a44:	433a      	orrs	r2, r7
    9a46:	d114      	bne.n	9a72 <__gedf2+0x76>
    9a48:	464b      	mov	r3, r9
    9a4a:	2000      	movs	r0, #0
    9a4c:	2b00      	cmp	r3, #0
    9a4e:	d00a      	beq.n	9a66 <__gedf2+0x6a>
    9a50:	e006      	b.n	9a60 <__gedf2+0x64>
    9a52:	2d00      	cmp	r5, #0
    9a54:	d102      	bne.n	9a5c <__gedf2+0x60>
    9a56:	4658      	mov	r0, fp
    9a58:	4302      	orrs	r2, r0
    9a5a:	d001      	beq.n	9a60 <__gedf2+0x64>
    9a5c:	4299      	cmp	r1, r3
    9a5e:	d018      	beq.n	9a92 <__gedf2+0x96>
    9a60:	4248      	negs	r0, r1
    9a62:	2101      	movs	r1, #1
    9a64:	4308      	orrs	r0, r1
    9a66:	bc3c      	pop	{r2, r3, r4, r5}
    9a68:	4690      	mov	r8, r2
    9a6a:	4699      	mov	r9, r3
    9a6c:	46a2      	mov	sl, r4
    9a6e:	46ab      	mov	fp, r5
    9a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a72:	2800      	cmp	r0, #0
    9a74:	d0f2      	beq.n	9a5c <__gedf2+0x60>
    9a76:	2001      	movs	r0, #1
    9a78:	3b01      	subs	r3, #1
    9a7a:	4318      	orrs	r0, r3
    9a7c:	e7f3      	b.n	9a66 <__gedf2+0x6a>
    9a7e:	0037      	movs	r7, r6
    9a80:	4307      	orrs	r7, r0
    9a82:	d0d1      	beq.n	9a28 <__gedf2+0x2c>
    9a84:	2002      	movs	r0, #2
    9a86:	4240      	negs	r0, r0
    9a88:	e7ed      	b.n	9a66 <__gedf2+0x6a>
    9a8a:	465f      	mov	r7, fp
    9a8c:	4317      	orrs	r7, r2
    9a8e:	d0ce      	beq.n	9a2e <__gedf2+0x32>
    9a90:	e7f8      	b.n	9a84 <__gedf2+0x88>
    9a92:	42ac      	cmp	r4, r5
    9a94:	dce4      	bgt.n	9a60 <__gedf2+0x64>
    9a96:	da03      	bge.n	9aa0 <__gedf2+0xa4>
    9a98:	1e48      	subs	r0, r1, #1
    9a9a:	2101      	movs	r1, #1
    9a9c:	4308      	orrs	r0, r1
    9a9e:	e7e2      	b.n	9a66 <__gedf2+0x6a>
    9aa0:	455e      	cmp	r6, fp
    9aa2:	d8dd      	bhi.n	9a60 <__gedf2+0x64>
    9aa4:	d006      	beq.n	9ab4 <__gedf2+0xb8>
    9aa6:	2000      	movs	r0, #0
    9aa8:	455e      	cmp	r6, fp
    9aaa:	d2dc      	bcs.n	9a66 <__gedf2+0x6a>
    9aac:	2301      	movs	r3, #1
    9aae:	1e48      	subs	r0, r1, #1
    9ab0:	4318      	orrs	r0, r3
    9ab2:	e7d8      	b.n	9a66 <__gedf2+0x6a>
    9ab4:	45c4      	cmp	ip, r8
    9ab6:	d8d3      	bhi.n	9a60 <__gedf2+0x64>
    9ab8:	2000      	movs	r0, #0
    9aba:	45c4      	cmp	ip, r8
    9abc:	d3f6      	bcc.n	9aac <__gedf2+0xb0>
    9abe:	e7d2      	b.n	9a66 <__gedf2+0x6a>
    9ac0:	000007ff 	.word	0x000007ff

00009ac4 <__ledf2>:
    9ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ac6:	464e      	mov	r6, r9
    9ac8:	4645      	mov	r5, r8
    9aca:	46de      	mov	lr, fp
    9acc:	4657      	mov	r7, sl
    9ace:	005c      	lsls	r4, r3, #1
    9ad0:	b5e0      	push	{r5, r6, r7, lr}
    9ad2:	031f      	lsls	r7, r3, #12
    9ad4:	0fdb      	lsrs	r3, r3, #31
    9ad6:	4699      	mov	r9, r3
    9ad8:	4b2a      	ldr	r3, [pc, #168]	; (9b84 <__ledf2+0xc0>)
    9ada:	030e      	lsls	r6, r1, #12
    9adc:	004d      	lsls	r5, r1, #1
    9ade:	0fc9      	lsrs	r1, r1, #31
    9ae0:	4684      	mov	ip, r0
    9ae2:	0b36      	lsrs	r6, r6, #12
    9ae4:	0d6d      	lsrs	r5, r5, #21
    9ae6:	468b      	mov	fp, r1
    9ae8:	4690      	mov	r8, r2
    9aea:	0b3f      	lsrs	r7, r7, #12
    9aec:	0d64      	lsrs	r4, r4, #21
    9aee:	429d      	cmp	r5, r3
    9af0:	d020      	beq.n	9b34 <__ledf2+0x70>
    9af2:	4b24      	ldr	r3, [pc, #144]	; (9b84 <__ledf2+0xc0>)
    9af4:	429c      	cmp	r4, r3
    9af6:	d022      	beq.n	9b3e <__ledf2+0x7a>
    9af8:	2d00      	cmp	r5, #0
    9afa:	d112      	bne.n	9b22 <__ledf2+0x5e>
    9afc:	4330      	orrs	r0, r6
    9afe:	4243      	negs	r3, r0
    9b00:	4143      	adcs	r3, r0
    9b02:	b2db      	uxtb	r3, r3
    9b04:	2c00      	cmp	r4, #0
    9b06:	d01f      	beq.n	9b48 <__ledf2+0x84>
    9b08:	2b00      	cmp	r3, #0
    9b0a:	d00c      	beq.n	9b26 <__ledf2+0x62>
    9b0c:	464b      	mov	r3, r9
    9b0e:	2001      	movs	r0, #1
    9b10:	3b01      	subs	r3, #1
    9b12:	4303      	orrs	r3, r0
    9b14:	0018      	movs	r0, r3
    9b16:	bc3c      	pop	{r2, r3, r4, r5}
    9b18:	4690      	mov	r8, r2
    9b1a:	4699      	mov	r9, r3
    9b1c:	46a2      	mov	sl, r4
    9b1e:	46ab      	mov	fp, r5
    9b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b22:	2c00      	cmp	r4, #0
    9b24:	d016      	beq.n	9b54 <__ledf2+0x90>
    9b26:	45cb      	cmp	fp, r9
    9b28:	d017      	beq.n	9b5a <__ledf2+0x96>
    9b2a:	465b      	mov	r3, fp
    9b2c:	4259      	negs	r1, r3
    9b2e:	2301      	movs	r3, #1
    9b30:	430b      	orrs	r3, r1
    9b32:	e7ef      	b.n	9b14 <__ledf2+0x50>
    9b34:	0031      	movs	r1, r6
    9b36:	2302      	movs	r3, #2
    9b38:	4301      	orrs	r1, r0
    9b3a:	d1eb      	bne.n	9b14 <__ledf2+0x50>
    9b3c:	e7d9      	b.n	9af2 <__ledf2+0x2e>
    9b3e:	0039      	movs	r1, r7
    9b40:	2302      	movs	r3, #2
    9b42:	4311      	orrs	r1, r2
    9b44:	d1e6      	bne.n	9b14 <__ledf2+0x50>
    9b46:	e7d7      	b.n	9af8 <__ledf2+0x34>
    9b48:	433a      	orrs	r2, r7
    9b4a:	d1dd      	bne.n	9b08 <__ledf2+0x44>
    9b4c:	2300      	movs	r3, #0
    9b4e:	2800      	cmp	r0, #0
    9b50:	d0e0      	beq.n	9b14 <__ledf2+0x50>
    9b52:	e7ea      	b.n	9b2a <__ledf2+0x66>
    9b54:	433a      	orrs	r2, r7
    9b56:	d1e6      	bne.n	9b26 <__ledf2+0x62>
    9b58:	e7e7      	b.n	9b2a <__ledf2+0x66>
    9b5a:	42a5      	cmp	r5, r4
    9b5c:	dce5      	bgt.n	9b2a <__ledf2+0x66>
    9b5e:	db05      	blt.n	9b6c <__ledf2+0xa8>
    9b60:	42be      	cmp	r6, r7
    9b62:	d8e2      	bhi.n	9b2a <__ledf2+0x66>
    9b64:	d007      	beq.n	9b76 <__ledf2+0xb2>
    9b66:	2300      	movs	r3, #0
    9b68:	42be      	cmp	r6, r7
    9b6a:	d2d3      	bcs.n	9b14 <__ledf2+0x50>
    9b6c:	4659      	mov	r1, fp
    9b6e:	2301      	movs	r3, #1
    9b70:	3901      	subs	r1, #1
    9b72:	430b      	orrs	r3, r1
    9b74:	e7ce      	b.n	9b14 <__ledf2+0x50>
    9b76:	45c4      	cmp	ip, r8
    9b78:	d8d7      	bhi.n	9b2a <__ledf2+0x66>
    9b7a:	2300      	movs	r3, #0
    9b7c:	45c4      	cmp	ip, r8
    9b7e:	d3f5      	bcc.n	9b6c <__ledf2+0xa8>
    9b80:	e7c8      	b.n	9b14 <__ledf2+0x50>
    9b82:	46c0      	nop			; (mov r8, r8)
    9b84:	000007ff 	.word	0x000007ff

00009b88 <__aeabi_dmul>:
    9b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b8a:	4657      	mov	r7, sl
    9b8c:	4645      	mov	r5, r8
    9b8e:	46de      	mov	lr, fp
    9b90:	464e      	mov	r6, r9
    9b92:	b5e0      	push	{r5, r6, r7, lr}
    9b94:	030c      	lsls	r4, r1, #12
    9b96:	4698      	mov	r8, r3
    9b98:	004e      	lsls	r6, r1, #1
    9b9a:	0b23      	lsrs	r3, r4, #12
    9b9c:	b087      	sub	sp, #28
    9b9e:	0007      	movs	r7, r0
    9ba0:	4692      	mov	sl, r2
    9ba2:	469b      	mov	fp, r3
    9ba4:	0d76      	lsrs	r6, r6, #21
    9ba6:	0fcd      	lsrs	r5, r1, #31
    9ba8:	2e00      	cmp	r6, #0
    9baa:	d06b      	beq.n	9c84 <__aeabi_dmul+0xfc>
    9bac:	4b6d      	ldr	r3, [pc, #436]	; (9d64 <__aeabi_dmul+0x1dc>)
    9bae:	429e      	cmp	r6, r3
    9bb0:	d035      	beq.n	9c1e <__aeabi_dmul+0x96>
    9bb2:	2480      	movs	r4, #128	; 0x80
    9bb4:	465b      	mov	r3, fp
    9bb6:	0f42      	lsrs	r2, r0, #29
    9bb8:	0424      	lsls	r4, r4, #16
    9bba:	00db      	lsls	r3, r3, #3
    9bbc:	4314      	orrs	r4, r2
    9bbe:	431c      	orrs	r4, r3
    9bc0:	00c3      	lsls	r3, r0, #3
    9bc2:	4699      	mov	r9, r3
    9bc4:	4b68      	ldr	r3, [pc, #416]	; (9d68 <__aeabi_dmul+0x1e0>)
    9bc6:	46a3      	mov	fp, r4
    9bc8:	469c      	mov	ip, r3
    9bca:	2300      	movs	r3, #0
    9bcc:	2700      	movs	r7, #0
    9bce:	4466      	add	r6, ip
    9bd0:	9302      	str	r3, [sp, #8]
    9bd2:	4643      	mov	r3, r8
    9bd4:	031c      	lsls	r4, r3, #12
    9bd6:	005a      	lsls	r2, r3, #1
    9bd8:	0fdb      	lsrs	r3, r3, #31
    9bda:	4650      	mov	r0, sl
    9bdc:	0b24      	lsrs	r4, r4, #12
    9bde:	0d52      	lsrs	r2, r2, #21
    9be0:	4698      	mov	r8, r3
    9be2:	d100      	bne.n	9be6 <__aeabi_dmul+0x5e>
    9be4:	e076      	b.n	9cd4 <__aeabi_dmul+0x14c>
    9be6:	4b5f      	ldr	r3, [pc, #380]	; (9d64 <__aeabi_dmul+0x1dc>)
    9be8:	429a      	cmp	r2, r3
    9bea:	d06d      	beq.n	9cc8 <__aeabi_dmul+0x140>
    9bec:	2380      	movs	r3, #128	; 0x80
    9bee:	0f41      	lsrs	r1, r0, #29
    9bf0:	041b      	lsls	r3, r3, #16
    9bf2:	430b      	orrs	r3, r1
    9bf4:	495c      	ldr	r1, [pc, #368]	; (9d68 <__aeabi_dmul+0x1e0>)
    9bf6:	00e4      	lsls	r4, r4, #3
    9bf8:	468c      	mov	ip, r1
    9bfa:	431c      	orrs	r4, r3
    9bfc:	00c3      	lsls	r3, r0, #3
    9bfe:	2000      	movs	r0, #0
    9c00:	4462      	add	r2, ip
    9c02:	4641      	mov	r1, r8
    9c04:	18b6      	adds	r6, r6, r2
    9c06:	4069      	eors	r1, r5
    9c08:	1c72      	adds	r2, r6, #1
    9c0a:	9101      	str	r1, [sp, #4]
    9c0c:	4694      	mov	ip, r2
    9c0e:	4307      	orrs	r7, r0
    9c10:	2f0f      	cmp	r7, #15
    9c12:	d900      	bls.n	9c16 <__aeabi_dmul+0x8e>
    9c14:	e0b0      	b.n	9d78 <__aeabi_dmul+0x1f0>
    9c16:	4a55      	ldr	r2, [pc, #340]	; (9d6c <__aeabi_dmul+0x1e4>)
    9c18:	00bf      	lsls	r7, r7, #2
    9c1a:	59d2      	ldr	r2, [r2, r7]
    9c1c:	4697      	mov	pc, r2
    9c1e:	465b      	mov	r3, fp
    9c20:	4303      	orrs	r3, r0
    9c22:	4699      	mov	r9, r3
    9c24:	d000      	beq.n	9c28 <__aeabi_dmul+0xa0>
    9c26:	e087      	b.n	9d38 <__aeabi_dmul+0x1b0>
    9c28:	2300      	movs	r3, #0
    9c2a:	469b      	mov	fp, r3
    9c2c:	3302      	adds	r3, #2
    9c2e:	2708      	movs	r7, #8
    9c30:	9302      	str	r3, [sp, #8]
    9c32:	e7ce      	b.n	9bd2 <__aeabi_dmul+0x4a>
    9c34:	4642      	mov	r2, r8
    9c36:	9201      	str	r2, [sp, #4]
    9c38:	2802      	cmp	r0, #2
    9c3a:	d067      	beq.n	9d0c <__aeabi_dmul+0x184>
    9c3c:	2803      	cmp	r0, #3
    9c3e:	d100      	bne.n	9c42 <__aeabi_dmul+0xba>
    9c40:	e20e      	b.n	a060 <__aeabi_dmul+0x4d8>
    9c42:	2801      	cmp	r0, #1
    9c44:	d000      	beq.n	9c48 <__aeabi_dmul+0xc0>
    9c46:	e162      	b.n	9f0e <__aeabi_dmul+0x386>
    9c48:	2300      	movs	r3, #0
    9c4a:	2400      	movs	r4, #0
    9c4c:	2200      	movs	r2, #0
    9c4e:	4699      	mov	r9, r3
    9c50:	9901      	ldr	r1, [sp, #4]
    9c52:	4001      	ands	r1, r0
    9c54:	b2cd      	uxtb	r5, r1
    9c56:	2100      	movs	r1, #0
    9c58:	0312      	lsls	r2, r2, #12
    9c5a:	0d0b      	lsrs	r3, r1, #20
    9c5c:	0b12      	lsrs	r2, r2, #12
    9c5e:	051b      	lsls	r3, r3, #20
    9c60:	4313      	orrs	r3, r2
    9c62:	4a43      	ldr	r2, [pc, #268]	; (9d70 <__aeabi_dmul+0x1e8>)
    9c64:	0524      	lsls	r4, r4, #20
    9c66:	4013      	ands	r3, r2
    9c68:	431c      	orrs	r4, r3
    9c6a:	0064      	lsls	r4, r4, #1
    9c6c:	07ed      	lsls	r5, r5, #31
    9c6e:	0864      	lsrs	r4, r4, #1
    9c70:	432c      	orrs	r4, r5
    9c72:	4648      	mov	r0, r9
    9c74:	0021      	movs	r1, r4
    9c76:	b007      	add	sp, #28
    9c78:	bc3c      	pop	{r2, r3, r4, r5}
    9c7a:	4690      	mov	r8, r2
    9c7c:	4699      	mov	r9, r3
    9c7e:	46a2      	mov	sl, r4
    9c80:	46ab      	mov	fp, r5
    9c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9c84:	4303      	orrs	r3, r0
    9c86:	4699      	mov	r9, r3
    9c88:	d04f      	beq.n	9d2a <__aeabi_dmul+0x1a2>
    9c8a:	465b      	mov	r3, fp
    9c8c:	2b00      	cmp	r3, #0
    9c8e:	d100      	bne.n	9c92 <__aeabi_dmul+0x10a>
    9c90:	e189      	b.n	9fa6 <__aeabi_dmul+0x41e>
    9c92:	4658      	mov	r0, fp
    9c94:	f000 feb8 	bl	aa08 <__clzsi2>
    9c98:	0003      	movs	r3, r0
    9c9a:	3b0b      	subs	r3, #11
    9c9c:	2b1c      	cmp	r3, #28
    9c9e:	dd00      	ble.n	9ca2 <__aeabi_dmul+0x11a>
    9ca0:	e17a      	b.n	9f98 <__aeabi_dmul+0x410>
    9ca2:	221d      	movs	r2, #29
    9ca4:	1ad3      	subs	r3, r2, r3
    9ca6:	003a      	movs	r2, r7
    9ca8:	0001      	movs	r1, r0
    9caa:	465c      	mov	r4, fp
    9cac:	40da      	lsrs	r2, r3
    9cae:	3908      	subs	r1, #8
    9cb0:	408c      	lsls	r4, r1
    9cb2:	0013      	movs	r3, r2
    9cb4:	408f      	lsls	r7, r1
    9cb6:	4323      	orrs	r3, r4
    9cb8:	469b      	mov	fp, r3
    9cba:	46b9      	mov	r9, r7
    9cbc:	2300      	movs	r3, #0
    9cbe:	4e2d      	ldr	r6, [pc, #180]	; (9d74 <__aeabi_dmul+0x1ec>)
    9cc0:	2700      	movs	r7, #0
    9cc2:	1a36      	subs	r6, r6, r0
    9cc4:	9302      	str	r3, [sp, #8]
    9cc6:	e784      	b.n	9bd2 <__aeabi_dmul+0x4a>
    9cc8:	4653      	mov	r3, sl
    9cca:	4323      	orrs	r3, r4
    9ccc:	d12a      	bne.n	9d24 <__aeabi_dmul+0x19c>
    9cce:	2400      	movs	r4, #0
    9cd0:	2002      	movs	r0, #2
    9cd2:	e796      	b.n	9c02 <__aeabi_dmul+0x7a>
    9cd4:	4653      	mov	r3, sl
    9cd6:	4323      	orrs	r3, r4
    9cd8:	d020      	beq.n	9d1c <__aeabi_dmul+0x194>
    9cda:	2c00      	cmp	r4, #0
    9cdc:	d100      	bne.n	9ce0 <__aeabi_dmul+0x158>
    9cde:	e157      	b.n	9f90 <__aeabi_dmul+0x408>
    9ce0:	0020      	movs	r0, r4
    9ce2:	f000 fe91 	bl	aa08 <__clzsi2>
    9ce6:	0003      	movs	r3, r0
    9ce8:	3b0b      	subs	r3, #11
    9cea:	2b1c      	cmp	r3, #28
    9cec:	dd00      	ble.n	9cf0 <__aeabi_dmul+0x168>
    9cee:	e149      	b.n	9f84 <__aeabi_dmul+0x3fc>
    9cf0:	211d      	movs	r1, #29
    9cf2:	1acb      	subs	r3, r1, r3
    9cf4:	4651      	mov	r1, sl
    9cf6:	0002      	movs	r2, r0
    9cf8:	40d9      	lsrs	r1, r3
    9cfa:	4653      	mov	r3, sl
    9cfc:	3a08      	subs	r2, #8
    9cfe:	4094      	lsls	r4, r2
    9d00:	4093      	lsls	r3, r2
    9d02:	430c      	orrs	r4, r1
    9d04:	4a1b      	ldr	r2, [pc, #108]	; (9d74 <__aeabi_dmul+0x1ec>)
    9d06:	1a12      	subs	r2, r2, r0
    9d08:	2000      	movs	r0, #0
    9d0a:	e77a      	b.n	9c02 <__aeabi_dmul+0x7a>
    9d0c:	2501      	movs	r5, #1
    9d0e:	9b01      	ldr	r3, [sp, #4]
    9d10:	4c14      	ldr	r4, [pc, #80]	; (9d64 <__aeabi_dmul+0x1dc>)
    9d12:	401d      	ands	r5, r3
    9d14:	2300      	movs	r3, #0
    9d16:	2200      	movs	r2, #0
    9d18:	4699      	mov	r9, r3
    9d1a:	e79c      	b.n	9c56 <__aeabi_dmul+0xce>
    9d1c:	2400      	movs	r4, #0
    9d1e:	2200      	movs	r2, #0
    9d20:	2001      	movs	r0, #1
    9d22:	e76e      	b.n	9c02 <__aeabi_dmul+0x7a>
    9d24:	4653      	mov	r3, sl
    9d26:	2003      	movs	r0, #3
    9d28:	e76b      	b.n	9c02 <__aeabi_dmul+0x7a>
    9d2a:	2300      	movs	r3, #0
    9d2c:	469b      	mov	fp, r3
    9d2e:	3301      	adds	r3, #1
    9d30:	2704      	movs	r7, #4
    9d32:	2600      	movs	r6, #0
    9d34:	9302      	str	r3, [sp, #8]
    9d36:	e74c      	b.n	9bd2 <__aeabi_dmul+0x4a>
    9d38:	2303      	movs	r3, #3
    9d3a:	4681      	mov	r9, r0
    9d3c:	270c      	movs	r7, #12
    9d3e:	9302      	str	r3, [sp, #8]
    9d40:	e747      	b.n	9bd2 <__aeabi_dmul+0x4a>
    9d42:	2280      	movs	r2, #128	; 0x80
    9d44:	2300      	movs	r3, #0
    9d46:	2500      	movs	r5, #0
    9d48:	0312      	lsls	r2, r2, #12
    9d4a:	4699      	mov	r9, r3
    9d4c:	4c05      	ldr	r4, [pc, #20]	; (9d64 <__aeabi_dmul+0x1dc>)
    9d4e:	e782      	b.n	9c56 <__aeabi_dmul+0xce>
    9d50:	465c      	mov	r4, fp
    9d52:	464b      	mov	r3, r9
    9d54:	9802      	ldr	r0, [sp, #8]
    9d56:	e76f      	b.n	9c38 <__aeabi_dmul+0xb0>
    9d58:	465c      	mov	r4, fp
    9d5a:	464b      	mov	r3, r9
    9d5c:	9501      	str	r5, [sp, #4]
    9d5e:	9802      	ldr	r0, [sp, #8]
    9d60:	e76a      	b.n	9c38 <__aeabi_dmul+0xb0>
    9d62:	46c0      	nop			; (mov r8, r8)
    9d64:	000007ff 	.word	0x000007ff
    9d68:	fffffc01 	.word	0xfffffc01
    9d6c:	0000afc0 	.word	0x0000afc0
    9d70:	800fffff 	.word	0x800fffff
    9d74:	fffffc0d 	.word	0xfffffc0d
    9d78:	464a      	mov	r2, r9
    9d7a:	4649      	mov	r1, r9
    9d7c:	0c17      	lsrs	r7, r2, #16
    9d7e:	0c1a      	lsrs	r2, r3, #16
    9d80:	041b      	lsls	r3, r3, #16
    9d82:	0c1b      	lsrs	r3, r3, #16
    9d84:	0408      	lsls	r0, r1, #16
    9d86:	0019      	movs	r1, r3
    9d88:	0c00      	lsrs	r0, r0, #16
    9d8a:	4341      	muls	r1, r0
    9d8c:	0015      	movs	r5, r2
    9d8e:	4688      	mov	r8, r1
    9d90:	0019      	movs	r1, r3
    9d92:	437d      	muls	r5, r7
    9d94:	4379      	muls	r1, r7
    9d96:	9503      	str	r5, [sp, #12]
    9d98:	4689      	mov	r9, r1
    9d9a:	0029      	movs	r1, r5
    9d9c:	0015      	movs	r5, r2
    9d9e:	4345      	muls	r5, r0
    9da0:	444d      	add	r5, r9
    9da2:	9502      	str	r5, [sp, #8]
    9da4:	4645      	mov	r5, r8
    9da6:	0c2d      	lsrs	r5, r5, #16
    9da8:	46aa      	mov	sl, r5
    9daa:	9d02      	ldr	r5, [sp, #8]
    9dac:	4455      	add	r5, sl
    9dae:	45a9      	cmp	r9, r5
    9db0:	d906      	bls.n	9dc0 <__aeabi_dmul+0x238>
    9db2:	468a      	mov	sl, r1
    9db4:	2180      	movs	r1, #128	; 0x80
    9db6:	0249      	lsls	r1, r1, #9
    9db8:	4689      	mov	r9, r1
    9dba:	44ca      	add	sl, r9
    9dbc:	4651      	mov	r1, sl
    9dbe:	9103      	str	r1, [sp, #12]
    9dc0:	0c29      	lsrs	r1, r5, #16
    9dc2:	9104      	str	r1, [sp, #16]
    9dc4:	4641      	mov	r1, r8
    9dc6:	0409      	lsls	r1, r1, #16
    9dc8:	042d      	lsls	r5, r5, #16
    9dca:	0c09      	lsrs	r1, r1, #16
    9dcc:	4688      	mov	r8, r1
    9dce:	0029      	movs	r1, r5
    9dd0:	0c25      	lsrs	r5, r4, #16
    9dd2:	0424      	lsls	r4, r4, #16
    9dd4:	4441      	add	r1, r8
    9dd6:	0c24      	lsrs	r4, r4, #16
    9dd8:	9105      	str	r1, [sp, #20]
    9dda:	0021      	movs	r1, r4
    9ddc:	4341      	muls	r1, r0
    9dde:	4688      	mov	r8, r1
    9de0:	0021      	movs	r1, r4
    9de2:	4379      	muls	r1, r7
    9de4:	468a      	mov	sl, r1
    9de6:	4368      	muls	r0, r5
    9de8:	4641      	mov	r1, r8
    9dea:	4450      	add	r0, sl
    9dec:	4681      	mov	r9, r0
    9dee:	0c08      	lsrs	r0, r1, #16
    9df0:	4448      	add	r0, r9
    9df2:	436f      	muls	r7, r5
    9df4:	4582      	cmp	sl, r0
    9df6:	d903      	bls.n	9e00 <__aeabi_dmul+0x278>
    9df8:	2180      	movs	r1, #128	; 0x80
    9dfa:	0249      	lsls	r1, r1, #9
    9dfc:	4689      	mov	r9, r1
    9dfe:	444f      	add	r7, r9
    9e00:	0c01      	lsrs	r1, r0, #16
    9e02:	4689      	mov	r9, r1
    9e04:	0039      	movs	r1, r7
    9e06:	4449      	add	r1, r9
    9e08:	9102      	str	r1, [sp, #8]
    9e0a:	4641      	mov	r1, r8
    9e0c:	040f      	lsls	r7, r1, #16
    9e0e:	9904      	ldr	r1, [sp, #16]
    9e10:	0c3f      	lsrs	r7, r7, #16
    9e12:	4688      	mov	r8, r1
    9e14:	0400      	lsls	r0, r0, #16
    9e16:	19c0      	adds	r0, r0, r7
    9e18:	4480      	add	r8, r0
    9e1a:	4641      	mov	r1, r8
    9e1c:	9104      	str	r1, [sp, #16]
    9e1e:	4659      	mov	r1, fp
    9e20:	0c0f      	lsrs	r7, r1, #16
    9e22:	0409      	lsls	r1, r1, #16
    9e24:	0c09      	lsrs	r1, r1, #16
    9e26:	4688      	mov	r8, r1
    9e28:	4359      	muls	r1, r3
    9e2a:	468a      	mov	sl, r1
    9e2c:	0039      	movs	r1, r7
    9e2e:	4351      	muls	r1, r2
    9e30:	4689      	mov	r9, r1
    9e32:	4641      	mov	r1, r8
    9e34:	434a      	muls	r2, r1
    9e36:	4651      	mov	r1, sl
    9e38:	0c09      	lsrs	r1, r1, #16
    9e3a:	468b      	mov	fp, r1
    9e3c:	437b      	muls	r3, r7
    9e3e:	18d2      	adds	r2, r2, r3
    9e40:	445a      	add	r2, fp
    9e42:	4293      	cmp	r3, r2
    9e44:	d903      	bls.n	9e4e <__aeabi_dmul+0x2c6>
    9e46:	2380      	movs	r3, #128	; 0x80
    9e48:	025b      	lsls	r3, r3, #9
    9e4a:	469b      	mov	fp, r3
    9e4c:	44d9      	add	r9, fp
    9e4e:	4651      	mov	r1, sl
    9e50:	0409      	lsls	r1, r1, #16
    9e52:	0c09      	lsrs	r1, r1, #16
    9e54:	468a      	mov	sl, r1
    9e56:	4641      	mov	r1, r8
    9e58:	4361      	muls	r1, r4
    9e5a:	437c      	muls	r4, r7
    9e5c:	0c13      	lsrs	r3, r2, #16
    9e5e:	0412      	lsls	r2, r2, #16
    9e60:	444b      	add	r3, r9
    9e62:	4452      	add	r2, sl
    9e64:	46a1      	mov	r9, r4
    9e66:	468a      	mov	sl, r1
    9e68:	003c      	movs	r4, r7
    9e6a:	4641      	mov	r1, r8
    9e6c:	436c      	muls	r4, r5
    9e6e:	434d      	muls	r5, r1
    9e70:	4651      	mov	r1, sl
    9e72:	444d      	add	r5, r9
    9e74:	0c0f      	lsrs	r7, r1, #16
    9e76:	197d      	adds	r5, r7, r5
    9e78:	45a9      	cmp	r9, r5
    9e7a:	d903      	bls.n	9e84 <__aeabi_dmul+0x2fc>
    9e7c:	2180      	movs	r1, #128	; 0x80
    9e7e:	0249      	lsls	r1, r1, #9
    9e80:	4688      	mov	r8, r1
    9e82:	4444      	add	r4, r8
    9e84:	9f04      	ldr	r7, [sp, #16]
    9e86:	9903      	ldr	r1, [sp, #12]
    9e88:	46b8      	mov	r8, r7
    9e8a:	4441      	add	r1, r8
    9e8c:	468b      	mov	fp, r1
    9e8e:	4583      	cmp	fp, r0
    9e90:	4180      	sbcs	r0, r0
    9e92:	4241      	negs	r1, r0
    9e94:	4688      	mov	r8, r1
    9e96:	4651      	mov	r1, sl
    9e98:	0408      	lsls	r0, r1, #16
    9e9a:	042f      	lsls	r7, r5, #16
    9e9c:	0c00      	lsrs	r0, r0, #16
    9e9e:	183f      	adds	r7, r7, r0
    9ea0:	4658      	mov	r0, fp
    9ea2:	9902      	ldr	r1, [sp, #8]
    9ea4:	1810      	adds	r0, r2, r0
    9ea6:	4689      	mov	r9, r1
    9ea8:	4290      	cmp	r0, r2
    9eaa:	4192      	sbcs	r2, r2
    9eac:	444f      	add	r7, r9
    9eae:	46ba      	mov	sl, r7
    9eb0:	4252      	negs	r2, r2
    9eb2:	4699      	mov	r9, r3
    9eb4:	4693      	mov	fp, r2
    9eb6:	44c2      	add	sl, r8
    9eb8:	44d1      	add	r9, sl
    9eba:	44cb      	add	fp, r9
    9ebc:	428f      	cmp	r7, r1
    9ebe:	41bf      	sbcs	r7, r7
    9ec0:	45c2      	cmp	sl, r8
    9ec2:	4189      	sbcs	r1, r1
    9ec4:	4599      	cmp	r9, r3
    9ec6:	419b      	sbcs	r3, r3
    9ec8:	4593      	cmp	fp, r2
    9eca:	4192      	sbcs	r2, r2
    9ecc:	427f      	negs	r7, r7
    9ece:	4249      	negs	r1, r1
    9ed0:	0c2d      	lsrs	r5, r5, #16
    9ed2:	4252      	negs	r2, r2
    9ed4:	430f      	orrs	r7, r1
    9ed6:	425b      	negs	r3, r3
    9ed8:	4313      	orrs	r3, r2
    9eda:	197f      	adds	r7, r7, r5
    9edc:	18ff      	adds	r7, r7, r3
    9ede:	465b      	mov	r3, fp
    9ee0:	193c      	adds	r4, r7, r4
    9ee2:	0ddb      	lsrs	r3, r3, #23
    9ee4:	9a05      	ldr	r2, [sp, #20]
    9ee6:	0264      	lsls	r4, r4, #9
    9ee8:	431c      	orrs	r4, r3
    9eea:	0243      	lsls	r3, r0, #9
    9eec:	4313      	orrs	r3, r2
    9eee:	1e5d      	subs	r5, r3, #1
    9ef0:	41ab      	sbcs	r3, r5
    9ef2:	465a      	mov	r2, fp
    9ef4:	0dc0      	lsrs	r0, r0, #23
    9ef6:	4303      	orrs	r3, r0
    9ef8:	0252      	lsls	r2, r2, #9
    9efa:	4313      	orrs	r3, r2
    9efc:	01e2      	lsls	r2, r4, #7
    9efe:	d556      	bpl.n	9fae <__aeabi_dmul+0x426>
    9f00:	2001      	movs	r0, #1
    9f02:	085a      	lsrs	r2, r3, #1
    9f04:	4003      	ands	r3, r0
    9f06:	4313      	orrs	r3, r2
    9f08:	07e2      	lsls	r2, r4, #31
    9f0a:	4313      	orrs	r3, r2
    9f0c:	0864      	lsrs	r4, r4, #1
    9f0e:	485a      	ldr	r0, [pc, #360]	; (a078 <__aeabi_dmul+0x4f0>)
    9f10:	4460      	add	r0, ip
    9f12:	2800      	cmp	r0, #0
    9f14:	dd4d      	ble.n	9fb2 <__aeabi_dmul+0x42a>
    9f16:	075a      	lsls	r2, r3, #29
    9f18:	d009      	beq.n	9f2e <__aeabi_dmul+0x3a6>
    9f1a:	220f      	movs	r2, #15
    9f1c:	401a      	ands	r2, r3
    9f1e:	2a04      	cmp	r2, #4
    9f20:	d005      	beq.n	9f2e <__aeabi_dmul+0x3a6>
    9f22:	1d1a      	adds	r2, r3, #4
    9f24:	429a      	cmp	r2, r3
    9f26:	419b      	sbcs	r3, r3
    9f28:	425b      	negs	r3, r3
    9f2a:	18e4      	adds	r4, r4, r3
    9f2c:	0013      	movs	r3, r2
    9f2e:	01e2      	lsls	r2, r4, #7
    9f30:	d504      	bpl.n	9f3c <__aeabi_dmul+0x3b4>
    9f32:	2080      	movs	r0, #128	; 0x80
    9f34:	4a51      	ldr	r2, [pc, #324]	; (a07c <__aeabi_dmul+0x4f4>)
    9f36:	00c0      	lsls	r0, r0, #3
    9f38:	4014      	ands	r4, r2
    9f3a:	4460      	add	r0, ip
    9f3c:	4a50      	ldr	r2, [pc, #320]	; (a080 <__aeabi_dmul+0x4f8>)
    9f3e:	4290      	cmp	r0, r2
    9f40:	dd00      	ble.n	9f44 <__aeabi_dmul+0x3bc>
    9f42:	e6e3      	b.n	9d0c <__aeabi_dmul+0x184>
    9f44:	2501      	movs	r5, #1
    9f46:	08db      	lsrs	r3, r3, #3
    9f48:	0762      	lsls	r2, r4, #29
    9f4a:	431a      	orrs	r2, r3
    9f4c:	0264      	lsls	r4, r4, #9
    9f4e:	9b01      	ldr	r3, [sp, #4]
    9f50:	4691      	mov	r9, r2
    9f52:	0b22      	lsrs	r2, r4, #12
    9f54:	0544      	lsls	r4, r0, #21
    9f56:	0d64      	lsrs	r4, r4, #21
    9f58:	401d      	ands	r5, r3
    9f5a:	e67c      	b.n	9c56 <__aeabi_dmul+0xce>
    9f5c:	2280      	movs	r2, #128	; 0x80
    9f5e:	4659      	mov	r1, fp
    9f60:	0312      	lsls	r2, r2, #12
    9f62:	4211      	tst	r1, r2
    9f64:	d008      	beq.n	9f78 <__aeabi_dmul+0x3f0>
    9f66:	4214      	tst	r4, r2
    9f68:	d106      	bne.n	9f78 <__aeabi_dmul+0x3f0>
    9f6a:	4322      	orrs	r2, r4
    9f6c:	0312      	lsls	r2, r2, #12
    9f6e:	0b12      	lsrs	r2, r2, #12
    9f70:	4645      	mov	r5, r8
    9f72:	4699      	mov	r9, r3
    9f74:	4c43      	ldr	r4, [pc, #268]	; (a084 <__aeabi_dmul+0x4fc>)
    9f76:	e66e      	b.n	9c56 <__aeabi_dmul+0xce>
    9f78:	465b      	mov	r3, fp
    9f7a:	431a      	orrs	r2, r3
    9f7c:	0312      	lsls	r2, r2, #12
    9f7e:	0b12      	lsrs	r2, r2, #12
    9f80:	4c40      	ldr	r4, [pc, #256]	; (a084 <__aeabi_dmul+0x4fc>)
    9f82:	e668      	b.n	9c56 <__aeabi_dmul+0xce>
    9f84:	0003      	movs	r3, r0
    9f86:	4654      	mov	r4, sl
    9f88:	3b28      	subs	r3, #40	; 0x28
    9f8a:	409c      	lsls	r4, r3
    9f8c:	2300      	movs	r3, #0
    9f8e:	e6b9      	b.n	9d04 <__aeabi_dmul+0x17c>
    9f90:	f000 fd3a 	bl	aa08 <__clzsi2>
    9f94:	3020      	adds	r0, #32
    9f96:	e6a6      	b.n	9ce6 <__aeabi_dmul+0x15e>
    9f98:	0003      	movs	r3, r0
    9f9a:	3b28      	subs	r3, #40	; 0x28
    9f9c:	409f      	lsls	r7, r3
    9f9e:	2300      	movs	r3, #0
    9fa0:	46bb      	mov	fp, r7
    9fa2:	4699      	mov	r9, r3
    9fa4:	e68a      	b.n	9cbc <__aeabi_dmul+0x134>
    9fa6:	f000 fd2f 	bl	aa08 <__clzsi2>
    9faa:	3020      	adds	r0, #32
    9fac:	e674      	b.n	9c98 <__aeabi_dmul+0x110>
    9fae:	46b4      	mov	ip, r6
    9fb0:	e7ad      	b.n	9f0e <__aeabi_dmul+0x386>
    9fb2:	2501      	movs	r5, #1
    9fb4:	1a2a      	subs	r2, r5, r0
    9fb6:	2a38      	cmp	r2, #56	; 0x38
    9fb8:	dd06      	ble.n	9fc8 <__aeabi_dmul+0x440>
    9fba:	9b01      	ldr	r3, [sp, #4]
    9fbc:	2400      	movs	r4, #0
    9fbe:	401d      	ands	r5, r3
    9fc0:	2300      	movs	r3, #0
    9fc2:	2200      	movs	r2, #0
    9fc4:	4699      	mov	r9, r3
    9fc6:	e646      	b.n	9c56 <__aeabi_dmul+0xce>
    9fc8:	2a1f      	cmp	r2, #31
    9fca:	dc21      	bgt.n	a010 <__aeabi_dmul+0x488>
    9fcc:	2520      	movs	r5, #32
    9fce:	0020      	movs	r0, r4
    9fd0:	1aad      	subs	r5, r5, r2
    9fd2:	001e      	movs	r6, r3
    9fd4:	40ab      	lsls	r3, r5
    9fd6:	40a8      	lsls	r0, r5
    9fd8:	40d6      	lsrs	r6, r2
    9fda:	1e5d      	subs	r5, r3, #1
    9fdc:	41ab      	sbcs	r3, r5
    9fde:	4330      	orrs	r0, r6
    9fe0:	4318      	orrs	r0, r3
    9fe2:	40d4      	lsrs	r4, r2
    9fe4:	0743      	lsls	r3, r0, #29
    9fe6:	d009      	beq.n	9ffc <__aeabi_dmul+0x474>
    9fe8:	230f      	movs	r3, #15
    9fea:	4003      	ands	r3, r0
    9fec:	2b04      	cmp	r3, #4
    9fee:	d005      	beq.n	9ffc <__aeabi_dmul+0x474>
    9ff0:	0003      	movs	r3, r0
    9ff2:	1d18      	adds	r0, r3, #4
    9ff4:	4298      	cmp	r0, r3
    9ff6:	419b      	sbcs	r3, r3
    9ff8:	425b      	negs	r3, r3
    9ffa:	18e4      	adds	r4, r4, r3
    9ffc:	0223      	lsls	r3, r4, #8
    9ffe:	d521      	bpl.n	a044 <__aeabi_dmul+0x4bc>
    a000:	2501      	movs	r5, #1
    a002:	9b01      	ldr	r3, [sp, #4]
    a004:	2401      	movs	r4, #1
    a006:	401d      	ands	r5, r3
    a008:	2300      	movs	r3, #0
    a00a:	2200      	movs	r2, #0
    a00c:	4699      	mov	r9, r3
    a00e:	e622      	b.n	9c56 <__aeabi_dmul+0xce>
    a010:	251f      	movs	r5, #31
    a012:	0021      	movs	r1, r4
    a014:	426d      	negs	r5, r5
    a016:	1a28      	subs	r0, r5, r0
    a018:	40c1      	lsrs	r1, r0
    a01a:	0008      	movs	r0, r1
    a01c:	2a20      	cmp	r2, #32
    a01e:	d01d      	beq.n	a05c <__aeabi_dmul+0x4d4>
    a020:	355f      	adds	r5, #95	; 0x5f
    a022:	1aaa      	subs	r2, r5, r2
    a024:	4094      	lsls	r4, r2
    a026:	4323      	orrs	r3, r4
    a028:	1e5c      	subs	r4, r3, #1
    a02a:	41a3      	sbcs	r3, r4
    a02c:	2507      	movs	r5, #7
    a02e:	4303      	orrs	r3, r0
    a030:	401d      	ands	r5, r3
    a032:	2200      	movs	r2, #0
    a034:	2d00      	cmp	r5, #0
    a036:	d009      	beq.n	a04c <__aeabi_dmul+0x4c4>
    a038:	220f      	movs	r2, #15
    a03a:	2400      	movs	r4, #0
    a03c:	401a      	ands	r2, r3
    a03e:	0018      	movs	r0, r3
    a040:	2a04      	cmp	r2, #4
    a042:	d1d6      	bne.n	9ff2 <__aeabi_dmul+0x46a>
    a044:	0003      	movs	r3, r0
    a046:	0765      	lsls	r5, r4, #29
    a048:	0264      	lsls	r4, r4, #9
    a04a:	0b22      	lsrs	r2, r4, #12
    a04c:	08db      	lsrs	r3, r3, #3
    a04e:	432b      	orrs	r3, r5
    a050:	2501      	movs	r5, #1
    a052:	4699      	mov	r9, r3
    a054:	9b01      	ldr	r3, [sp, #4]
    a056:	2400      	movs	r4, #0
    a058:	401d      	ands	r5, r3
    a05a:	e5fc      	b.n	9c56 <__aeabi_dmul+0xce>
    a05c:	2400      	movs	r4, #0
    a05e:	e7e2      	b.n	a026 <__aeabi_dmul+0x49e>
    a060:	2280      	movs	r2, #128	; 0x80
    a062:	2501      	movs	r5, #1
    a064:	0312      	lsls	r2, r2, #12
    a066:	4322      	orrs	r2, r4
    a068:	9901      	ldr	r1, [sp, #4]
    a06a:	0312      	lsls	r2, r2, #12
    a06c:	0b12      	lsrs	r2, r2, #12
    a06e:	400d      	ands	r5, r1
    a070:	4699      	mov	r9, r3
    a072:	4c04      	ldr	r4, [pc, #16]	; (a084 <__aeabi_dmul+0x4fc>)
    a074:	e5ef      	b.n	9c56 <__aeabi_dmul+0xce>
    a076:	46c0      	nop			; (mov r8, r8)
    a078:	000003ff 	.word	0x000003ff
    a07c:	feffffff 	.word	0xfeffffff
    a080:	000007fe 	.word	0x000007fe
    a084:	000007ff 	.word	0x000007ff

0000a088 <__aeabi_dsub>:
    a088:	b5f0      	push	{r4, r5, r6, r7, lr}
    a08a:	4646      	mov	r6, r8
    a08c:	46d6      	mov	lr, sl
    a08e:	464f      	mov	r7, r9
    a090:	030c      	lsls	r4, r1, #12
    a092:	b5c0      	push	{r6, r7, lr}
    a094:	0fcd      	lsrs	r5, r1, #31
    a096:	004e      	lsls	r6, r1, #1
    a098:	0a61      	lsrs	r1, r4, #9
    a09a:	0f44      	lsrs	r4, r0, #29
    a09c:	430c      	orrs	r4, r1
    a09e:	00c1      	lsls	r1, r0, #3
    a0a0:	0058      	lsls	r0, r3, #1
    a0a2:	0d40      	lsrs	r0, r0, #21
    a0a4:	4684      	mov	ip, r0
    a0a6:	468a      	mov	sl, r1
    a0a8:	000f      	movs	r7, r1
    a0aa:	0319      	lsls	r1, r3, #12
    a0ac:	0f50      	lsrs	r0, r2, #29
    a0ae:	0a49      	lsrs	r1, r1, #9
    a0b0:	4301      	orrs	r1, r0
    a0b2:	48c6      	ldr	r0, [pc, #792]	; (a3cc <__aeabi_dsub+0x344>)
    a0b4:	0d76      	lsrs	r6, r6, #21
    a0b6:	46a8      	mov	r8, r5
    a0b8:	0fdb      	lsrs	r3, r3, #31
    a0ba:	00d2      	lsls	r2, r2, #3
    a0bc:	4584      	cmp	ip, r0
    a0be:	d100      	bne.n	a0c2 <__aeabi_dsub+0x3a>
    a0c0:	e0d8      	b.n	a274 <__aeabi_dsub+0x1ec>
    a0c2:	2001      	movs	r0, #1
    a0c4:	4043      	eors	r3, r0
    a0c6:	42ab      	cmp	r3, r5
    a0c8:	d100      	bne.n	a0cc <__aeabi_dsub+0x44>
    a0ca:	e0a6      	b.n	a21a <__aeabi_dsub+0x192>
    a0cc:	4660      	mov	r0, ip
    a0ce:	1a35      	subs	r5, r6, r0
    a0d0:	2d00      	cmp	r5, #0
    a0d2:	dc00      	bgt.n	a0d6 <__aeabi_dsub+0x4e>
    a0d4:	e105      	b.n	a2e2 <__aeabi_dsub+0x25a>
    a0d6:	2800      	cmp	r0, #0
    a0d8:	d110      	bne.n	a0fc <__aeabi_dsub+0x74>
    a0da:	000b      	movs	r3, r1
    a0dc:	4313      	orrs	r3, r2
    a0de:	d100      	bne.n	a0e2 <__aeabi_dsub+0x5a>
    a0e0:	e0d7      	b.n	a292 <__aeabi_dsub+0x20a>
    a0e2:	1e6b      	subs	r3, r5, #1
    a0e4:	2b00      	cmp	r3, #0
    a0e6:	d000      	beq.n	a0ea <__aeabi_dsub+0x62>
    a0e8:	e14b      	b.n	a382 <__aeabi_dsub+0x2fa>
    a0ea:	4653      	mov	r3, sl
    a0ec:	1a9f      	subs	r7, r3, r2
    a0ee:	45ba      	cmp	sl, r7
    a0f0:	4180      	sbcs	r0, r0
    a0f2:	1a64      	subs	r4, r4, r1
    a0f4:	4240      	negs	r0, r0
    a0f6:	1a24      	subs	r4, r4, r0
    a0f8:	2601      	movs	r6, #1
    a0fa:	e01e      	b.n	a13a <__aeabi_dsub+0xb2>
    a0fc:	4bb3      	ldr	r3, [pc, #716]	; (a3cc <__aeabi_dsub+0x344>)
    a0fe:	429e      	cmp	r6, r3
    a100:	d048      	beq.n	a194 <__aeabi_dsub+0x10c>
    a102:	2380      	movs	r3, #128	; 0x80
    a104:	041b      	lsls	r3, r3, #16
    a106:	4319      	orrs	r1, r3
    a108:	2d38      	cmp	r5, #56	; 0x38
    a10a:	dd00      	ble.n	a10e <__aeabi_dsub+0x86>
    a10c:	e119      	b.n	a342 <__aeabi_dsub+0x2ba>
    a10e:	2d1f      	cmp	r5, #31
    a110:	dd00      	ble.n	a114 <__aeabi_dsub+0x8c>
    a112:	e14c      	b.n	a3ae <__aeabi_dsub+0x326>
    a114:	2320      	movs	r3, #32
    a116:	000f      	movs	r7, r1
    a118:	1b5b      	subs	r3, r3, r5
    a11a:	0010      	movs	r0, r2
    a11c:	409a      	lsls	r2, r3
    a11e:	409f      	lsls	r7, r3
    a120:	40e8      	lsrs	r0, r5
    a122:	1e53      	subs	r3, r2, #1
    a124:	419a      	sbcs	r2, r3
    a126:	40e9      	lsrs	r1, r5
    a128:	4307      	orrs	r7, r0
    a12a:	4317      	orrs	r7, r2
    a12c:	4653      	mov	r3, sl
    a12e:	1bdf      	subs	r7, r3, r7
    a130:	1a61      	subs	r1, r4, r1
    a132:	45ba      	cmp	sl, r7
    a134:	41a4      	sbcs	r4, r4
    a136:	4264      	negs	r4, r4
    a138:	1b0c      	subs	r4, r1, r4
    a13a:	0223      	lsls	r3, r4, #8
    a13c:	d400      	bmi.n	a140 <__aeabi_dsub+0xb8>
    a13e:	e0c5      	b.n	a2cc <__aeabi_dsub+0x244>
    a140:	0264      	lsls	r4, r4, #9
    a142:	0a65      	lsrs	r5, r4, #9
    a144:	2d00      	cmp	r5, #0
    a146:	d100      	bne.n	a14a <__aeabi_dsub+0xc2>
    a148:	e0f6      	b.n	a338 <__aeabi_dsub+0x2b0>
    a14a:	0028      	movs	r0, r5
    a14c:	f000 fc5c 	bl	aa08 <__clzsi2>
    a150:	0003      	movs	r3, r0
    a152:	3b08      	subs	r3, #8
    a154:	2b1f      	cmp	r3, #31
    a156:	dd00      	ble.n	a15a <__aeabi_dsub+0xd2>
    a158:	e0e9      	b.n	a32e <__aeabi_dsub+0x2a6>
    a15a:	2220      	movs	r2, #32
    a15c:	003c      	movs	r4, r7
    a15e:	1ad2      	subs	r2, r2, r3
    a160:	409d      	lsls	r5, r3
    a162:	40d4      	lsrs	r4, r2
    a164:	409f      	lsls	r7, r3
    a166:	4325      	orrs	r5, r4
    a168:	429e      	cmp	r6, r3
    a16a:	dd00      	ble.n	a16e <__aeabi_dsub+0xe6>
    a16c:	e0db      	b.n	a326 <__aeabi_dsub+0x29e>
    a16e:	1b9e      	subs	r6, r3, r6
    a170:	1c73      	adds	r3, r6, #1
    a172:	2b1f      	cmp	r3, #31
    a174:	dd00      	ble.n	a178 <__aeabi_dsub+0xf0>
    a176:	e10a      	b.n	a38e <__aeabi_dsub+0x306>
    a178:	2220      	movs	r2, #32
    a17a:	0038      	movs	r0, r7
    a17c:	1ad2      	subs	r2, r2, r3
    a17e:	0029      	movs	r1, r5
    a180:	4097      	lsls	r7, r2
    a182:	002c      	movs	r4, r5
    a184:	4091      	lsls	r1, r2
    a186:	40d8      	lsrs	r0, r3
    a188:	1e7a      	subs	r2, r7, #1
    a18a:	4197      	sbcs	r7, r2
    a18c:	40dc      	lsrs	r4, r3
    a18e:	2600      	movs	r6, #0
    a190:	4301      	orrs	r1, r0
    a192:	430f      	orrs	r7, r1
    a194:	077b      	lsls	r3, r7, #29
    a196:	d009      	beq.n	a1ac <__aeabi_dsub+0x124>
    a198:	230f      	movs	r3, #15
    a19a:	403b      	ands	r3, r7
    a19c:	2b04      	cmp	r3, #4
    a19e:	d005      	beq.n	a1ac <__aeabi_dsub+0x124>
    a1a0:	1d3b      	adds	r3, r7, #4
    a1a2:	42bb      	cmp	r3, r7
    a1a4:	41bf      	sbcs	r7, r7
    a1a6:	427f      	negs	r7, r7
    a1a8:	19e4      	adds	r4, r4, r7
    a1aa:	001f      	movs	r7, r3
    a1ac:	0223      	lsls	r3, r4, #8
    a1ae:	d525      	bpl.n	a1fc <__aeabi_dsub+0x174>
    a1b0:	4b86      	ldr	r3, [pc, #536]	; (a3cc <__aeabi_dsub+0x344>)
    a1b2:	3601      	adds	r6, #1
    a1b4:	429e      	cmp	r6, r3
    a1b6:	d100      	bne.n	a1ba <__aeabi_dsub+0x132>
    a1b8:	e0af      	b.n	a31a <__aeabi_dsub+0x292>
    a1ba:	4b85      	ldr	r3, [pc, #532]	; (a3d0 <__aeabi_dsub+0x348>)
    a1bc:	2501      	movs	r5, #1
    a1be:	401c      	ands	r4, r3
    a1c0:	4643      	mov	r3, r8
    a1c2:	0762      	lsls	r2, r4, #29
    a1c4:	08ff      	lsrs	r7, r7, #3
    a1c6:	0264      	lsls	r4, r4, #9
    a1c8:	0576      	lsls	r6, r6, #21
    a1ca:	4317      	orrs	r7, r2
    a1cc:	0b24      	lsrs	r4, r4, #12
    a1ce:	0d76      	lsrs	r6, r6, #21
    a1d0:	401d      	ands	r5, r3
    a1d2:	2100      	movs	r1, #0
    a1d4:	0324      	lsls	r4, r4, #12
    a1d6:	0b23      	lsrs	r3, r4, #12
    a1d8:	0d0c      	lsrs	r4, r1, #20
    a1da:	4a7e      	ldr	r2, [pc, #504]	; (a3d4 <__aeabi_dsub+0x34c>)
    a1dc:	0524      	lsls	r4, r4, #20
    a1de:	431c      	orrs	r4, r3
    a1e0:	4014      	ands	r4, r2
    a1e2:	0533      	lsls	r3, r6, #20
    a1e4:	4323      	orrs	r3, r4
    a1e6:	005b      	lsls	r3, r3, #1
    a1e8:	07ed      	lsls	r5, r5, #31
    a1ea:	085b      	lsrs	r3, r3, #1
    a1ec:	432b      	orrs	r3, r5
    a1ee:	0038      	movs	r0, r7
    a1f0:	0019      	movs	r1, r3
    a1f2:	bc1c      	pop	{r2, r3, r4}
    a1f4:	4690      	mov	r8, r2
    a1f6:	4699      	mov	r9, r3
    a1f8:	46a2      	mov	sl, r4
    a1fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1fc:	2501      	movs	r5, #1
    a1fe:	4643      	mov	r3, r8
    a200:	0762      	lsls	r2, r4, #29
    a202:	08ff      	lsrs	r7, r7, #3
    a204:	4317      	orrs	r7, r2
    a206:	08e4      	lsrs	r4, r4, #3
    a208:	401d      	ands	r5, r3
    a20a:	4b70      	ldr	r3, [pc, #448]	; (a3cc <__aeabi_dsub+0x344>)
    a20c:	429e      	cmp	r6, r3
    a20e:	d036      	beq.n	a27e <__aeabi_dsub+0x1f6>
    a210:	0324      	lsls	r4, r4, #12
    a212:	0576      	lsls	r6, r6, #21
    a214:	0b24      	lsrs	r4, r4, #12
    a216:	0d76      	lsrs	r6, r6, #21
    a218:	e7db      	b.n	a1d2 <__aeabi_dsub+0x14a>
    a21a:	4663      	mov	r3, ip
    a21c:	1af3      	subs	r3, r6, r3
    a21e:	2b00      	cmp	r3, #0
    a220:	dc00      	bgt.n	a224 <__aeabi_dsub+0x19c>
    a222:	e094      	b.n	a34e <__aeabi_dsub+0x2c6>
    a224:	4660      	mov	r0, ip
    a226:	2800      	cmp	r0, #0
    a228:	d035      	beq.n	a296 <__aeabi_dsub+0x20e>
    a22a:	4868      	ldr	r0, [pc, #416]	; (a3cc <__aeabi_dsub+0x344>)
    a22c:	4286      	cmp	r6, r0
    a22e:	d0b1      	beq.n	a194 <__aeabi_dsub+0x10c>
    a230:	2780      	movs	r7, #128	; 0x80
    a232:	043f      	lsls	r7, r7, #16
    a234:	4339      	orrs	r1, r7
    a236:	2b38      	cmp	r3, #56	; 0x38
    a238:	dc00      	bgt.n	a23c <__aeabi_dsub+0x1b4>
    a23a:	e0fd      	b.n	a438 <__aeabi_dsub+0x3b0>
    a23c:	430a      	orrs	r2, r1
    a23e:	0017      	movs	r7, r2
    a240:	2100      	movs	r1, #0
    a242:	1e7a      	subs	r2, r7, #1
    a244:	4197      	sbcs	r7, r2
    a246:	4457      	add	r7, sl
    a248:	4557      	cmp	r7, sl
    a24a:	4180      	sbcs	r0, r0
    a24c:	1909      	adds	r1, r1, r4
    a24e:	4244      	negs	r4, r0
    a250:	190c      	adds	r4, r1, r4
    a252:	0223      	lsls	r3, r4, #8
    a254:	d53a      	bpl.n	a2cc <__aeabi_dsub+0x244>
    a256:	4b5d      	ldr	r3, [pc, #372]	; (a3cc <__aeabi_dsub+0x344>)
    a258:	3601      	adds	r6, #1
    a25a:	429e      	cmp	r6, r3
    a25c:	d100      	bne.n	a260 <__aeabi_dsub+0x1d8>
    a25e:	e14b      	b.n	a4f8 <__aeabi_dsub+0x470>
    a260:	2201      	movs	r2, #1
    a262:	4b5b      	ldr	r3, [pc, #364]	; (a3d0 <__aeabi_dsub+0x348>)
    a264:	401c      	ands	r4, r3
    a266:	087b      	lsrs	r3, r7, #1
    a268:	4017      	ands	r7, r2
    a26a:	431f      	orrs	r7, r3
    a26c:	07e2      	lsls	r2, r4, #31
    a26e:	4317      	orrs	r7, r2
    a270:	0864      	lsrs	r4, r4, #1
    a272:	e78f      	b.n	a194 <__aeabi_dsub+0x10c>
    a274:	0008      	movs	r0, r1
    a276:	4310      	orrs	r0, r2
    a278:	d000      	beq.n	a27c <__aeabi_dsub+0x1f4>
    a27a:	e724      	b.n	a0c6 <__aeabi_dsub+0x3e>
    a27c:	e721      	b.n	a0c2 <__aeabi_dsub+0x3a>
    a27e:	0023      	movs	r3, r4
    a280:	433b      	orrs	r3, r7
    a282:	d100      	bne.n	a286 <__aeabi_dsub+0x1fe>
    a284:	e1b9      	b.n	a5fa <__aeabi_dsub+0x572>
    a286:	2280      	movs	r2, #128	; 0x80
    a288:	0312      	lsls	r2, r2, #12
    a28a:	4314      	orrs	r4, r2
    a28c:	0324      	lsls	r4, r4, #12
    a28e:	0b24      	lsrs	r4, r4, #12
    a290:	e79f      	b.n	a1d2 <__aeabi_dsub+0x14a>
    a292:	002e      	movs	r6, r5
    a294:	e77e      	b.n	a194 <__aeabi_dsub+0x10c>
    a296:	0008      	movs	r0, r1
    a298:	4310      	orrs	r0, r2
    a29a:	d100      	bne.n	a29e <__aeabi_dsub+0x216>
    a29c:	e0ca      	b.n	a434 <__aeabi_dsub+0x3ac>
    a29e:	1e58      	subs	r0, r3, #1
    a2a0:	4684      	mov	ip, r0
    a2a2:	2800      	cmp	r0, #0
    a2a4:	d000      	beq.n	a2a8 <__aeabi_dsub+0x220>
    a2a6:	e0e7      	b.n	a478 <__aeabi_dsub+0x3f0>
    a2a8:	4452      	add	r2, sl
    a2aa:	4552      	cmp	r2, sl
    a2ac:	4180      	sbcs	r0, r0
    a2ae:	1864      	adds	r4, r4, r1
    a2b0:	4240      	negs	r0, r0
    a2b2:	1824      	adds	r4, r4, r0
    a2b4:	0017      	movs	r7, r2
    a2b6:	2601      	movs	r6, #1
    a2b8:	0223      	lsls	r3, r4, #8
    a2ba:	d507      	bpl.n	a2cc <__aeabi_dsub+0x244>
    a2bc:	2602      	movs	r6, #2
    a2be:	e7cf      	b.n	a260 <__aeabi_dsub+0x1d8>
    a2c0:	4664      	mov	r4, ip
    a2c2:	432c      	orrs	r4, r5
    a2c4:	d100      	bne.n	a2c8 <__aeabi_dsub+0x240>
    a2c6:	e1b3      	b.n	a630 <__aeabi_dsub+0x5a8>
    a2c8:	002c      	movs	r4, r5
    a2ca:	4667      	mov	r7, ip
    a2cc:	077b      	lsls	r3, r7, #29
    a2ce:	d000      	beq.n	a2d2 <__aeabi_dsub+0x24a>
    a2d0:	e762      	b.n	a198 <__aeabi_dsub+0x110>
    a2d2:	0763      	lsls	r3, r4, #29
    a2d4:	08ff      	lsrs	r7, r7, #3
    a2d6:	431f      	orrs	r7, r3
    a2d8:	2501      	movs	r5, #1
    a2da:	4643      	mov	r3, r8
    a2dc:	08e4      	lsrs	r4, r4, #3
    a2de:	401d      	ands	r5, r3
    a2e0:	e793      	b.n	a20a <__aeabi_dsub+0x182>
    a2e2:	2d00      	cmp	r5, #0
    a2e4:	d178      	bne.n	a3d8 <__aeabi_dsub+0x350>
    a2e6:	1c75      	adds	r5, r6, #1
    a2e8:	056d      	lsls	r5, r5, #21
    a2ea:	0d6d      	lsrs	r5, r5, #21
    a2ec:	2d01      	cmp	r5, #1
    a2ee:	dc00      	bgt.n	a2f2 <__aeabi_dsub+0x26a>
    a2f0:	e0f2      	b.n	a4d8 <__aeabi_dsub+0x450>
    a2f2:	4650      	mov	r0, sl
    a2f4:	1a80      	subs	r0, r0, r2
    a2f6:	4582      	cmp	sl, r0
    a2f8:	41bf      	sbcs	r7, r7
    a2fa:	1a65      	subs	r5, r4, r1
    a2fc:	427f      	negs	r7, r7
    a2fe:	1bed      	subs	r5, r5, r7
    a300:	4684      	mov	ip, r0
    a302:	0228      	lsls	r0, r5, #8
    a304:	d400      	bmi.n	a308 <__aeabi_dsub+0x280>
    a306:	e08c      	b.n	a422 <__aeabi_dsub+0x39a>
    a308:	4650      	mov	r0, sl
    a30a:	1a17      	subs	r7, r2, r0
    a30c:	42ba      	cmp	r2, r7
    a30e:	4192      	sbcs	r2, r2
    a310:	1b0c      	subs	r4, r1, r4
    a312:	4255      	negs	r5, r2
    a314:	1b65      	subs	r5, r4, r5
    a316:	4698      	mov	r8, r3
    a318:	e714      	b.n	a144 <__aeabi_dsub+0xbc>
    a31a:	2501      	movs	r5, #1
    a31c:	4643      	mov	r3, r8
    a31e:	2400      	movs	r4, #0
    a320:	401d      	ands	r5, r3
    a322:	2700      	movs	r7, #0
    a324:	e755      	b.n	a1d2 <__aeabi_dsub+0x14a>
    a326:	4c2a      	ldr	r4, [pc, #168]	; (a3d0 <__aeabi_dsub+0x348>)
    a328:	1af6      	subs	r6, r6, r3
    a32a:	402c      	ands	r4, r5
    a32c:	e732      	b.n	a194 <__aeabi_dsub+0x10c>
    a32e:	003d      	movs	r5, r7
    a330:	3828      	subs	r0, #40	; 0x28
    a332:	4085      	lsls	r5, r0
    a334:	2700      	movs	r7, #0
    a336:	e717      	b.n	a168 <__aeabi_dsub+0xe0>
    a338:	0038      	movs	r0, r7
    a33a:	f000 fb65 	bl	aa08 <__clzsi2>
    a33e:	3020      	adds	r0, #32
    a340:	e706      	b.n	a150 <__aeabi_dsub+0xc8>
    a342:	430a      	orrs	r2, r1
    a344:	0017      	movs	r7, r2
    a346:	2100      	movs	r1, #0
    a348:	1e7a      	subs	r2, r7, #1
    a34a:	4197      	sbcs	r7, r2
    a34c:	e6ee      	b.n	a12c <__aeabi_dsub+0xa4>
    a34e:	2b00      	cmp	r3, #0
    a350:	d000      	beq.n	a354 <__aeabi_dsub+0x2cc>
    a352:	e0e5      	b.n	a520 <__aeabi_dsub+0x498>
    a354:	1c73      	adds	r3, r6, #1
    a356:	469c      	mov	ip, r3
    a358:	055b      	lsls	r3, r3, #21
    a35a:	0d5b      	lsrs	r3, r3, #21
    a35c:	2b01      	cmp	r3, #1
    a35e:	dc00      	bgt.n	a362 <__aeabi_dsub+0x2da>
    a360:	e09f      	b.n	a4a2 <__aeabi_dsub+0x41a>
    a362:	4b1a      	ldr	r3, [pc, #104]	; (a3cc <__aeabi_dsub+0x344>)
    a364:	459c      	cmp	ip, r3
    a366:	d100      	bne.n	a36a <__aeabi_dsub+0x2e2>
    a368:	e0c5      	b.n	a4f6 <__aeabi_dsub+0x46e>
    a36a:	4452      	add	r2, sl
    a36c:	4552      	cmp	r2, sl
    a36e:	4180      	sbcs	r0, r0
    a370:	1864      	adds	r4, r4, r1
    a372:	4240      	negs	r0, r0
    a374:	1824      	adds	r4, r4, r0
    a376:	07e7      	lsls	r7, r4, #31
    a378:	0852      	lsrs	r2, r2, #1
    a37a:	4317      	orrs	r7, r2
    a37c:	0864      	lsrs	r4, r4, #1
    a37e:	4666      	mov	r6, ip
    a380:	e708      	b.n	a194 <__aeabi_dsub+0x10c>
    a382:	4812      	ldr	r0, [pc, #72]	; (a3cc <__aeabi_dsub+0x344>)
    a384:	4285      	cmp	r5, r0
    a386:	d100      	bne.n	a38a <__aeabi_dsub+0x302>
    a388:	e085      	b.n	a496 <__aeabi_dsub+0x40e>
    a38a:	001d      	movs	r5, r3
    a38c:	e6bc      	b.n	a108 <__aeabi_dsub+0x80>
    a38e:	0029      	movs	r1, r5
    a390:	3e1f      	subs	r6, #31
    a392:	40f1      	lsrs	r1, r6
    a394:	2b20      	cmp	r3, #32
    a396:	d100      	bne.n	a39a <__aeabi_dsub+0x312>
    a398:	e07f      	b.n	a49a <__aeabi_dsub+0x412>
    a39a:	2240      	movs	r2, #64	; 0x40
    a39c:	1ad3      	subs	r3, r2, r3
    a39e:	409d      	lsls	r5, r3
    a3a0:	432f      	orrs	r7, r5
    a3a2:	1e7d      	subs	r5, r7, #1
    a3a4:	41af      	sbcs	r7, r5
    a3a6:	2400      	movs	r4, #0
    a3a8:	430f      	orrs	r7, r1
    a3aa:	2600      	movs	r6, #0
    a3ac:	e78e      	b.n	a2cc <__aeabi_dsub+0x244>
    a3ae:	002b      	movs	r3, r5
    a3b0:	000f      	movs	r7, r1
    a3b2:	3b20      	subs	r3, #32
    a3b4:	40df      	lsrs	r7, r3
    a3b6:	2d20      	cmp	r5, #32
    a3b8:	d071      	beq.n	a49e <__aeabi_dsub+0x416>
    a3ba:	2340      	movs	r3, #64	; 0x40
    a3bc:	1b5d      	subs	r5, r3, r5
    a3be:	40a9      	lsls	r1, r5
    a3c0:	430a      	orrs	r2, r1
    a3c2:	1e51      	subs	r1, r2, #1
    a3c4:	418a      	sbcs	r2, r1
    a3c6:	2100      	movs	r1, #0
    a3c8:	4317      	orrs	r7, r2
    a3ca:	e6af      	b.n	a12c <__aeabi_dsub+0xa4>
    a3cc:	000007ff 	.word	0x000007ff
    a3d0:	ff7fffff 	.word	0xff7fffff
    a3d4:	800fffff 	.word	0x800fffff
    a3d8:	2e00      	cmp	r6, #0
    a3da:	d03e      	beq.n	a45a <__aeabi_dsub+0x3d2>
    a3dc:	4eb3      	ldr	r6, [pc, #716]	; (a6ac <__aeabi_dsub+0x624>)
    a3de:	45b4      	cmp	ip, r6
    a3e0:	d045      	beq.n	a46e <__aeabi_dsub+0x3e6>
    a3e2:	2680      	movs	r6, #128	; 0x80
    a3e4:	0436      	lsls	r6, r6, #16
    a3e6:	426d      	negs	r5, r5
    a3e8:	4334      	orrs	r4, r6
    a3ea:	2d38      	cmp	r5, #56	; 0x38
    a3ec:	dd00      	ble.n	a3f0 <__aeabi_dsub+0x368>
    a3ee:	e0a8      	b.n	a542 <__aeabi_dsub+0x4ba>
    a3f0:	2d1f      	cmp	r5, #31
    a3f2:	dd00      	ble.n	a3f6 <__aeabi_dsub+0x36e>
    a3f4:	e11f      	b.n	a636 <__aeabi_dsub+0x5ae>
    a3f6:	2620      	movs	r6, #32
    a3f8:	0027      	movs	r7, r4
    a3fa:	4650      	mov	r0, sl
    a3fc:	1b76      	subs	r6, r6, r5
    a3fe:	40b7      	lsls	r7, r6
    a400:	40e8      	lsrs	r0, r5
    a402:	4307      	orrs	r7, r0
    a404:	4650      	mov	r0, sl
    a406:	40b0      	lsls	r0, r6
    a408:	1e46      	subs	r6, r0, #1
    a40a:	41b0      	sbcs	r0, r6
    a40c:	40ec      	lsrs	r4, r5
    a40e:	4338      	orrs	r0, r7
    a410:	1a17      	subs	r7, r2, r0
    a412:	42ba      	cmp	r2, r7
    a414:	4192      	sbcs	r2, r2
    a416:	1b0c      	subs	r4, r1, r4
    a418:	4252      	negs	r2, r2
    a41a:	1aa4      	subs	r4, r4, r2
    a41c:	4666      	mov	r6, ip
    a41e:	4698      	mov	r8, r3
    a420:	e68b      	b.n	a13a <__aeabi_dsub+0xb2>
    a422:	4664      	mov	r4, ip
    a424:	4667      	mov	r7, ip
    a426:	432c      	orrs	r4, r5
    a428:	d000      	beq.n	a42c <__aeabi_dsub+0x3a4>
    a42a:	e68b      	b.n	a144 <__aeabi_dsub+0xbc>
    a42c:	2500      	movs	r5, #0
    a42e:	2600      	movs	r6, #0
    a430:	2700      	movs	r7, #0
    a432:	e6ea      	b.n	a20a <__aeabi_dsub+0x182>
    a434:	001e      	movs	r6, r3
    a436:	e6ad      	b.n	a194 <__aeabi_dsub+0x10c>
    a438:	2b1f      	cmp	r3, #31
    a43a:	dc60      	bgt.n	a4fe <__aeabi_dsub+0x476>
    a43c:	2720      	movs	r7, #32
    a43e:	1af8      	subs	r0, r7, r3
    a440:	000f      	movs	r7, r1
    a442:	4684      	mov	ip, r0
    a444:	4087      	lsls	r7, r0
    a446:	0010      	movs	r0, r2
    a448:	40d8      	lsrs	r0, r3
    a44a:	4307      	orrs	r7, r0
    a44c:	4660      	mov	r0, ip
    a44e:	4082      	lsls	r2, r0
    a450:	1e50      	subs	r0, r2, #1
    a452:	4182      	sbcs	r2, r0
    a454:	40d9      	lsrs	r1, r3
    a456:	4317      	orrs	r7, r2
    a458:	e6f5      	b.n	a246 <__aeabi_dsub+0x1be>
    a45a:	0026      	movs	r6, r4
    a45c:	4650      	mov	r0, sl
    a45e:	4306      	orrs	r6, r0
    a460:	d005      	beq.n	a46e <__aeabi_dsub+0x3e6>
    a462:	43ed      	mvns	r5, r5
    a464:	2d00      	cmp	r5, #0
    a466:	d0d3      	beq.n	a410 <__aeabi_dsub+0x388>
    a468:	4e90      	ldr	r6, [pc, #576]	; (a6ac <__aeabi_dsub+0x624>)
    a46a:	45b4      	cmp	ip, r6
    a46c:	d1bd      	bne.n	a3ea <__aeabi_dsub+0x362>
    a46e:	000c      	movs	r4, r1
    a470:	0017      	movs	r7, r2
    a472:	4666      	mov	r6, ip
    a474:	4698      	mov	r8, r3
    a476:	e68d      	b.n	a194 <__aeabi_dsub+0x10c>
    a478:	488c      	ldr	r0, [pc, #560]	; (a6ac <__aeabi_dsub+0x624>)
    a47a:	4283      	cmp	r3, r0
    a47c:	d00b      	beq.n	a496 <__aeabi_dsub+0x40e>
    a47e:	4663      	mov	r3, ip
    a480:	e6d9      	b.n	a236 <__aeabi_dsub+0x1ae>
    a482:	2d00      	cmp	r5, #0
    a484:	d000      	beq.n	a488 <__aeabi_dsub+0x400>
    a486:	e096      	b.n	a5b6 <__aeabi_dsub+0x52e>
    a488:	0008      	movs	r0, r1
    a48a:	4310      	orrs	r0, r2
    a48c:	d100      	bne.n	a490 <__aeabi_dsub+0x408>
    a48e:	e0e2      	b.n	a656 <__aeabi_dsub+0x5ce>
    a490:	000c      	movs	r4, r1
    a492:	0017      	movs	r7, r2
    a494:	4698      	mov	r8, r3
    a496:	4e85      	ldr	r6, [pc, #532]	; (a6ac <__aeabi_dsub+0x624>)
    a498:	e67c      	b.n	a194 <__aeabi_dsub+0x10c>
    a49a:	2500      	movs	r5, #0
    a49c:	e780      	b.n	a3a0 <__aeabi_dsub+0x318>
    a49e:	2100      	movs	r1, #0
    a4a0:	e78e      	b.n	a3c0 <__aeabi_dsub+0x338>
    a4a2:	0023      	movs	r3, r4
    a4a4:	4650      	mov	r0, sl
    a4a6:	4303      	orrs	r3, r0
    a4a8:	2e00      	cmp	r6, #0
    a4aa:	d000      	beq.n	a4ae <__aeabi_dsub+0x426>
    a4ac:	e0a8      	b.n	a600 <__aeabi_dsub+0x578>
    a4ae:	2b00      	cmp	r3, #0
    a4b0:	d100      	bne.n	a4b4 <__aeabi_dsub+0x42c>
    a4b2:	e0de      	b.n	a672 <__aeabi_dsub+0x5ea>
    a4b4:	000b      	movs	r3, r1
    a4b6:	4313      	orrs	r3, r2
    a4b8:	d100      	bne.n	a4bc <__aeabi_dsub+0x434>
    a4ba:	e66b      	b.n	a194 <__aeabi_dsub+0x10c>
    a4bc:	4452      	add	r2, sl
    a4be:	4552      	cmp	r2, sl
    a4c0:	4180      	sbcs	r0, r0
    a4c2:	1864      	adds	r4, r4, r1
    a4c4:	4240      	negs	r0, r0
    a4c6:	1824      	adds	r4, r4, r0
    a4c8:	0017      	movs	r7, r2
    a4ca:	0223      	lsls	r3, r4, #8
    a4cc:	d400      	bmi.n	a4d0 <__aeabi_dsub+0x448>
    a4ce:	e6fd      	b.n	a2cc <__aeabi_dsub+0x244>
    a4d0:	4b77      	ldr	r3, [pc, #476]	; (a6b0 <__aeabi_dsub+0x628>)
    a4d2:	4666      	mov	r6, ip
    a4d4:	401c      	ands	r4, r3
    a4d6:	e65d      	b.n	a194 <__aeabi_dsub+0x10c>
    a4d8:	0025      	movs	r5, r4
    a4da:	4650      	mov	r0, sl
    a4dc:	4305      	orrs	r5, r0
    a4de:	2e00      	cmp	r6, #0
    a4e0:	d1cf      	bne.n	a482 <__aeabi_dsub+0x3fa>
    a4e2:	2d00      	cmp	r5, #0
    a4e4:	d14f      	bne.n	a586 <__aeabi_dsub+0x4fe>
    a4e6:	000c      	movs	r4, r1
    a4e8:	4314      	orrs	r4, r2
    a4ea:	d100      	bne.n	a4ee <__aeabi_dsub+0x466>
    a4ec:	e0a0      	b.n	a630 <__aeabi_dsub+0x5a8>
    a4ee:	000c      	movs	r4, r1
    a4f0:	0017      	movs	r7, r2
    a4f2:	4698      	mov	r8, r3
    a4f4:	e64e      	b.n	a194 <__aeabi_dsub+0x10c>
    a4f6:	4666      	mov	r6, ip
    a4f8:	2400      	movs	r4, #0
    a4fa:	2700      	movs	r7, #0
    a4fc:	e685      	b.n	a20a <__aeabi_dsub+0x182>
    a4fe:	001f      	movs	r7, r3
    a500:	0008      	movs	r0, r1
    a502:	3f20      	subs	r7, #32
    a504:	40f8      	lsrs	r0, r7
    a506:	0007      	movs	r7, r0
    a508:	2b20      	cmp	r3, #32
    a50a:	d100      	bne.n	a50e <__aeabi_dsub+0x486>
    a50c:	e08e      	b.n	a62c <__aeabi_dsub+0x5a4>
    a50e:	2040      	movs	r0, #64	; 0x40
    a510:	1ac3      	subs	r3, r0, r3
    a512:	4099      	lsls	r1, r3
    a514:	430a      	orrs	r2, r1
    a516:	1e51      	subs	r1, r2, #1
    a518:	418a      	sbcs	r2, r1
    a51a:	2100      	movs	r1, #0
    a51c:	4317      	orrs	r7, r2
    a51e:	e692      	b.n	a246 <__aeabi_dsub+0x1be>
    a520:	2e00      	cmp	r6, #0
    a522:	d114      	bne.n	a54e <__aeabi_dsub+0x4c6>
    a524:	0026      	movs	r6, r4
    a526:	4650      	mov	r0, sl
    a528:	4306      	orrs	r6, r0
    a52a:	d062      	beq.n	a5f2 <__aeabi_dsub+0x56a>
    a52c:	43db      	mvns	r3, r3
    a52e:	2b00      	cmp	r3, #0
    a530:	d15c      	bne.n	a5ec <__aeabi_dsub+0x564>
    a532:	1887      	adds	r7, r0, r2
    a534:	4297      	cmp	r7, r2
    a536:	4192      	sbcs	r2, r2
    a538:	1864      	adds	r4, r4, r1
    a53a:	4252      	negs	r2, r2
    a53c:	18a4      	adds	r4, r4, r2
    a53e:	4666      	mov	r6, ip
    a540:	e687      	b.n	a252 <__aeabi_dsub+0x1ca>
    a542:	4650      	mov	r0, sl
    a544:	4320      	orrs	r0, r4
    a546:	1e44      	subs	r4, r0, #1
    a548:	41a0      	sbcs	r0, r4
    a54a:	2400      	movs	r4, #0
    a54c:	e760      	b.n	a410 <__aeabi_dsub+0x388>
    a54e:	4e57      	ldr	r6, [pc, #348]	; (a6ac <__aeabi_dsub+0x624>)
    a550:	45b4      	cmp	ip, r6
    a552:	d04e      	beq.n	a5f2 <__aeabi_dsub+0x56a>
    a554:	2680      	movs	r6, #128	; 0x80
    a556:	0436      	lsls	r6, r6, #16
    a558:	425b      	negs	r3, r3
    a55a:	4334      	orrs	r4, r6
    a55c:	2b38      	cmp	r3, #56	; 0x38
    a55e:	dd00      	ble.n	a562 <__aeabi_dsub+0x4da>
    a560:	e07f      	b.n	a662 <__aeabi_dsub+0x5da>
    a562:	2b1f      	cmp	r3, #31
    a564:	dd00      	ble.n	a568 <__aeabi_dsub+0x4e0>
    a566:	e08b      	b.n	a680 <__aeabi_dsub+0x5f8>
    a568:	2620      	movs	r6, #32
    a56a:	0027      	movs	r7, r4
    a56c:	4650      	mov	r0, sl
    a56e:	1af6      	subs	r6, r6, r3
    a570:	40b7      	lsls	r7, r6
    a572:	40d8      	lsrs	r0, r3
    a574:	4307      	orrs	r7, r0
    a576:	4650      	mov	r0, sl
    a578:	40b0      	lsls	r0, r6
    a57a:	1e46      	subs	r6, r0, #1
    a57c:	41b0      	sbcs	r0, r6
    a57e:	4307      	orrs	r7, r0
    a580:	40dc      	lsrs	r4, r3
    a582:	18bf      	adds	r7, r7, r2
    a584:	e7d6      	b.n	a534 <__aeabi_dsub+0x4ac>
    a586:	000d      	movs	r5, r1
    a588:	4315      	orrs	r5, r2
    a58a:	d100      	bne.n	a58e <__aeabi_dsub+0x506>
    a58c:	e602      	b.n	a194 <__aeabi_dsub+0x10c>
    a58e:	4650      	mov	r0, sl
    a590:	1a80      	subs	r0, r0, r2
    a592:	4582      	cmp	sl, r0
    a594:	41bf      	sbcs	r7, r7
    a596:	1a65      	subs	r5, r4, r1
    a598:	427f      	negs	r7, r7
    a59a:	1bed      	subs	r5, r5, r7
    a59c:	4684      	mov	ip, r0
    a59e:	0228      	lsls	r0, r5, #8
    a5a0:	d400      	bmi.n	a5a4 <__aeabi_dsub+0x51c>
    a5a2:	e68d      	b.n	a2c0 <__aeabi_dsub+0x238>
    a5a4:	4650      	mov	r0, sl
    a5a6:	1a17      	subs	r7, r2, r0
    a5a8:	42ba      	cmp	r2, r7
    a5aa:	4192      	sbcs	r2, r2
    a5ac:	1b0c      	subs	r4, r1, r4
    a5ae:	4252      	negs	r2, r2
    a5b0:	1aa4      	subs	r4, r4, r2
    a5b2:	4698      	mov	r8, r3
    a5b4:	e5ee      	b.n	a194 <__aeabi_dsub+0x10c>
    a5b6:	000d      	movs	r5, r1
    a5b8:	4315      	orrs	r5, r2
    a5ba:	d100      	bne.n	a5be <__aeabi_dsub+0x536>
    a5bc:	e76b      	b.n	a496 <__aeabi_dsub+0x40e>
    a5be:	4650      	mov	r0, sl
    a5c0:	0767      	lsls	r7, r4, #29
    a5c2:	08c0      	lsrs	r0, r0, #3
    a5c4:	4307      	orrs	r7, r0
    a5c6:	2080      	movs	r0, #128	; 0x80
    a5c8:	08e4      	lsrs	r4, r4, #3
    a5ca:	0300      	lsls	r0, r0, #12
    a5cc:	4204      	tst	r4, r0
    a5ce:	d007      	beq.n	a5e0 <__aeabi_dsub+0x558>
    a5d0:	08cd      	lsrs	r5, r1, #3
    a5d2:	4205      	tst	r5, r0
    a5d4:	d104      	bne.n	a5e0 <__aeabi_dsub+0x558>
    a5d6:	002c      	movs	r4, r5
    a5d8:	4698      	mov	r8, r3
    a5da:	08d7      	lsrs	r7, r2, #3
    a5dc:	0749      	lsls	r1, r1, #29
    a5de:	430f      	orrs	r7, r1
    a5e0:	0f7b      	lsrs	r3, r7, #29
    a5e2:	00e4      	lsls	r4, r4, #3
    a5e4:	431c      	orrs	r4, r3
    a5e6:	00ff      	lsls	r7, r7, #3
    a5e8:	4e30      	ldr	r6, [pc, #192]	; (a6ac <__aeabi_dsub+0x624>)
    a5ea:	e5d3      	b.n	a194 <__aeabi_dsub+0x10c>
    a5ec:	4e2f      	ldr	r6, [pc, #188]	; (a6ac <__aeabi_dsub+0x624>)
    a5ee:	45b4      	cmp	ip, r6
    a5f0:	d1b4      	bne.n	a55c <__aeabi_dsub+0x4d4>
    a5f2:	000c      	movs	r4, r1
    a5f4:	0017      	movs	r7, r2
    a5f6:	4666      	mov	r6, ip
    a5f8:	e5cc      	b.n	a194 <__aeabi_dsub+0x10c>
    a5fa:	2700      	movs	r7, #0
    a5fc:	2400      	movs	r4, #0
    a5fe:	e5e8      	b.n	a1d2 <__aeabi_dsub+0x14a>
    a600:	2b00      	cmp	r3, #0
    a602:	d039      	beq.n	a678 <__aeabi_dsub+0x5f0>
    a604:	000b      	movs	r3, r1
    a606:	4313      	orrs	r3, r2
    a608:	d100      	bne.n	a60c <__aeabi_dsub+0x584>
    a60a:	e744      	b.n	a496 <__aeabi_dsub+0x40e>
    a60c:	08c0      	lsrs	r0, r0, #3
    a60e:	0767      	lsls	r7, r4, #29
    a610:	4307      	orrs	r7, r0
    a612:	2080      	movs	r0, #128	; 0x80
    a614:	08e4      	lsrs	r4, r4, #3
    a616:	0300      	lsls	r0, r0, #12
    a618:	4204      	tst	r4, r0
    a61a:	d0e1      	beq.n	a5e0 <__aeabi_dsub+0x558>
    a61c:	08cb      	lsrs	r3, r1, #3
    a61e:	4203      	tst	r3, r0
    a620:	d1de      	bne.n	a5e0 <__aeabi_dsub+0x558>
    a622:	08d7      	lsrs	r7, r2, #3
    a624:	0749      	lsls	r1, r1, #29
    a626:	430f      	orrs	r7, r1
    a628:	001c      	movs	r4, r3
    a62a:	e7d9      	b.n	a5e0 <__aeabi_dsub+0x558>
    a62c:	2100      	movs	r1, #0
    a62e:	e771      	b.n	a514 <__aeabi_dsub+0x48c>
    a630:	2500      	movs	r5, #0
    a632:	2700      	movs	r7, #0
    a634:	e5e9      	b.n	a20a <__aeabi_dsub+0x182>
    a636:	002e      	movs	r6, r5
    a638:	0027      	movs	r7, r4
    a63a:	3e20      	subs	r6, #32
    a63c:	40f7      	lsrs	r7, r6
    a63e:	2d20      	cmp	r5, #32
    a640:	d02f      	beq.n	a6a2 <__aeabi_dsub+0x61a>
    a642:	2640      	movs	r6, #64	; 0x40
    a644:	1b75      	subs	r5, r6, r5
    a646:	40ac      	lsls	r4, r5
    a648:	4650      	mov	r0, sl
    a64a:	4320      	orrs	r0, r4
    a64c:	1e44      	subs	r4, r0, #1
    a64e:	41a0      	sbcs	r0, r4
    a650:	2400      	movs	r4, #0
    a652:	4338      	orrs	r0, r7
    a654:	e6dc      	b.n	a410 <__aeabi_dsub+0x388>
    a656:	2480      	movs	r4, #128	; 0x80
    a658:	2500      	movs	r5, #0
    a65a:	0324      	lsls	r4, r4, #12
    a65c:	4e13      	ldr	r6, [pc, #76]	; (a6ac <__aeabi_dsub+0x624>)
    a65e:	2700      	movs	r7, #0
    a660:	e5d3      	b.n	a20a <__aeabi_dsub+0x182>
    a662:	4650      	mov	r0, sl
    a664:	4320      	orrs	r0, r4
    a666:	0007      	movs	r7, r0
    a668:	1e78      	subs	r0, r7, #1
    a66a:	4187      	sbcs	r7, r0
    a66c:	2400      	movs	r4, #0
    a66e:	18bf      	adds	r7, r7, r2
    a670:	e760      	b.n	a534 <__aeabi_dsub+0x4ac>
    a672:	000c      	movs	r4, r1
    a674:	0017      	movs	r7, r2
    a676:	e58d      	b.n	a194 <__aeabi_dsub+0x10c>
    a678:	000c      	movs	r4, r1
    a67a:	0017      	movs	r7, r2
    a67c:	4e0b      	ldr	r6, [pc, #44]	; (a6ac <__aeabi_dsub+0x624>)
    a67e:	e589      	b.n	a194 <__aeabi_dsub+0x10c>
    a680:	001e      	movs	r6, r3
    a682:	0027      	movs	r7, r4
    a684:	3e20      	subs	r6, #32
    a686:	40f7      	lsrs	r7, r6
    a688:	2b20      	cmp	r3, #32
    a68a:	d00c      	beq.n	a6a6 <__aeabi_dsub+0x61e>
    a68c:	2640      	movs	r6, #64	; 0x40
    a68e:	1af3      	subs	r3, r6, r3
    a690:	409c      	lsls	r4, r3
    a692:	4650      	mov	r0, sl
    a694:	4320      	orrs	r0, r4
    a696:	1e44      	subs	r4, r0, #1
    a698:	41a0      	sbcs	r0, r4
    a69a:	4307      	orrs	r7, r0
    a69c:	2400      	movs	r4, #0
    a69e:	18bf      	adds	r7, r7, r2
    a6a0:	e748      	b.n	a534 <__aeabi_dsub+0x4ac>
    a6a2:	2400      	movs	r4, #0
    a6a4:	e7d0      	b.n	a648 <__aeabi_dsub+0x5c0>
    a6a6:	2400      	movs	r4, #0
    a6a8:	e7f3      	b.n	a692 <__aeabi_dsub+0x60a>
    a6aa:	46c0      	nop			; (mov r8, r8)
    a6ac:	000007ff 	.word	0x000007ff
    a6b0:	ff7fffff 	.word	0xff7fffff

0000a6b4 <__aeabi_dcmpun>:
    a6b4:	b570      	push	{r4, r5, r6, lr}
    a6b6:	4e0e      	ldr	r6, [pc, #56]	; (a6f0 <__aeabi_dcmpun+0x3c>)
    a6b8:	030d      	lsls	r5, r1, #12
    a6ba:	031c      	lsls	r4, r3, #12
    a6bc:	0049      	lsls	r1, r1, #1
    a6be:	005b      	lsls	r3, r3, #1
    a6c0:	0b2d      	lsrs	r5, r5, #12
    a6c2:	0d49      	lsrs	r1, r1, #21
    a6c4:	0b24      	lsrs	r4, r4, #12
    a6c6:	0d5b      	lsrs	r3, r3, #21
    a6c8:	42b1      	cmp	r1, r6
    a6ca:	d004      	beq.n	a6d6 <__aeabi_dcmpun+0x22>
    a6cc:	4908      	ldr	r1, [pc, #32]	; (a6f0 <__aeabi_dcmpun+0x3c>)
    a6ce:	2000      	movs	r0, #0
    a6d0:	428b      	cmp	r3, r1
    a6d2:	d008      	beq.n	a6e6 <__aeabi_dcmpun+0x32>
    a6d4:	bd70      	pop	{r4, r5, r6, pc}
    a6d6:	4305      	orrs	r5, r0
    a6d8:	2001      	movs	r0, #1
    a6da:	2d00      	cmp	r5, #0
    a6dc:	d1fa      	bne.n	a6d4 <__aeabi_dcmpun+0x20>
    a6de:	4904      	ldr	r1, [pc, #16]	; (a6f0 <__aeabi_dcmpun+0x3c>)
    a6e0:	2000      	movs	r0, #0
    a6e2:	428b      	cmp	r3, r1
    a6e4:	d1f6      	bne.n	a6d4 <__aeabi_dcmpun+0x20>
    a6e6:	4314      	orrs	r4, r2
    a6e8:	0020      	movs	r0, r4
    a6ea:	1e44      	subs	r4, r0, #1
    a6ec:	41a0      	sbcs	r0, r4
    a6ee:	e7f1      	b.n	a6d4 <__aeabi_dcmpun+0x20>
    a6f0:	000007ff 	.word	0x000007ff

0000a6f4 <__aeabi_d2iz>:
    a6f4:	b530      	push	{r4, r5, lr}
    a6f6:	4d13      	ldr	r5, [pc, #76]	; (a744 <__aeabi_d2iz+0x50>)
    a6f8:	030a      	lsls	r2, r1, #12
    a6fa:	004b      	lsls	r3, r1, #1
    a6fc:	0b12      	lsrs	r2, r2, #12
    a6fe:	0d5b      	lsrs	r3, r3, #21
    a700:	0fc9      	lsrs	r1, r1, #31
    a702:	2400      	movs	r4, #0
    a704:	42ab      	cmp	r3, r5
    a706:	dd10      	ble.n	a72a <__aeabi_d2iz+0x36>
    a708:	4c0f      	ldr	r4, [pc, #60]	; (a748 <__aeabi_d2iz+0x54>)
    a70a:	42a3      	cmp	r3, r4
    a70c:	dc0f      	bgt.n	a72e <__aeabi_d2iz+0x3a>
    a70e:	2480      	movs	r4, #128	; 0x80
    a710:	4d0e      	ldr	r5, [pc, #56]	; (a74c <__aeabi_d2iz+0x58>)
    a712:	0364      	lsls	r4, r4, #13
    a714:	4322      	orrs	r2, r4
    a716:	1aed      	subs	r5, r5, r3
    a718:	2d1f      	cmp	r5, #31
    a71a:	dd0b      	ble.n	a734 <__aeabi_d2iz+0x40>
    a71c:	480c      	ldr	r0, [pc, #48]	; (a750 <__aeabi_d2iz+0x5c>)
    a71e:	1ac3      	subs	r3, r0, r3
    a720:	40da      	lsrs	r2, r3
    a722:	4254      	negs	r4, r2
    a724:	2900      	cmp	r1, #0
    a726:	d100      	bne.n	a72a <__aeabi_d2iz+0x36>
    a728:	0014      	movs	r4, r2
    a72a:	0020      	movs	r0, r4
    a72c:	bd30      	pop	{r4, r5, pc}
    a72e:	4b09      	ldr	r3, [pc, #36]	; (a754 <__aeabi_d2iz+0x60>)
    a730:	18cc      	adds	r4, r1, r3
    a732:	e7fa      	b.n	a72a <__aeabi_d2iz+0x36>
    a734:	4c08      	ldr	r4, [pc, #32]	; (a758 <__aeabi_d2iz+0x64>)
    a736:	40e8      	lsrs	r0, r5
    a738:	46a4      	mov	ip, r4
    a73a:	4463      	add	r3, ip
    a73c:	409a      	lsls	r2, r3
    a73e:	4302      	orrs	r2, r0
    a740:	e7ef      	b.n	a722 <__aeabi_d2iz+0x2e>
    a742:	46c0      	nop			; (mov r8, r8)
    a744:	000003fe 	.word	0x000003fe
    a748:	0000041d 	.word	0x0000041d
    a74c:	00000433 	.word	0x00000433
    a750:	00000413 	.word	0x00000413
    a754:	7fffffff 	.word	0x7fffffff
    a758:	fffffbed 	.word	0xfffffbed

0000a75c <__aeabi_i2d>:
    a75c:	b570      	push	{r4, r5, r6, lr}
    a75e:	2800      	cmp	r0, #0
    a760:	d030      	beq.n	a7c4 <__aeabi_i2d+0x68>
    a762:	17c3      	asrs	r3, r0, #31
    a764:	18c4      	adds	r4, r0, r3
    a766:	405c      	eors	r4, r3
    a768:	0fc5      	lsrs	r5, r0, #31
    a76a:	0020      	movs	r0, r4
    a76c:	f000 f94c 	bl	aa08 <__clzsi2>
    a770:	4b17      	ldr	r3, [pc, #92]	; (a7d0 <__aeabi_i2d+0x74>)
    a772:	4a18      	ldr	r2, [pc, #96]	; (a7d4 <__aeabi_i2d+0x78>)
    a774:	1a1b      	subs	r3, r3, r0
    a776:	1ad2      	subs	r2, r2, r3
    a778:	2a1f      	cmp	r2, #31
    a77a:	dd18      	ble.n	a7ae <__aeabi_i2d+0x52>
    a77c:	4a16      	ldr	r2, [pc, #88]	; (a7d8 <__aeabi_i2d+0x7c>)
    a77e:	1ad2      	subs	r2, r2, r3
    a780:	4094      	lsls	r4, r2
    a782:	2200      	movs	r2, #0
    a784:	0324      	lsls	r4, r4, #12
    a786:	055b      	lsls	r3, r3, #21
    a788:	0b24      	lsrs	r4, r4, #12
    a78a:	0d5b      	lsrs	r3, r3, #21
    a78c:	2100      	movs	r1, #0
    a78e:	0010      	movs	r0, r2
    a790:	0324      	lsls	r4, r4, #12
    a792:	0d0a      	lsrs	r2, r1, #20
    a794:	0b24      	lsrs	r4, r4, #12
    a796:	0512      	lsls	r2, r2, #20
    a798:	4322      	orrs	r2, r4
    a79a:	4c10      	ldr	r4, [pc, #64]	; (a7dc <__aeabi_i2d+0x80>)
    a79c:	051b      	lsls	r3, r3, #20
    a79e:	4022      	ands	r2, r4
    a7a0:	4313      	orrs	r3, r2
    a7a2:	005b      	lsls	r3, r3, #1
    a7a4:	07ed      	lsls	r5, r5, #31
    a7a6:	085b      	lsrs	r3, r3, #1
    a7a8:	432b      	orrs	r3, r5
    a7aa:	0019      	movs	r1, r3
    a7ac:	bd70      	pop	{r4, r5, r6, pc}
    a7ae:	0021      	movs	r1, r4
    a7b0:	4091      	lsls	r1, r2
    a7b2:	000a      	movs	r2, r1
    a7b4:	210b      	movs	r1, #11
    a7b6:	1a08      	subs	r0, r1, r0
    a7b8:	40c4      	lsrs	r4, r0
    a7ba:	055b      	lsls	r3, r3, #21
    a7bc:	0324      	lsls	r4, r4, #12
    a7be:	0b24      	lsrs	r4, r4, #12
    a7c0:	0d5b      	lsrs	r3, r3, #21
    a7c2:	e7e3      	b.n	a78c <__aeabi_i2d+0x30>
    a7c4:	2500      	movs	r5, #0
    a7c6:	2300      	movs	r3, #0
    a7c8:	2400      	movs	r4, #0
    a7ca:	2200      	movs	r2, #0
    a7cc:	e7de      	b.n	a78c <__aeabi_i2d+0x30>
    a7ce:	46c0      	nop			; (mov r8, r8)
    a7d0:	0000041e 	.word	0x0000041e
    a7d4:	00000433 	.word	0x00000433
    a7d8:	00000413 	.word	0x00000413
    a7dc:	800fffff 	.word	0x800fffff

0000a7e0 <__aeabi_ui2d>:
    a7e0:	b510      	push	{r4, lr}
    a7e2:	1e04      	subs	r4, r0, #0
    a7e4:	d028      	beq.n	a838 <__aeabi_ui2d+0x58>
    a7e6:	f000 f90f 	bl	aa08 <__clzsi2>
    a7ea:	4b15      	ldr	r3, [pc, #84]	; (a840 <__aeabi_ui2d+0x60>)
    a7ec:	4a15      	ldr	r2, [pc, #84]	; (a844 <__aeabi_ui2d+0x64>)
    a7ee:	1a1b      	subs	r3, r3, r0
    a7f0:	1ad2      	subs	r2, r2, r3
    a7f2:	2a1f      	cmp	r2, #31
    a7f4:	dd15      	ble.n	a822 <__aeabi_ui2d+0x42>
    a7f6:	4a14      	ldr	r2, [pc, #80]	; (a848 <__aeabi_ui2d+0x68>)
    a7f8:	1ad2      	subs	r2, r2, r3
    a7fa:	4094      	lsls	r4, r2
    a7fc:	2200      	movs	r2, #0
    a7fe:	0324      	lsls	r4, r4, #12
    a800:	055b      	lsls	r3, r3, #21
    a802:	0b24      	lsrs	r4, r4, #12
    a804:	0d5b      	lsrs	r3, r3, #21
    a806:	2100      	movs	r1, #0
    a808:	0010      	movs	r0, r2
    a80a:	0324      	lsls	r4, r4, #12
    a80c:	0d0a      	lsrs	r2, r1, #20
    a80e:	0b24      	lsrs	r4, r4, #12
    a810:	0512      	lsls	r2, r2, #20
    a812:	4322      	orrs	r2, r4
    a814:	4c0d      	ldr	r4, [pc, #52]	; (a84c <__aeabi_ui2d+0x6c>)
    a816:	051b      	lsls	r3, r3, #20
    a818:	4022      	ands	r2, r4
    a81a:	4313      	orrs	r3, r2
    a81c:	005b      	lsls	r3, r3, #1
    a81e:	0859      	lsrs	r1, r3, #1
    a820:	bd10      	pop	{r4, pc}
    a822:	0021      	movs	r1, r4
    a824:	4091      	lsls	r1, r2
    a826:	000a      	movs	r2, r1
    a828:	210b      	movs	r1, #11
    a82a:	1a08      	subs	r0, r1, r0
    a82c:	40c4      	lsrs	r4, r0
    a82e:	055b      	lsls	r3, r3, #21
    a830:	0324      	lsls	r4, r4, #12
    a832:	0b24      	lsrs	r4, r4, #12
    a834:	0d5b      	lsrs	r3, r3, #21
    a836:	e7e6      	b.n	a806 <__aeabi_ui2d+0x26>
    a838:	2300      	movs	r3, #0
    a83a:	2400      	movs	r4, #0
    a83c:	2200      	movs	r2, #0
    a83e:	e7e2      	b.n	a806 <__aeabi_ui2d+0x26>
    a840:	0000041e 	.word	0x0000041e
    a844:	00000433 	.word	0x00000433
    a848:	00000413 	.word	0x00000413
    a84c:	800fffff 	.word	0x800fffff

0000a850 <__aeabi_f2d>:
    a850:	0041      	lsls	r1, r0, #1
    a852:	0e09      	lsrs	r1, r1, #24
    a854:	1c4b      	adds	r3, r1, #1
    a856:	b570      	push	{r4, r5, r6, lr}
    a858:	b2db      	uxtb	r3, r3
    a85a:	0246      	lsls	r6, r0, #9
    a85c:	0a75      	lsrs	r5, r6, #9
    a85e:	0fc4      	lsrs	r4, r0, #31
    a860:	2b01      	cmp	r3, #1
    a862:	dd14      	ble.n	a88e <__aeabi_f2d+0x3e>
    a864:	23e0      	movs	r3, #224	; 0xe0
    a866:	009b      	lsls	r3, r3, #2
    a868:	076d      	lsls	r5, r5, #29
    a86a:	0b36      	lsrs	r6, r6, #12
    a86c:	18cb      	adds	r3, r1, r3
    a86e:	2100      	movs	r1, #0
    a870:	0d0a      	lsrs	r2, r1, #20
    a872:	0028      	movs	r0, r5
    a874:	0512      	lsls	r2, r2, #20
    a876:	4d1c      	ldr	r5, [pc, #112]	; (a8e8 <__aeabi_f2d+0x98>)
    a878:	4332      	orrs	r2, r6
    a87a:	055b      	lsls	r3, r3, #21
    a87c:	402a      	ands	r2, r5
    a87e:	085b      	lsrs	r3, r3, #1
    a880:	4313      	orrs	r3, r2
    a882:	005b      	lsls	r3, r3, #1
    a884:	07e4      	lsls	r4, r4, #31
    a886:	085b      	lsrs	r3, r3, #1
    a888:	4323      	orrs	r3, r4
    a88a:	0019      	movs	r1, r3
    a88c:	bd70      	pop	{r4, r5, r6, pc}
    a88e:	2900      	cmp	r1, #0
    a890:	d114      	bne.n	a8bc <__aeabi_f2d+0x6c>
    a892:	2d00      	cmp	r5, #0
    a894:	d01e      	beq.n	a8d4 <__aeabi_f2d+0x84>
    a896:	0028      	movs	r0, r5
    a898:	f000 f8b6 	bl	aa08 <__clzsi2>
    a89c:	280a      	cmp	r0, #10
    a89e:	dc1c      	bgt.n	a8da <__aeabi_f2d+0x8a>
    a8a0:	230b      	movs	r3, #11
    a8a2:	002a      	movs	r2, r5
    a8a4:	1a1b      	subs	r3, r3, r0
    a8a6:	40da      	lsrs	r2, r3
    a8a8:	0003      	movs	r3, r0
    a8aa:	3315      	adds	r3, #21
    a8ac:	409d      	lsls	r5, r3
    a8ae:	4b0f      	ldr	r3, [pc, #60]	; (a8ec <__aeabi_f2d+0x9c>)
    a8b0:	0312      	lsls	r2, r2, #12
    a8b2:	1a1b      	subs	r3, r3, r0
    a8b4:	055b      	lsls	r3, r3, #21
    a8b6:	0b16      	lsrs	r6, r2, #12
    a8b8:	0d5b      	lsrs	r3, r3, #21
    a8ba:	e7d8      	b.n	a86e <__aeabi_f2d+0x1e>
    a8bc:	2d00      	cmp	r5, #0
    a8be:	d006      	beq.n	a8ce <__aeabi_f2d+0x7e>
    a8c0:	0b32      	lsrs	r2, r6, #12
    a8c2:	2680      	movs	r6, #128	; 0x80
    a8c4:	0336      	lsls	r6, r6, #12
    a8c6:	076d      	lsls	r5, r5, #29
    a8c8:	4316      	orrs	r6, r2
    a8ca:	4b09      	ldr	r3, [pc, #36]	; (a8f0 <__aeabi_f2d+0xa0>)
    a8cc:	e7cf      	b.n	a86e <__aeabi_f2d+0x1e>
    a8ce:	4b08      	ldr	r3, [pc, #32]	; (a8f0 <__aeabi_f2d+0xa0>)
    a8d0:	2600      	movs	r6, #0
    a8d2:	e7cc      	b.n	a86e <__aeabi_f2d+0x1e>
    a8d4:	2300      	movs	r3, #0
    a8d6:	2600      	movs	r6, #0
    a8d8:	e7c9      	b.n	a86e <__aeabi_f2d+0x1e>
    a8da:	0003      	movs	r3, r0
    a8dc:	002a      	movs	r2, r5
    a8de:	3b0b      	subs	r3, #11
    a8e0:	409a      	lsls	r2, r3
    a8e2:	2500      	movs	r5, #0
    a8e4:	e7e3      	b.n	a8ae <__aeabi_f2d+0x5e>
    a8e6:	46c0      	nop			; (mov r8, r8)
    a8e8:	800fffff 	.word	0x800fffff
    a8ec:	00000389 	.word	0x00000389
    a8f0:	000007ff 	.word	0x000007ff

0000a8f4 <__aeabi_d2f>:
    a8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8f6:	004c      	lsls	r4, r1, #1
    a8f8:	0d64      	lsrs	r4, r4, #21
    a8fa:	030b      	lsls	r3, r1, #12
    a8fc:	1c62      	adds	r2, r4, #1
    a8fe:	0f45      	lsrs	r5, r0, #29
    a900:	0a5b      	lsrs	r3, r3, #9
    a902:	0552      	lsls	r2, r2, #21
    a904:	432b      	orrs	r3, r5
    a906:	0fc9      	lsrs	r1, r1, #31
    a908:	00c5      	lsls	r5, r0, #3
    a90a:	0d52      	lsrs	r2, r2, #21
    a90c:	2a01      	cmp	r2, #1
    a90e:	dd28      	ble.n	a962 <__aeabi_d2f+0x6e>
    a910:	4a3a      	ldr	r2, [pc, #232]	; (a9fc <__aeabi_d2f+0x108>)
    a912:	18a6      	adds	r6, r4, r2
    a914:	2efe      	cmp	r6, #254	; 0xfe
    a916:	dc1b      	bgt.n	a950 <__aeabi_d2f+0x5c>
    a918:	2e00      	cmp	r6, #0
    a91a:	dd3e      	ble.n	a99a <__aeabi_d2f+0xa6>
    a91c:	0180      	lsls	r0, r0, #6
    a91e:	0002      	movs	r2, r0
    a920:	1e50      	subs	r0, r2, #1
    a922:	4182      	sbcs	r2, r0
    a924:	0f6d      	lsrs	r5, r5, #29
    a926:	432a      	orrs	r2, r5
    a928:	00db      	lsls	r3, r3, #3
    a92a:	4313      	orrs	r3, r2
    a92c:	075a      	lsls	r2, r3, #29
    a92e:	d004      	beq.n	a93a <__aeabi_d2f+0x46>
    a930:	220f      	movs	r2, #15
    a932:	401a      	ands	r2, r3
    a934:	2a04      	cmp	r2, #4
    a936:	d000      	beq.n	a93a <__aeabi_d2f+0x46>
    a938:	3304      	adds	r3, #4
    a93a:	2280      	movs	r2, #128	; 0x80
    a93c:	04d2      	lsls	r2, r2, #19
    a93e:	401a      	ands	r2, r3
    a940:	d05a      	beq.n	a9f8 <__aeabi_d2f+0x104>
    a942:	3601      	adds	r6, #1
    a944:	2eff      	cmp	r6, #255	; 0xff
    a946:	d003      	beq.n	a950 <__aeabi_d2f+0x5c>
    a948:	019b      	lsls	r3, r3, #6
    a94a:	0a5b      	lsrs	r3, r3, #9
    a94c:	b2f4      	uxtb	r4, r6
    a94e:	e001      	b.n	a954 <__aeabi_d2f+0x60>
    a950:	24ff      	movs	r4, #255	; 0xff
    a952:	2300      	movs	r3, #0
    a954:	0258      	lsls	r0, r3, #9
    a956:	05e4      	lsls	r4, r4, #23
    a958:	0a40      	lsrs	r0, r0, #9
    a95a:	07c9      	lsls	r1, r1, #31
    a95c:	4320      	orrs	r0, r4
    a95e:	4308      	orrs	r0, r1
    a960:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a962:	2c00      	cmp	r4, #0
    a964:	d007      	beq.n	a976 <__aeabi_d2f+0x82>
    a966:	431d      	orrs	r5, r3
    a968:	d0f2      	beq.n	a950 <__aeabi_d2f+0x5c>
    a96a:	2080      	movs	r0, #128	; 0x80
    a96c:	00db      	lsls	r3, r3, #3
    a96e:	0480      	lsls	r0, r0, #18
    a970:	4303      	orrs	r3, r0
    a972:	26ff      	movs	r6, #255	; 0xff
    a974:	e7da      	b.n	a92c <__aeabi_d2f+0x38>
    a976:	432b      	orrs	r3, r5
    a978:	d003      	beq.n	a982 <__aeabi_d2f+0x8e>
    a97a:	2305      	movs	r3, #5
    a97c:	08db      	lsrs	r3, r3, #3
    a97e:	2cff      	cmp	r4, #255	; 0xff
    a980:	d003      	beq.n	a98a <__aeabi_d2f+0x96>
    a982:	025b      	lsls	r3, r3, #9
    a984:	0a5b      	lsrs	r3, r3, #9
    a986:	b2e4      	uxtb	r4, r4
    a988:	e7e4      	b.n	a954 <__aeabi_d2f+0x60>
    a98a:	2b00      	cmp	r3, #0
    a98c:	d032      	beq.n	a9f4 <__aeabi_d2f+0x100>
    a98e:	2080      	movs	r0, #128	; 0x80
    a990:	03c0      	lsls	r0, r0, #15
    a992:	4303      	orrs	r3, r0
    a994:	025b      	lsls	r3, r3, #9
    a996:	0a5b      	lsrs	r3, r3, #9
    a998:	e7dc      	b.n	a954 <__aeabi_d2f+0x60>
    a99a:	0032      	movs	r2, r6
    a99c:	3217      	adds	r2, #23
    a99e:	db14      	blt.n	a9ca <__aeabi_d2f+0xd6>
    a9a0:	2280      	movs	r2, #128	; 0x80
    a9a2:	271e      	movs	r7, #30
    a9a4:	0412      	lsls	r2, r2, #16
    a9a6:	4313      	orrs	r3, r2
    a9a8:	1bbf      	subs	r7, r7, r6
    a9aa:	2f1f      	cmp	r7, #31
    a9ac:	dc0f      	bgt.n	a9ce <__aeabi_d2f+0xda>
    a9ae:	4a14      	ldr	r2, [pc, #80]	; (aa00 <__aeabi_d2f+0x10c>)
    a9b0:	4694      	mov	ip, r2
    a9b2:	4464      	add	r4, ip
    a9b4:	002a      	movs	r2, r5
    a9b6:	40a5      	lsls	r5, r4
    a9b8:	002e      	movs	r6, r5
    a9ba:	40a3      	lsls	r3, r4
    a9bc:	1e75      	subs	r5, r6, #1
    a9be:	41ae      	sbcs	r6, r5
    a9c0:	40fa      	lsrs	r2, r7
    a9c2:	4333      	orrs	r3, r6
    a9c4:	4313      	orrs	r3, r2
    a9c6:	2600      	movs	r6, #0
    a9c8:	e7b0      	b.n	a92c <__aeabi_d2f+0x38>
    a9ca:	2400      	movs	r4, #0
    a9cc:	e7d5      	b.n	a97a <__aeabi_d2f+0x86>
    a9ce:	2202      	movs	r2, #2
    a9d0:	4252      	negs	r2, r2
    a9d2:	1b96      	subs	r6, r2, r6
    a9d4:	001a      	movs	r2, r3
    a9d6:	40f2      	lsrs	r2, r6
    a9d8:	2f20      	cmp	r7, #32
    a9da:	d009      	beq.n	a9f0 <__aeabi_d2f+0xfc>
    a9dc:	4809      	ldr	r0, [pc, #36]	; (aa04 <__aeabi_d2f+0x110>)
    a9de:	4684      	mov	ip, r0
    a9e0:	4464      	add	r4, ip
    a9e2:	40a3      	lsls	r3, r4
    a9e4:	432b      	orrs	r3, r5
    a9e6:	1e5d      	subs	r5, r3, #1
    a9e8:	41ab      	sbcs	r3, r5
    a9ea:	2600      	movs	r6, #0
    a9ec:	4313      	orrs	r3, r2
    a9ee:	e79d      	b.n	a92c <__aeabi_d2f+0x38>
    a9f0:	2300      	movs	r3, #0
    a9f2:	e7f7      	b.n	a9e4 <__aeabi_d2f+0xf0>
    a9f4:	2300      	movs	r3, #0
    a9f6:	e7ad      	b.n	a954 <__aeabi_d2f+0x60>
    a9f8:	0034      	movs	r4, r6
    a9fa:	e7bf      	b.n	a97c <__aeabi_d2f+0x88>
    a9fc:	fffffc80 	.word	0xfffffc80
    aa00:	fffffc82 	.word	0xfffffc82
    aa04:	fffffca2 	.word	0xfffffca2

0000aa08 <__clzsi2>:
    aa08:	211c      	movs	r1, #28
    aa0a:	2301      	movs	r3, #1
    aa0c:	041b      	lsls	r3, r3, #16
    aa0e:	4298      	cmp	r0, r3
    aa10:	d301      	bcc.n	aa16 <__clzsi2+0xe>
    aa12:	0c00      	lsrs	r0, r0, #16
    aa14:	3910      	subs	r1, #16
    aa16:	0a1b      	lsrs	r3, r3, #8
    aa18:	4298      	cmp	r0, r3
    aa1a:	d301      	bcc.n	aa20 <__clzsi2+0x18>
    aa1c:	0a00      	lsrs	r0, r0, #8
    aa1e:	3908      	subs	r1, #8
    aa20:	091b      	lsrs	r3, r3, #4
    aa22:	4298      	cmp	r0, r3
    aa24:	d301      	bcc.n	aa2a <__clzsi2+0x22>
    aa26:	0900      	lsrs	r0, r0, #4
    aa28:	3904      	subs	r1, #4
    aa2a:	a202      	add	r2, pc, #8	; (adr r2, aa34 <__clzsi2+0x2c>)
    aa2c:	5c10      	ldrb	r0, [r2, r0]
    aa2e:	1840      	adds	r0, r0, r1
    aa30:	4770      	bx	lr
    aa32:	46c0      	nop			; (mov r8, r8)
    aa34:	02020304 	.word	0x02020304
    aa38:	01010101 	.word	0x01010101
	...
    aa44:	0000616d 	.word	0x0000616d
    aa48:	00000000 	.word	0x00000000
    aa4c:	0000646d 	.word	0x0000646d
    aa50:	00000000 	.word	0x00000000
    aa54:	0000776d 	.word	0x0000776d
    aa58:	00000000 	.word	0x00000000
    aa5c:	0000206d 	.word	0x0000206d
    aa60:	00000000 	.word	0x00000000
    aa64:	00000404 	.word	0x00000404
    aa68:	00000432 	.word	0x00000432
    aa6c:	000003ee 	.word	0x000003ee
    aa70:	0000043a 	.word	0x0000043a
    aa74:	0000046e 	.word	0x0000046e
    aa78:	4b43414e 	.word	0x4b43414e
    aa7c:	00000000 	.word	0x00000000
    aa80:	4b4f4e4c 	.word	0x4b4f4e4c
    aa84:	00000000 	.word	0x00000000
    aa88:	4b4f444d 	.word	0x4b4f444d
    aa8c:	00000000 	.word	0x00000000
    aa90:	0000206d 	.word	0x0000206d
    aa94:	00000000 	.word	0x00000000
    aa98:	25206425 	.word	0x25206425
    aa9c:	00000a64 	.word	0x00000a64
    aaa0:	00643225 	.word	0x00643225
    aaa4:	504f5453 	.word	0x504f5453
    aaa8:	41572820 	.word	0x41572820
    aaac:	00295449 	.word	0x00295449
    aab0:	00000031 	.word	0x00000031
    aab4:	57415244 	.word	0x57415244
    aab8:	444f4d20 	.word	0x444f4d20
    aabc:	00000045 	.word	0x00000045
    aac0:	455a414d 	.word	0x455a414d
    aac4:	444f4d20 	.word	0x444f4d20
    aac8:	00000045 	.word	0x00000045
    aacc:	6e6b6e75 	.word	0x6e6b6e75
    aad0:	206d776f 	.word	0x206d776f
    aad4:	7373656d 	.word	0x7373656d
    aad8:	20656761 	.word	0x20656761
    aadc:	49415728 	.word	0x49415728
    aae0:	00002954 	.word	0x00002954
    aae4:	65646e75 	.word	0x65646e75
    aae8:	656e6966 	.word	0x656e6966
    aaec:	656d2064 	.word	0x656d2064
    aaf0:	67617373 	.word	0x67617373
    aaf4:	00000065 	.word	0x00000065
    aaf8:	00007325 	.word	0x00007325

0000aafc <_tcc_intflag>:
    aafc:	00000001 00000002 00000004 00000008     ................
    ab0c:	00001000 00002000 00004000 00008000     ..... ...@......
    ab1c:	00010000 00020000 00040000 00080000     ................
    ab2c:	0000776d 00000000 0000206d 00000000     mw......m ......

0000ab3c <tc_interrupt_vectors.12756>:
    ab3c:	00141312 42000800 42000c00 42001000     .......B...B...B
    ab4c:	42001400 42001800 42001c00 00001fb2     ...B...B...B....
    ab5c:	00001fae 00001fae 00002010 00002010     ......... ... ..
    ab6c:	00001fc6 00001fb8 00001fcc 00001ffe     ................
    ab7c:	0000224c 0000222c 0000222c 000022b8     L"..,"..,"..."..
    ab8c:	0000223e 0000225a 00002230 00002268     >"..Z"..0"..h"..
    ab9c:	000022a8 42002c00 42003000 42003400     ."...,.B.0.B.4.B
    abac:	000035ba 00003772 00003794 00003968     .5..r7...7..h9..
    abbc:	00003970 00003eb6 00003ebe 00003ed6     p9...>...>...>..
    abcc:	00003ef6 00003ebe 00003f18 00003ebe     .>...>...?...>..
    abdc:	00003f5c                                \?..

0000abe0 <tc_interrupt_vectors.11884>:
    abe0:	00141312 6e6f7266 6f6e2074 73206564     ....front node s
    abf0:	70757465 6d6f6320 74656c70 00000065     etup complete...

0000ac00 <_global_impure_ptr>:
    ac00:	20000010 00464e49 00666e69 004e414e     ... INF.inf.NAN.
    ac10:	006e616e 31300030 35343332 39383736     nan.0.0123456789
    ac20:	44434241 30004645 34333231 38373635     ABCDEF.012345678
    ac30:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
    ac40:	4e614e00 00000000                       .NaN....

0000ac48 <__sf_fake_stderr>:
	...

0000ac68 <__sf_fake_stdin>:
	...

0000ac88 <__sf_fake_stdout>:
	...

0000aca8 <__mprec_bigtens>:
    aca8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    acb8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    acc8:	7f73bf3c 75154fdd                       <.s..O.u

0000acd0 <__mprec_tens>:
    acd0:	00000000 3ff00000 00000000 40240000     .......?......$@
    ace0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    acf0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ad00:	00000000 412e8480 00000000 416312d0     .......A......cA
    ad10:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ad20:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ad30:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ad40:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ad50:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ad60:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ad70:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ad80:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ad90:	79d99db4 44ea7843                       ...yCx.D

0000ad98 <p05.6052>:
    ad98:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
    ada8:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
    adb8:	5849534f 00002e00                                OSIX...

0000adbf <_ctype_>:
    adbf:	20202000 20202020 28282020 20282828     .         ((((( 
    adcf:	20202020 20202020 20202020 20202020                     
    addf:	10108820 10101010 10101010 10101010      ...............
    adef:	04040410 04040404 10040404 10101010     ................
    adff:	41411010 41414141 01010101 01010101     ..AAAAAA........
    ae0f:	01010101 01010101 01010101 10101010     ................
    ae1f:	42421010 42424242 02020202 02020202     ..BBBBBB........
    ae2f:	02020202 02020202 02020202 10101010     ................
    ae3f:	00000020 00000000 00000000 00000000      ...............
	...
    aebf:	0087cc00 00879c00 0087ae00 0086f000     ................
    aecf:	0087ae00 00879200 0087ae00 0086f000     ................
    aedf:	00879c00 00879c00 00879200 0086f000     ................
    aeef:	0086f800 0086f800 0086f800 0087b400     ................
    aeff:	00879c00 00879c00 00877000 00885400     .........p...T..
    af0f:	00877000 00879200 00877000 00885400     .p.......p...T..
    af1f:	00879c00 00879c00 00879200 00885400     .............T..
    af2f:	0086f800 0086f800 0086f800 00885e00     .............^..
    af3f:	008b4c00 008a9c00 008a9c00 008a9a00     .L..............
    af4f:	008b3e00 008b3e00 008b3400 008a9a00     .>...>...4......
    af5f:	008b3e00 008b3400 008b3e00 008a9a00     .>...4...>......
    af6f:	008b4400 008b4400 008b4400 008bd400     .D...D...D......
    af7f:	00951800 0094fa00 0094b400 0093d200     ................
    af8f:	0094b400 0094ec00 0094b400 0093d200     ................
    af9f:	0094fa00 0094fa00 0094ec00 0093d200     ................
    afaf:	0093ca00 0093ca00 0093ca00 00973000     .............0..
    afbf:	009d7800 009c3800 009c3800 009c3400     .x...8...8...4..
    afcf:	009d5000 009d5000 009d4200 009c3400     .P...P...B...4..
    afdf:	009d5000 009d4200 009d5000 009c3400     .P...B...P...4..
    afef:	009d5800 009d5800 009d5800 009f5c00     .X...X...X...\..
	...

0000b000 <_init>:
    b000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b002:	46c0      	nop			; (mov r8, r8)
    b004:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b006:	bc08      	pop	{r3}
    b008:	469e      	mov	lr, r3
    b00a:	4770      	bx	lr

0000b00c <__init_array_start>:
    b00c:	000000dd 	.word	0x000000dd

0000b010 <_fini>:
    b010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b012:	46c0      	nop			; (mov r8, r8)
    b014:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b016:	bc08      	pop	{r3}
    b018:	469e      	mov	lr, r3
    b01a:	4770      	bx	lr

0000b01c <__fini_array_start>:
    b01c:	000000b5 	.word	0x000000b5
