--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<5>                       LICE_X65Y72.AMUX  SLICE_X64Y72.C5  !
 ! data_ext<4>                       LICE_X62Y71.AMUX  SLICE_X62Y70.A1  !
 ! data_ext<7>                       LICE_X63Y75.AMUX  SLICE_X61Y81.A2  !
 ! data_ext<0>                       LICE_X62Y72.CMUX  SLICE_X62Y70.D4  !
 ! data_ext<1>                       SLICE_X60Y74.B    SLICE_X60Y73.A3  !
 ! data_ext<2>                       LICE_X61Y72.CMUX  SLICE_X61Y72.A6  !
 ! data_ext<6>                       LICE_X67Y72.AMUX  SLICE_X64Y72.D1  !
 ! data_ext<3>                       LICE_X63Y72.AMUX  SLICE_X64Y72.A3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1698 paths analyzed, 413 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.767ns.
--------------------------------------------------------------------------------

Paths for end point audio/regs/NR10_1 (SLICE_X83Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     73.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/NR10_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (1.334 - 1.339)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/NR10_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X58Y73.A1      net (fanout=4)        2.326   cont/FF00_data_out<1>
    SLICE_X58Y73.A       Tilo                  0.094   data_ext<1>LogicTrst33
                                                       data_ext<1>LogicTrst33
    SLICE_X60Y73.A1      net (fanout=1)        0.893   data_ext<1>LogicTrst33
    SLICE_X60Y73.A       Tilo                  0.094   data_ext<1>LogicTrst62
                                                       data_ext<1>LogicTrst62
    SLICE_X60Y74.B4      net (fanout=1)        0.534   data_ext<1>LogicTrst62
    SLICE_X60Y74.B       Tilo                  0.094   N676
                                                       data_ext<1>LogicTrst119
    SLICE_X83Y117.BX     net (fanout=53)       3.253   data_ext<1>
    SLICE_X83Y117.CLK    Tdick                -0.011   audio/regs/NR10<3>
                                                       audio/regs/NR10_1
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (0.721ns logic, 7.006ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/NR13_1 (SLICE_X82Y114.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     73.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/NR13_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.588ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (1.352 - 1.339)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/NR13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X58Y73.A1      net (fanout=4)        2.326   cont/FF00_data_out<1>
    SLICE_X58Y73.A       Tilo                  0.094   data_ext<1>LogicTrst33
                                                       data_ext<1>LogicTrst33
    SLICE_X60Y73.A1      net (fanout=1)        0.893   data_ext<1>LogicTrst33
    SLICE_X60Y73.A       Tilo                  0.094   data_ext<1>LogicTrst62
                                                       data_ext<1>LogicTrst62
    SLICE_X60Y74.B4      net (fanout=1)        0.534   data_ext<1>LogicTrst62
    SLICE_X60Y74.B       Tilo                  0.094   N676
                                                       data_ext<1>LogicTrst119
    SLICE_X82Y114.BX     net (fanout=53)       3.114   data_ext<1>
    SLICE_X82Y114.CLK    Tdick                -0.011   audio/regs/NR13<3>
                                                       audio/regs/NR13_1
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (0.721ns logic, 6.867ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/NR14_1 (SLICE_X80Y112.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     73.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_1 (FF)
  Destination:          audio/regs/NR14_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      7.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (1.313 - 1.339)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_1 to audio/regs/NR14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y83.BQ      Tcko                  0.450   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_1
    SLICE_X58Y73.A1      net (fanout=4)        2.326   cont/FF00_data_out<1>
    SLICE_X58Y73.A       Tilo                  0.094   data_ext<1>LogicTrst33
                                                       data_ext<1>LogicTrst33
    SLICE_X60Y73.A1      net (fanout=1)        0.893   data_ext<1>LogicTrst33
    SLICE_X60Y73.A       Tilo                  0.094   data_ext<1>LogicTrst62
                                                       data_ext<1>LogicTrst62
    SLICE_X60Y74.B4      net (fanout=1)        0.534   data_ext<1>LogicTrst62
    SLICE_X60Y74.B       Tilo                  0.094   N676
                                                       data_ext<1>LogicTrst119
    SLICE_X80Y112.BX     net (fanout=53)       2.929   data_ext<1>
    SLICE_X80Y112.CLK    Tdick                -0.018   audio/regs/NR14<6>
                                                       audio/regs/NR14_1
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (0.714ns logic, 6.682ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/gen/rot/level_1 (SLICE_X22Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/gen/rot/state_FSM_FFd1 (FF)
  Destination:          audio/gen/rot/level_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.179 - 0.142)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/gen/rot/state_FSM_FFd1 to audio/gen/rot/level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y61.AQ      Tcko                  0.414   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd1
    SLICE_X22Y61.A6      net (fanout=6)        0.289   audio/gen/rot/state_FSM_FFd1
    SLICE_X22Y61.CLK     Tah         (-Th)     0.197   audio/gen/rot/level<2>
                                                       audio/gen/rot/Mcount_level_xor<1>11
                                                       audio/gen/rot/level_1
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.217ns logic, 0.289ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq12div/counter_5 (SLICE_X47Y102.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq12div/counter_0 (FF)
  Destination:          audio/freq12div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.524 - 0.490)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq12div/counter_0 to audio/freq12div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y102.AQ     Tcko                  0.414   audio/freq12div/counter<3>
                                                       audio/freq12div/counter_0
    SLICE_X47Y102.B6     net (fanout=5)        0.287   audio/freq12div/counter<0>
    SLICE_X47Y102.CLK    Tah         (-Th)     0.196   audio/freq12div/counter<5>
                                                       audio/freq12div/Mcount_counter_xor<5>11
                                                       audio/freq12div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.218ns logic, 0.287ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X38Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y104.AQ     Tcko                  0.414   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X38Y104.AX     net (fanout=2)        0.186   audio/freq3div/counter<6>
    SLICE_X38Y104.CLK    Tckdi       (-Th)     0.118   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.296ns logic, 0.186ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X46Y87.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X46Y87.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    7.767|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1698 paths, 0 nets, and 437 connections

Design statistics:
   Minimum period:   7.767ns{1}   (Maximum frequency: 128.750MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 18:53:14 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 519 MB



