// Seed: 2619003169
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wor id_8,
    output supply0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    input tri id_17,
    output wand id_18,
    input wire id_19,
    output wire id_20,
    output tri0 id_21,
    input tri1 id_22,
    output uwire id_23,
    input tri0 id_24,
    input tri1 id_25,
    input tri id_26,
    input tri0 id_27,
    output supply1 id_28
);
  timeprecision 1ps;
  assign id_21 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input uwire module_1,
    input uwire id_11
);
  nor (id_6, id_2, id_9, id_1, id_11, id_0);
  wire id_13;
  module_0(
      id_11,
      id_11,
      id_8,
      id_1,
      id_6,
      id_2,
      id_5,
      id_7,
      id_1,
      id_8,
      id_7,
      id_1,
      id_1,
      id_0,
      id_11,
      id_0,
      id_5,
      id_0,
      id_8,
      id_11,
      id_6,
      id_7,
      id_2,
      id_8,
      id_2,
      id_11,
      id_1,
      id_9,
      id_6
  );
endmodule
