<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XMC Peripheral Library for XMC4000 Family: XMC_EBU_BUS_WRITE_CONFIG_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="IFX_LOGO_4C_medium.bmp"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">XMC Peripheral Library for XMC4000 Family
   &#160;<span id="projectnumber">0.5.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">XMC_EBU_BUS_WRITE_CONFIG_t Struct Reference<div class="ingroups"><a class="el" href="group___x_m_clib.html">XMC Peripheral Library</a> &raquo; <a class="el" href="group___e_b_u.html">EBU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;xmc_ebu.h&gt;</code></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Write configuration for a region of EBU <br />
</p>
<p>The structure presents a convenient way to set/obtain the write and write timing configurations for a region of EBU. The <a class="el" href="group___e_b_u.html#ga61dac3f06d3abac9b1ef8eb99532cb7b">XMC_EBU_ConfigureRegion()</a> can be used to populate the structure with the write configuration values of EBU. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa5fc04645a02b6ce88faf4f57f037234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fc04645a02b6ce88faf4f57f037234">&#9670;&nbsp;</a></span>address_cycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t address_cycles</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address cycles: <br />
 This bit field determines the number of clock cycles of the address phase.<br />
 0000B: 1 clock cycle selected <br />
 0001B: 1 clock cycle selected <br />
 ... <br />
 1110B: 14 clock cycles selected <br />
 1111B: 15 clock cycles selected <br />
 </p>

</div>
</div>
<a id="aafea8fcb570ed737119ff6e02685fa8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafea8fcb570ed737119ff6e02685fa8e">&#9670;&nbsp;</a></span>address_hold_cycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t address_hold_cycles</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Address hold cycles: <br />
 This bit field determines the number of clock cycles of the address hold phase.<br />
 0000B: 0 clock cycle selected <br />
 0001B: 1 clock cycle selected <br />
 ... <br />
 1110B: 14 clock cycles selected <br />
 1111B: 15 clock cycles selected <br />
 </p>

</div>
</div>
<a id="ab42e007bc669642065d09719219e8bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42e007bc669642065d09719219e8bde">&#9670;&nbsp;</a></span>command_delay_lines</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t command_delay_lines</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command delay cycles: <br />
 This bit field determines the basic number of Command Delay phase clock cycles.<br />
 0000B: 0 clock cycle selected <br />
 0001B: 1 clock cycle selected <br />
 ... <br />
 1110B: 14 clock cycles selected <br />
 1111B: 15 clock cycles selected <br />
 </p>

</div>
</div>
<a id="aba6d3d9b4087e0fbd30916297a7cde6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6d3d9b4087e0fbd30916297a7cde6c">&#9670;&nbsp;</a></span>ebu_asynchronous_address_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_asynchronous_address_phase</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Asynchronous address phase (<a class="el" href="group___e_b_u.html#gaa27abe69423e93cafd80546717dd25b4">XMC_EBU_ASYNCHRONOUS_ADDRESS_PHASE_t</a>) </p>

</div>
</div>
<a id="a01b291a106e937697eae13f2879f101c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b291a106e937697eae13f2879f101c">&#9670;&nbsp;</a></span>ebu_burst_buffer_sync_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_burst_buffer_sync_mode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst buffer mode (<a class="el" href="group___e_b_u.html#gab55fcf393a1277a80090e70536b36444">XMC_EBU_BURST_BUFFER_SYNC_MODE_t</a>) </p>

</div>
</div>
<a id="ac634adfa1698ddc79b4e820a053a117e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac634adfa1698ddc79b4e820a053a117e">&#9670;&nbsp;</a></span>ebu_burst_length_sync</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_burst_length_sync</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Burst length for synchronous burst (<a class="el" href="group___e_b_u.html#ga078e81cde5be916553622c04d8cf462e">XMC_EBU_BURST_LENGTH_SYNC_t</a>) </p>

</div>
</div>
<a id="a524e764e220487c3d8fe82e2eb257425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524e764e220487c3d8fe82e2eb257425">&#9670;&nbsp;</a></span>ebu_burst_signal_sync</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_burst_signal_sync</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early burst signal enable for synchronous burst (<a class="el" href="group___e_b_u.html#ga1e6be4e6205bbe8c44f4b482cce5cee4">XMC_EBU_BURST_SIGNAL_SYNC_BURST_t</a>) </p>

</div>
</div>
<a id="a60cc2a4cd404631146e67bd5f7d68718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cc2a4cd404631146e67bd5f7d68718">&#9670;&nbsp;</a></span>ebu_byte_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_byte_control</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Byte control signal control (<a class="el" href="group___e_b_u.html#ga43087015d29aaa4a8b32d769c69bfe6a">XMC_EBU_BYTE_CONTROL_t</a>) </p>

</div>
</div>
<a id="a975095f8bc736439d1c852a1cff49650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975095f8bc736439d1c852a1cff49650">&#9670;&nbsp;</a></span>ebu_data_hold_cycles_for_write_accesses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_data_hold_cycles_for_write_accesses</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Hold Cycles for Write Accesses This bit field determines the basic number of Data Hold phase clock cycles during write accesses.<br />
 0000B: No recovery phase clock cycles available <br />
 0001B: 1 clock cycle selected <br />
 ... <br />
 1110B: 14 clock cycles selected <br />
 1111B: 15 clock cycles selected <br />
 Frequency of external clock at pin BFCLKO (<a class="el" href="group___e_b_u.html#gac16c71d81d8a97a55188dde6b9cf87d8">XMC_EBU_FREQ_EXT_CLK_PIN_t</a>) </p>

</div>
</div>
<a id="a29e9c7035b94a479786a22717a5cbc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e9c7035b94a479786a22717a5cbc43">&#9670;&nbsp;</a></span>ebu_device_addressing_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_device_addressing_mode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device addressing mode (<a class="el" href="group___e_b_u.html#ga239aff03e96cbe0814177fdcc0fa9e6a">XMC_EBU_DEVICE_ADDRESSING_MODE_t</a>) </p>

</div>
</div>
<a id="abd206212398403e7dba2f01376d5c6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd206212398403e7dba2f01376d5c6ad">&#9670;&nbsp;</a></span>ebu_device_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_device_type</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device type for region (<a class="el" href="group___e_b_u.html#gaf6f1e50ac1ff13355a5047661362775d">XMC_EBU_DEVICE_TYPE_t</a>) </p>

</div>
</div>
<a id="ad96e9c8692551b122a74eddfe62fdab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad96e9c8692551b122a74eddfe62fdab2">&#9670;&nbsp;</a></span>ebu_early_chip_select_sync_burst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_early_chip_select_sync_burst</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Early chip select for sync burst (<a class="el" href="group___e_b_u.html#ga441b1805b4fb3907c9568d19afc33e87">XMC_EBU_EARLY_CHIP_SELECT_SYNC_BURST_t</a>) </p>

</div>
</div>
<a id="a486d75ee6ea52a670b6648243a74a2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a486d75ee6ea52a670b6648243a74a2d5">&#9670;&nbsp;</a></span>ebu_ext_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_ext_data</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EBU extended data (<a class="el" href="group___e_b_u.html#ga8fb8549ed85f30c05687a18d91a1e139">XMC_EBU_EXT_DATA_t</a>) </p>

</div>
</div>
<a id="ac1af132da760c10c167c42c6a584e727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1af132da760c10c167c42c6a584e727">&#9670;&nbsp;</a></span>ebu_lock_chip_select</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_lock_chip_select</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Lock chip select (<a class="el" href="group___e_b_u.html#ga90ed23b7a7944dfa54fa201002ae6487">XMC_EBU_LOCK_CHIP_SELECT_t</a>) </p>

</div>
</div>
<a id="a48d18bc892df1e312555870694ba9836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d18bc892df1e312555870694ba9836">&#9670;&nbsp;</a></span>ebu_programmed_wait_states_for_write_accesses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_programmed_wait_states_for_write_accesses</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Programmed wait states for write accesses: <br />
 Number of programmed wait states for write accesses. For synchronous accesses, this will always be adjusted so that the phase exits on a rising edge of the external clock.<br />
 00000B: 1 wait state <br />
 00001B: 1 wait state <br />
 00010B: 2 wait state <br />
 ... <br />
 11110B: 30 wait states <br />
 11111B: 31 wait states <br />
 </p>

</div>
</div>
<a id="a67e71694f05158d408408291058026a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e71694f05158d408408291058026a2">&#9670;&nbsp;</a></span>ebu_recovery_cycles_after_write_accesses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_recovery_cycles_after_write_accesses</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recovery cycles after write accesses: <br />
 This bit field determines the basic number of clock cycles of the Recovery Phase at the end of write accesses.<br />
 000B: No recovery phase clock cycles available <br />
 001B: 1 clock cycle selected <br />
 ... <br />
 110B: 6 clock cycles selected <br />
 111B: 7 clock cycles selected <br />
 </p>

</div>
</div>
<a id="ae76b5e0c33547d41f4d2defef9ebe529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76b5e0c33547d41f4d2defef9ebe529">&#9670;&nbsp;</a></span>ebu_recovery_cycles_between_different_regions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_recovery_cycles_between_different_regions</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recovery cycles between different regions: <br />
 This bit field determines the number of clock cycles of the Recovery Phase between consecutive accesses directed to different regions or different types of access.<br />
 0000B: No recovery phase clock cycles available <br />
 0001B: 1 clock cycle selected <br />
 ... <br />
 1110B: 14 clock cycles selected <br />
 1111B: 15 clock cycles selected <br />
 </p>

</div>
</div>
<a id="af85dd7c1ae0f2e95bec9e3184d8b9c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85dd7c1ae0f2e95bec9e3184d8b9c95">&#9670;&nbsp;</a></span>ebu_wait_control</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_wait_control</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>External wait control (<a class="el" href="group___e_b_u.html#gaad0e41baf7d64e0497972a3823a1f1dc">XMC_EBU_WAIT_CONTROL_t</a>) </p>

</div>
</div>
<a id="ada6921f9e15ca117281fda8fb9abfbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6921f9e15ca117281fda8fb9abfbae">&#9670;&nbsp;</a></span>ebu_wait_signal_polarity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ebu_wait_signal_polarity</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reversed polarity at WAIT (<a class="el" href="group___e_b_u.html#ga184c3ec5aa33164682af56311973eab3">XMC_EBU_WAIT_SIGNAL_POLARITY_t</a>) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xmc__ebu_8h.html">xmc_ebu.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Dec 15 2020 05:49:23 for XMC Peripheral Library for XMC4000 Family by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
