#include "soc_baseaddr_interface.h"
#ifndef __BBP_WCDMA_INTERFACE_H__
#define __BBP_WCDMA_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define WBBP_ARM_INT05_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x0)
#define WBBP_ARM_INT05_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4)
#define WBBP_ARM_INT05_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8)
#define WBBP_ARM_INT05_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC)
#define WBBP_ARM_INT06_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10)
#define WBBP_ARM_INT06_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x14)
#define WBBP_ARM_INT06_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x18)
#define WBBP_ARM_INT06_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1C)
#define WBBP_ARM_INT07_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20)
#define WBBP_ARM_INT07_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24)
#define WBBP_ARM_INT07_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x28)
#define WBBP_ARM_INT07_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2C)
#define WBBP_ARM_INT08_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x30)
#define WBBP_ARM_INT08_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x34)
#define WBBP_ARM_INT08_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x38)
#define WBBP_ARM_INT08_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3C)
#define WBBP_ARM912_OVERTIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40)
#define WBBP_ARM_INT910_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x44)
#define WBBP_ARM_INT1112_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x48)
#define WBBP_ARM_INT01_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x50)
#define WBBP_ARM_INT01_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x54)
#define WBBP_ARM_INT01_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x58)
#define WBBP_ARM_INT01_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x5C)
#define WBBP_OVERTIME_BASE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x60)
#define WBBP_ARM58_OVERTIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x64)
#define WBBP_ARM_OVERTIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x68)
#define WBBP_INT_OVERTIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6C)
#define WBBP_INT_DELAY_CLK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x70)
#define WBBP_BBE16_OVERTIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x74)
#define WBBP_ARM_INT56_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78)
#define WBBP_ARM_INT78_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7C)
#define WBBP_ARM_INT_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80)
#define WBBP_BBE16_INT_OT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84)
#define WBBP_VERSION_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x88)
#define WBBP_ARM_INT04_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x90)
#define WBBP_ARM_INT04_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x94)
#define WBBP_ARM_INT04_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98)
#define WBBP_ARM_INT04_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C)
#define WBBP_ARM_INT09_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xA0)
#define WBBP_ARM_INT09_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xA4)
#define WBBP_ARM_INT09_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xA8)
#define WBBP_ARM_INT09_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xAC)
#define WBBP_ARM_INT10_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xB0)
#define WBBP_ARM_INT10_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xB4)
#define WBBP_ARM_INT10_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xB8)
#define WBBP_ARM_INT10_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xBC)
#define WBBP_ARM_INT11_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0)
#define WBBP_ARM_INT11_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC4)
#define WBBP_ARM_INT11_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC8)
#define WBBP_ARM_INT11_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC)
#define WBBP_ODTOA_INT12_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xD0)
#define WBBP_ODTOA_INT12_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xD4)
#define WBBP_ODTOA_INT12_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xD8)
#define WBBP_ODTOA_INT12_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xDC)
#define WBBP_MPSRCH_GRP01_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xE0)
#define WBBP_MPSRCH_GRP23_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xE4)
#define WBBP_MPSRCH_GRP45_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xE8)
#define WBBP_MPSRCH_GRP67_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC)
#define WBBP_MPSRCH_GRP89_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xF0)
#define WBBP_BBE16_INT13_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1A0)
#define WBBP_BBE16_INT13_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1A4)
#define WBBP_BBE16_INT13_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1A8)
#define WBBP_BBE16_INT13_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1AC)
#define WBBP_BBE16_INT14_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1B0)
#define WBBP_BBE16_INT14_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1B4)
#define WBBP_BBE16_INT14_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1B8)
#define WBBP_BBE16_INT14_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1BC)
#define WBBP_ASIC_TEST_SEL_W1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x100)
#define WBBP_VIRAGE_RM_CTRL_W1_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x104)
#define WBBP_VIRAGE_RM_CTRL_W1_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x108)
#define WBBP_SYS_RST_CON_W1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10A8)
#define WBBP_IMI_RST_CON_W1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10B8)
#define WBBP_ASIC_TEST_SEL_W2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x180)
#define WBBP_SYS_RST_CON_W2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x184)
#define WBBP_IMI_RST_CON_W2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x188)
#define WBBP_VIRAGE_RM_CTRL_W2_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x18C)
#define WBBP_VIRAGE_RM_CTRL_W2_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x190)
#define WBBP_HSSCCH_LESS_VALID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x214)
#define WBBP_SCCH_LESS_ACTIVE_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x224)
#define WBBP_DRX_LOW_POWER_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x228)
#define WBBP_DRX_RF_OPEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22C)
#define WBBP_DRX_RF_CLOSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x230)
#define WBBP_DRX_ABB_OPEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x234)
#define WBBP_DRX_ABB_CLOSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x238)
#define WBBP_DRX_AGC_OPEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x23C)
#define WBBP_DRX_AGC_CLOSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x240)
#define WBBP_SYS_SLOT_INT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x244)
#define WBBP_SYS_SLOT_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x248)
#define WBBP_SCCH_SUBFRM_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24C)
#define WBBP_FE_STAUTS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x250)
#define WBBP_RF_FORCE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x254)
#define WBBP_ABB_FORCE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x258)
#define WBBP_AGC_FORCE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x25C)
#define WBBP_CELL_SRCH_DRX_CFG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x260)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x264)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x268)
#define WBBP_DRX_CELL_FORCE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26C)
#define WBBP_DL_GAP_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1000)
#define WBBP_DL_CM_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1004)
#define WBBP_UL_GAP_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1008)
#define WBBP_UL_CM_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x100C)
#define WBBP_INTER_OCCASION_SFN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1010)
#define WBBP_INTER_OCCASION_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1014)
#define WBBP_INTER_OCCASION_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1018)
#define WBBP_DL_CM_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x101C)
#define WBBP_CM_AFTER_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1088)
#define WBBP_UL_DL_GAP_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1090)
#define WBBP_INTERF_IDLE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1094)
#define WBBP_INTERF_MEASURE_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1098)
#define WBBP_W_LTE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10E0)
#define WBBP_W_LTE_STOP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10E4)
#define WBBP_LTE_MEA_W_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10E8)
#define WBBP_CM_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10EC)
#define WBBP_IDLE_EN_POS_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F00)
#define WBBP_IDLE_EN_NEG_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F04)
#define WBBP_GAP_EN_POS_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F08)
#define WBBP_GAP_EN_NEG_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F0C)
#define WBBP_OCCASION_EN_POS_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F10)
#define WBBP_OCCASION_EN_NEG_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F14)
#define WBBP_OBG_TIMNG_INT3_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F18)
#define WBBP_STOP_3G4_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F1C)
#define WBBP_STOP_4G3_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F20)
#define WBBP_CLEAR_IND0_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F24)
#define WBBP_MASTER_INTRASYS_VALID_W_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F28)
#define WBBP_MASTER_INTRASYS_VALID_W_NEG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F2C)
#define WBBP_RF_CTRL_STATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F30)
#define WBBP_INTRAFREQ_EN_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F34)
#define WBBP_INTRAFREQ_EN_NEG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F38)
#define WBBP_INTERFREQ_EN_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F3C)
#define WBBP_INTERFREQ_EN_NEG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F40)
#define WBBP_CPU_RF_CONTRL_CTU_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F44)
#define WBBP_CPU_MASTER_FE_CFG_TIMING_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F48)
#define WBBP_CPU_SLAVE_FE_CFG_TIMING_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F4C)
#define WBBP_MEA_TYPE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F50)
#define WBBP_INTRAFREQ_EN_POS_BASE_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F54)
#define WBBP_INTRAFREQ_EN_NEG_BASE_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F58)
#define WBBP_INTERFREQ_EN_POS_BASE_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F5C)
#define WBBP_INTERFREQ_EN_NEG_BASE_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3F60)
#define WBBP_TRACE_CHANGE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1020)
#define WBBP_SYS_CHANGE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1024)
#define WBBP_TIMING_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1028)
#define WBBP_CFN_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x102C)
#define WBBP_SFN_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1030)
#define WBBP_SFN_CFN_MSR_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1034)
#define WBBP_SFN_SFN_MSR_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1038)
#define WBBP_TIMING_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x103C)
#define WBBP_TRACE_CHANNEL_OFF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1040)
#define WBBP_SFN_AJUST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1044)
#define WBBP_CFN_AJUST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1048)
#define WBBP_SFN_AJUST_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x104C)
#define WBBP_CFN_AJUST_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1050)
#define WBBP_FDP_DP_SHFT_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1054)
#define WBBP_TIMING_CFG_READY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1058)
#define WBBP_INT79MS_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x105C)
#define WBBP_TRACE_DP_FRM_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1060)
#define WBBP_TRACE_CPI_FRM_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1064)
#define WBBP_NEIG_CPI_FRM_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1068)
#define WBBP_PATH_CFG_READY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x106C)
#define WBBP_SFN_SFN_DIFF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1070)
#define WBBP_SFN_CFN_DIFF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1074)
#define WBBP_SYS_BASE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1078)
#define WBBP_SFN_GET_SUCCESS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x107C)
#define WBBP_SFN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1080)
#define WBBP_CFN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1084)
#define WBBP_SFN_RENEW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x108C)
#define WBBP_TIMING_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x109C)
#define WBBP_INT12_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10A0)
#define WBBP_INT34_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10A4)
#define WBBP_INT_2MS_SUBFRM_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10AC)
#define WBBP_SFN_GET_SUCCESS_1ST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10B0)
#define WBBP_SYS_BASE_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10B4)
#define WBBP_FRAME_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10BC)
#define WBBP_SFN_FAIL_INTER_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10D0)
#define WBBP_SLOT_INT_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10D4)
#define WBBP_OBJ_0TIMING_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10D8)
#define WBBP_OBJ_1TIMING_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10DC)
#define WBBP_OBJ_2TIMING_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10F0)
#define WBBP_OBJ_3TIMING_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10F4)
#define WBBP_OBJ_TIMING_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10F8)
#define WBBP_BBE16_SYS_SLOT_INT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10FC)
#define WBBP_TIMING_UPDATE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10C8)
#define WBBP_DC2_MEA_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x10CC)
#define WBBP_CK_MSR_PERIOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1900)
#define WBBP_CK_MSR_FILTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1904)
#define WBBP_CK_MSR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1908)
#define WBBP_CARD_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x190C)
#define WBBP_CK_MSR_COUNTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1910)
#define WBBP_TIMING_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1914)
#define WBBP_MPSRCH_EN_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2000)
#define WBBP_MPSRCH_MODE_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2004)
#define WBBP_MPSRCH_SCRAM_INIT_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2008)
#define WBBP_MPSRCH_CPICH_SYNC_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x200C)
#define WBBP_MPSRCH_WIN_OFFSET_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2010)
#define WBBP_MPSRCH_CORR_PARA_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2014)
#define WBBP_MPSRCH_EN_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2020)
#define WBBP_MPSRCH_MODE_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2024)
#define WBBP_MPSRCH_SCRAM_INIT_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2028)
#define WBBP_MPSRCH_CPICH_SYNC_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x202C)
#define WBBP_MPSRCH_WIN_OFFSET_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2030)
#define WBBP_MPSRCH_CORR_PARA_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2034)
#define WBBP_MPSRCH_EN_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2040)
#define WBBP_MPSRCH_MODE_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2044)
#define WBBP_MPSRCH_SCRAM_INIT_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2048)
#define WBBP_MPSRCH_CPICH_SYNC_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x204C)
#define WBBP_MPSRCH_WIN_OFFSET_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2050)
#define WBBP_MPSRCH_CORR_PARA_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2054)
#define WBBP_MPSRCH_EN_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2060)
#define WBBP_MPSRCH_MODE_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2064)
#define WBBP_MPSRCH_SCRAM_INIT_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2068)
#define WBBP_MPSRCH_CPICH_SYNC_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x206C)
#define WBBP_MPSRCH_WIN_OFFSET_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2070)
#define WBBP_MPSRCH_CORR_PARA_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2074)
#define WBBP_MPSRCH_RSSI_SUM_0TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2078)
#define WBBP_MPSRCH_DAGC_SUM_0TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x207C)
#define WBBP_MPSRCH_AAGC_SUM_0TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2080)
#define WBBP_MPSRCH_RSSI_SUM_1ST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2084)
#define WBBP_MPSRCH_DAGC_SUM_1ST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2088)
#define WBBP_MPSRCH_AAGC_SUM_1ST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x208C)
#define WBBP_MPSRCH_RSSI_SUM_2ND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2090)
#define WBBP_MPSRCH_DAGC_SUM_2ND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2094)
#define WBBP_MPSRCH_AAGC_SUM_2ND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2098)
#define WBBP_MPSRCH_RSSI_SUM_3RD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x209C)
#define WBBP_MPSRCH_DAGC_SUM_3RD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20A0)
#define WBBP_MPSRCH_AAGC_SUM_3RD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20A4)
#define WBBP_MPSRCH_RSSI_SUM_4TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20A8)
#define WBBP_MPSRCH_DAGC_SUM_4TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20AC)
#define WBBP_MPSRCH_AAGC_SUM_4TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20B0)
#define WBBP_MPSRCH_RSSI_SUM_5TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20B4)
#define WBBP_MPSRCH_DAGC_SUM_5TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20B8)
#define WBBP_MPSRCH_AAGC_SUM_5TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20BC)
#define WBBP_MPSRCH_EN_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20C0)
#define WBBP_MPSRCH_MODE_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20C4)
#define WBBP_MPSRCH_SCRAM_INIT_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20C8)
#define WBBP_MPSRCH_CPICH_SYNC_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20CC)
#define WBBP_MPSRCH_WIN_OFFSET_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20D0)
#define WBBP_MPSRCH_CORR_PARA_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20D4)
#define WBBP_MPSRCH_EN_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20D8)
#define WBBP_MPSRCH_MODE_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20DC)
#define WBBP_MPSRCH_SCRAM_INIT_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20E0)
#define WBBP_MPSRCH_CPICH_SYNC_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20E4)
#define WBBP_MPSRCH_WIN_OFFSET_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20E8)
#define WBBP_MPSRCH_CORR_PARA_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20EC)
#define WBBP_MPSRCH_NOISE_FILTER_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x20F8)
#define WBBP_MPSRCH_EN_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2200)
#define WBBP_MPSRCH_MODE_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2204)
#define WBBP_MPSRCH_SCRAM_INIT_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2208)
#define WBBP_MPSRCH_CPICH_SYNC_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x220C)
#define WBBP_MPSRCH_WIN_OFFSET_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2210)
#define WBBP_MPSRCH_CORR_PARA_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2214)
#define WBBP_MPSRCH_EN_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2218)
#define WBBP_MPSRCH_MODE_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x221C)
#define WBBP_MPSRCH_SCRAM_INIT_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2220)
#define WBBP_MPSRCH_CPICH_SYNC_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2224)
#define WBBP_MPSRCH_WIN_OFFSET_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2228)
#define WBBP_MPSRCH_CORR_PARA_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x222C)
#define WBBP_MPSRCH_RSSI_SUM_6TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2230)
#define WBBP_MPSRCH_DAGC_SUM_6TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2234)
#define WBBP_MPSRCH_AAGC_SUM_6TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2238)
#define WBBP_MPSRCH_RSSI_SUM_7TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x223C)
#define WBBP_MPSRCH_DAGC_SUM_7TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2240)
#define WBBP_MPSRCH_AAGC_SUM_7TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2244)
#define WBBP_MPSRCH_NOISE0_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2248)
#define WBBP_MPSRCH_NOISE1_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x224C)
#define WBBP_MPSRCH_NOISE2_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2250)
#define WBBP_MPSRCH_NOISE3_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2254)
#define WBBP_MPSRCH_NOISE4_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2258)
#define WBBP_MPSRCH_NOISE5_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x225C)
#define WBBP_MPSRCH_NOISE6_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2260)
#define WBBP_MPSRCH_NOISE7_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2264)
#define WBBP_MPSRCH_EN_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2270)
#define WBBP_MPSRCH_MODE_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2274)
#define WBBP_MPSRCH_SCRAM_INIT_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2278)
#define WBBP_MPSRCH_CPICH_SYNC_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x227C)
#define WBBP_MPSRCH_WIN_OFFSET_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2280)
#define WBBP_MPSRCH_CORR_PARA_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2284)
#define WBBP_MPSRCH_EN_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2288)
#define WBBP_MPSRCH_MODE_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x228C)
#define WBBP_MPSRCH_SCRAM_INIT_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2290)
#define WBBP_MPSRCH_CPICH_SYNC_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2294)
#define WBBP_MPSRCH_WIN_OFFSET_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2298)
#define WBBP_MPSRCH_CORR_PARA_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x229C)
#define WBBP_MPSRCH_RSSI_SUM_8TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22A0)
#define WBBP_MPSRCH_DAGC_SUM_8TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22A4)
#define WBBP_MPSRCH_AAGC_SUM_8TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22A8)
#define WBBP_MPSRCH_RSSI_SUM_9TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22AC)
#define WBBP_MPSRCH_DAGC_SUM_9TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22B0)
#define WBBP_MPSRCH_AAGC_SUM_9TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22B4)
#define WBBP_MPSRCH_NOISE8_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22B8)
#define WBBP_MPSRCH_NOISE9_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22BC)
#define WBBP_MPSRCH_DAGC4_SUM_0TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22D0)
#define WBBP_MPSRCH_DAGC4_SUM_1ST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22D4)
#define WBBP_MPSRCH_DAGC4_SUM_2ND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22D8)
#define WBBP_MPSRCH_DAGC4_SUM_3RD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22DC)
#define WBBP_MPSRCH_DAGC4_SUM_4TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22E0)
#define WBBP_MPSRCH_DAGC4_SUM_5TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22E4)
#define WBBP_MPSRCH_DAGC4_SUM_6TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22E8)
#define WBBP_MPSRCH_DAGC4_SUM_7TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22EC)
#define WBBP_MPSRCH_DAGC4_SUM_8TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22F0)
#define WBBP_MPSRCH_DAGC4_SUM_9TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x22F4)
#define WBBP_RANT1_SC_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2400)
#define WBBP_RANT1_SC_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2404)
#define WBBP_RANT1_SC_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2408)
#define WBBP_RANT1_SC_MAX_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x240C)
#define WBBP_RANT1_SC_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2410)
#define WBBP_RANT1_SC_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2414)
#define WBBP_RANT1_SC_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2418)
#define WBBP_RANT1_SC_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x241C)
#define WBBP_RANT1_SC_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2420)
#define WBBP_RANT1_SC_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2424)
#define WBBP_RANT1_SC_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2428)
#define WBBP_RANT1_SC_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x242C)
#define WBBP_RANT2_SC_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2430)
#define WBBP_RANT2_SC_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2434)
#define WBBP_RANT2_SC_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2438)
#define WBBP_RANT2_SC_MAX_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x243C)
#define WBBP_RANT2_SC_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2440)
#define WBBP_RANT2_SC_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2444)
#define WBBP_RANT2_SC_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2448)
#define WBBP_RANT2_SC_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x244C)
#define WBBP_RANT2_SC_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2450)
#define WBBP_RANT2_SC_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2454)
#define WBBP_RANT2_SC_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2458)
#define WBBP_RANT2_SC_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x245C)
#define WBBP_SC_ERROR_STEPSIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2460)
#define WBBP_SC_OFFSET_VAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2464)
#define WBBP_MPSRCH_SCPICH_OVSF_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2478)
#define WBBP_MPSRCH_SCPICH_OVSF_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x247C)
#define WBBP_IC_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2484)
#define WBBP_IC_ALPHA_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2488)
#define WBBP_MPSRCH_CKG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x248C)
#define WBBP_SC_ERROR_THRESHOLD0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2490)
#define WBBP_SC_ERROR_THRESHOLD1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2494)
#define WBBP_SC_ERROR_THRESHOLD2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2498)
#define WBBP_SC_ERROR_ALPHA_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x249C)
#define WBBP_SC_DIF_STEP_INTEGRATOR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24A0)
#define WBBP_MPSRCH_EN_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24B0)
#define WBBP_MPSRCH_MODE_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24B4)
#define WBBP_MPSRCH_SCRAM_INIT_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24B8)
#define WBBP_MPSRCH_CPICH_SYNC_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24BC)
#define WBBP_MPSRCH_WIN_OFFSET_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24C0)
#define WBBP_MPSRCH_CORR_PARA_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24C4)
#define WBBP_MPSRCH_RSSI_SUM_10TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24C8)
#define WBBP_MPSRCH_DAGC_SUM_10TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24CC)
#define WBBP_MPSRCH_AAGC_SUM_10TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24D0)
#define WBBP_MPSRCH_DAGC4_SUM_10TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24D4)
#define WBBP_MPSRCH_NOISE10_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24D8)
#define WBBP_MPSRCH_EN_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24E0)
#define WBBP_MPSRCH_MODE_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24E4)
#define WBBP_MPSRCH_SCRAM_INIT_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24E8)
#define WBBP_MPSRCH_CPICH_SYNC_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24EC)
#define WBBP_MPSRCH_WIN_OFFSET_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24F0)
#define WBBP_MPSRCH_CORR_PARA_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24F4)
#define WBBP_MPSRCH_RSSI_SUM_11TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24F8)
#define WBBP_MPSRCH_DAGC_SUM_11TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x24FC)
#define WBBP_MPSRCH_AAGC_SUM_11TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2500)
#define WBBP_MPSRCH_DAGC4_SUM_11TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2504)
#define WBBP_MPSRCH_NOISE11_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2508)
#define WBBP_MPSRCH_EN_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2510)
#define WBBP_MPSRCH_MODE_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2514)
#define WBBP_MPSRCH_SCRAM_INIT_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2518)
#define WBBP_MPSRCH_CPICH_SYNC_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x251C)
#define WBBP_MPSRCH_WIN_OFFSET_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2520)
#define WBBP_MPSRCH_CORR_PARA_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2524)
#define WBBP_MPSRCH_RSSI_SUM_12TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2528)
#define WBBP_MPSRCH_DAGC_SUM_12TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x252C)
#define WBBP_MPSRCH_AAGC_SUM_12TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2530)
#define WBBP_MPSRCH_DAGC4_SUM_12TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2534)
#define WBBP_MPSRCH_NOISE12_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2538)
#define WBBP_MPSRCH_EN_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2540)
#define WBBP_MPSRCH_MODE_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2544)
#define WBBP_MPSRCH_SCRAM_INIT_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2548)
#define WBBP_MPSRCH_CPICH_SYNC_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x254C)
#define WBBP_MPSRCH_WIN_OFFSET_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2550)
#define WBBP_MPSRCH_CORR_PARA_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2554)
#define WBBP_MPSRCH_RSSI_SUM_13TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2558)
#define WBBP_MPSRCH_DAGC_SUM_13TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x255C)
#define WBBP_MPSRCH_AAGC_SUM_13TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2560)
#define WBBP_MPSRCH_DAGC4_SUM_13TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2564)
#define WBBP_MPSRCH_NOISE13_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2568)
#define WBBP_MPSRCH_EN_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2570)
#define WBBP_MPSRCH_MODE_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2574)
#define WBBP_MPSRCH_SCRAM_INIT_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2578)
#define WBBP_MPSRCH_CPICH_SYNC_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x257C)
#define WBBP_MPSRCH_WIN_OFFSET_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2580)
#define WBBP_MPSRCH_CORR_PARA_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2584)
#define WBBP_MPSRCH_RSSI_SUM_14TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2588)
#define WBBP_MPSRCH_DAGC_SUM_14TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x258C)
#define WBBP_MPSRCH_AAGC_SUM_14TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2590)
#define WBBP_MPSRCH_DAGC4_SUM_14TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2594)
#define WBBP_MPSRCH_NOISE14_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2598)
#define WBBP_MPSRCH_SCPICH_OVSF_SC3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x25B4)
#define WBBP_MPSRCH_SCPICH_OVSF_SC4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x25B8)
#define WBBP_IC_34_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x25C0)
#define WBBP_IC_34_ALPHA_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x25D4)
#define WBBP_MC2_RANT1_SC_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2600)
#define WBBP_MC2_RANT1_SC_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2604)
#define WBBP_MC2_RANT1_SC_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2608)
#define WBBP_MC2_RANT1_SC_MAX_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x260C)
#define WBBP_MC2_RANT1_SC_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2610)
#define WBBP_MC2_RANT1_SC_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2614)
#define WBBP_MC2_RANT1_SC_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2618)
#define WBBP_MC2_RANT1_SC_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x261C)
#define WBBP_MC2_RANT1_SC_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2620)
#define WBBP_MC2_RANT1_SC_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2624)
#define WBBP_MC2_RANT1_SC_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2628)
#define WBBP_MC2_RANT1_SC_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x262C)
#define WBBP_MC2_RANT2_SC_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2630)
#define WBBP_MC2_RANT2_SC_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2634)
#define WBBP_MC2_RANT2_SC_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2638)
#define WBBP_MC2_RANT2_SC_MAX_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x263C)
#define WBBP_MC2_RANT2_SC_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2640)
#define WBBP_MC2_RANT2_SC_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2644)
#define WBBP_MC2_RANT2_SC_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2648)
#define WBBP_MC2_RANT2_SC_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x264C)
#define WBBP_MC2_RANT2_SC_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2650)
#define WBBP_MC2_RANT2_SC_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2654)
#define WBBP_MC2_RANT2_SC_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2658)
#define WBBP_MC2_RANT2_SC_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x265C)
#define WBBP_MC2_SC_ERROR_STEPSIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2660)
#define WBBP_MC2_SC_OFFSET_VAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2664)
#define WBBP_MC2_SC_ERROR_THRESHOLD0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2690)
#define WBBP_MC2_SC_ERROR_THRESHOLD1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2694)
#define WBBP_MC2_SC_ERROR_THRESHOLD2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2698)
#define WBBP_MC2_SC_ERROR_ALPHA_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x269C)
#define WBBP_MC2_SC_DIF_STEP_INTEGRATOR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26A0)
#define WBBP_BIG_WIN_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26A4)
#define WBBP_MPSRCH_SCPICH_OVSF_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26A8)
#define WBBP_MPSRCH_SCPICH_OVSF_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26AC)
#define WBBP_MPSRCH_SCPICH_OVSF_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26B0)
#define WBBP_MPSRCH_SCPICH_OVSF_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26B4)
#define WBBP_MPSRCH_SCPICH_OVSF_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26B8)
#define WBBP_MPSRCH_SCPICH_OVSF_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26BC)
#define WBBP_MPSRCH_SCPICH_OVSF_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26C0)
#define WBBP_MPSRCH_SCPICH_OVSF_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26C4)
#define WBBP_MPSRCH_SCPICH_OVSF_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26C8)
#define WBBP_MPSRCH_SCPICH_OVSF_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26CC)
#define WBBP_MPSRCH_SCPICH_OVSF_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26D0)
#define WBBP_MPSRCH_SCPICH_OVSF_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26D4)
#define WBBP_MPSRCH_SCPICH_OVSF_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26D8)
#define WBBP_MPSRCH_FGSEL_CTRL_0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26DC)
#define WBBP_MPSRCH_FGSEL_CTRL_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26E0)
#define WBBP_MPSRCH_FGSEL_CTRL_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26E4)
#define WBBP_MPSRCH_FGSEL_CTRL_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26E8)
#define WBBP_MPSRCH_FGSEL_CTRL_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26EC)
#define WBBP_MPSRCH_FGSEL_CTRL_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26F0)
#define WBBP_MPSRCH_FGSEL_CTRL_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26F4)
#define WBBP_MPSRCH_FGSEL_CTRL_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26F8)
#define WBBP_MPSRCH_FGSEL_CTRL_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x26FC)
#define WBBP_MPSRCH_FGSEL_CTRL_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2700)
#define WBBP_MPSRCH_FGSEL_CTRL_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2704)
#define WBBP_MPSRCH_FGSEL_CTRL_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2708)
#define WBBP_MPSRCH_FGSEL_CTRL_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x270C)
#define WBBP_MPSRCH_FGSEL_CTRL_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2710)
#define WBBP_MPSRCH_FGSEL_CTRL_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2714)
#define WBBP_MEET_GAP_IND_OUT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2718)
#define WBBP_MPSRCH_RPT_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2E00)
#define WBBP_MPSRCH_RPT_RAM_00_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2E20)
#define WBBP_MPSRCH_RPT_RAM_01_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2E40)
#define WBBP_MPSRCH_RPT_RAM_02_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2E60)
#define WBBP_MPSRCH_RPT_RAM_03_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2E80)
#define WBBP_MPSRCH_RPT_RAM_04_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2EA0)
#define WBBP_MPSRCH_RPT_RAM_05_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2EC0)
#define WBBP_MPSRCH_RPT_RAM_06_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2EE0)
#define WBBP_MPSRCH_RPT_RAM_07_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2F00)
#define WBBP_MPSRCH_RPT_RAM_08_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2F20)
#define WBBP_MPSRCH_RPT_RAM_09_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2F40)
#define WBBP_MPSRCH_RPT_RAM_10_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2F60)
#define WBBP_MPSRCH_RPT_RAM_11_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2F80)
#define WBBP_MPSRCH_RPT_RAM_12_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2FA0)
#define WBBP_MPSRCH_RPT_RAM_13_MEMDEPTH (8)
#define WBBP_MPSRCH_RPT_RAM_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2FC0)
#define WBBP_MPSRCH_RPT_RAM_14_MEMDEPTH (8)
#define WBBP_STEP1_FAIL_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3000)
#define WBBP_SCRAM_NUM_INTRA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3004)
#define WBBP_SCRAM_NUM_INTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3008)
#define WBBP_STEP1_THRESHOLD_INTRA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x300C)
#define WBBP_STEP1_THRESHOLD_INTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3010)
#define WBBP_STEP2_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3014)
#define WBBP_STEP3_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3018)
#define WBBP_STEPB_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x301C)
#define WBBP_STEP1_NCORRE_LEN_INTRA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3020)
#define WBBP_STEP1_NCORRE_LEN_INTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3024)
#define WBBP_STEP2_RSDEC_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3028)
#define WBBP_STEP3_NCORRE_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x302C)
#define WBBP_STEP3_CORRE_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3030)
#define WBBP_STEPB_CORRE_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3034)
#define WBBP_INIT_CS_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3038)
#define WBBP_INTRA_CS2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x303C)
#define WBBP_INTRA_CS3_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3040)
#define WBBP_INTER_CS2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3044)
#define WBBP_STEP23_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3048)
#define WBBP_AFC_LCK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x304C)
#define WBBP_STEP1_DATA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3050)
#define WBBP_STEP23_DATA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3054)
#define WBBP_STEP1_INTRA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3058)
#define WBBP_STEP23_INTRA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x305C)
#define WBBP_CS3_VALCNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3060)
#define WBBP_CS2_VALCNT_INTRA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3064)
#define WBBP_CS2_VALCNT_INTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3068)
#define WBBP_CS_CLK_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x306C)
#define WBBP_CS2_FAIL_INTRA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3070)
#define WBBP_CS2_FAIL_INTER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3074)
#define WBBP_STEP1_RAM1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3080)
#define WBBP_STEP1_RAM1_MEMDEPTH (32)
#define WBBP_STEP1_RAM2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3400)
#define WBBP_STEP1_RAM2_MEMDEPTH (32)
#define WBBP_CS2_RAM_INTRA_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3100)
#define WBBP_CS2_RAM_INTRA_00_MEMCH (32)
#define WBBP_CS2_RAM_INTRA_00_MEMADDRINC (2)
#define WBBP_CS2_RAM_INTRA_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3104)
#define WBBP_CS2_RAM_INTRA_01_MEMCH (32)
#define WBBP_CS2_RAM_INTRA_01_MEMADDRINC (2)
#define WBBP_CS2_RAM_INTER_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3200)
#define WBBP_CS2_RAM_INTER_00_MEMCH (32)
#define WBBP_CS2_RAM_INTER_00_MEMADDRINC (2)
#define WBBP_CS2_RAM_INTER_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3204)
#define WBBP_CS2_RAM_INTER_01_MEMCH (32)
#define WBBP_CS2_RAM_INTER_01_MEMADDRINC (2)
#define WBBP_CS3_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3300)
#define WBBP_CS3_RAM_00_MEMCH (32)
#define WBBP_CS3_RAM_00_MEMADDRINC (2)
#define WBBP_CS3_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x3304)
#define WBBP_CS3_RAM_01_MEMCH (32)
#define WBBP_CS3_RAM_01_MEMADDRINC (2)
#define WBBP_FG0_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4000)
#define WBBP_FG1_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4004)
#define WBBP_FG2_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4008)
#define WBBP_FG3_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x400C)
#define WBBP_FG4_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4010)
#define WBBP_FG5_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4014)
#define WBBP_FG6_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4018)
#define WBBP_FG7_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x401C)
#define WBBP_FG8_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4020)
#define WBBP_FG9_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4024)
#define WBBP_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4030)
#define WBBP_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4034)
#define WBBP_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4038)
#define WBBP_FG12_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x403C)
#define WBBP_FG13_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4040)
#define WBBP_FG14_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4044)
#define WBBP_FG_ANT_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4048)
#define WBBP_RL0123_EFD_SLOTFORMAT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4060)
#define WBBP_RL45_EFD_SLOTFORMAT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4068)
#define WBBP_EFD_TPC_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x406C)
#define WBBP_DL_RLS_RL_MASK0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4074)
#define WBBP_DL_RLS_RL_MASK1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4078)
#define WBBP_EDCH_SERV_RL_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4090)
#define WBBP_RGCH_RL_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4094)
#define WBBP_HICH_RL_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4098)
#define WBBP_CH_UD_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x409C)
#define WBBP_FG_UD_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40A0)
#define WBBP_HICH_NOISE_FACTOR01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40A4)
#define WBBP_HICH_NOISE_FACTOR23_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40A8)
#define WBBP_HICH_NOISE_FACTOR45_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40AC)
#define WBBP_RGCH_NOISE_FACTOR01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40B0)
#define WBBP_RGCH_NOISE_FACTOR23_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40B4)
#define WBBP_RGCH_NOISE_FACTOR45_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40B8)
#define WBBP_PRI_WINTOP_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40C0)
#define WBBP_PRI_WINEND_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40C4)
#define WBBP_SOFT_WINTOP_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40C8)
#define WBBP_SOFT_WINEND_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x40CC)
#define WBBP_HI_RLS0_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4100)
#define WBBP_HI_RLS0_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4104)
#define WBBP_HI_RLS1_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4108)
#define WBBP_HI_RLS1_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x410C)
#define WBBP_HI_RLS2_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4110)
#define WBBP_HI_RLS2_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4114)
#define WBBP_HI_RLS3_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4118)
#define WBBP_HI_RLS3_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x411C)
#define WBBP_HI_RLS4_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4120)
#define WBBP_HI_RLS4_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4124)
#define WBBP_HI_RLS5_RPT_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4128)
#define WBBP_HI_RLS5_RPT_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x412C)
#define WBBP_RG_RL0_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4130)
#define WBBP_RG_RL0_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4134)
#define WBBP_RG_RL1_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4138)
#define WBBP_RG_RL1_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x413C)
#define WBBP_RG_RL2_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4140)
#define WBBP_RG_RL2_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4144)
#define WBBP_RG_RL3_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4148)
#define WBBP_RG_RL3_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x414C)
#define WBBP_RG_RL4_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4150)
#define WBBP_RG_RL4_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4154)
#define WBBP_RG_RL5_RPT0_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4158)
#define WBBP_RG_RL5_RPT0_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x415C)
#define WBBP_RG_RL0_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4160)
#define WBBP_RG_RL0_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4164)
#define WBBP_RG_RL1_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4168)
#define WBBP_RG_RL1_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x416C)
#define WBBP_RG_RL2_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4170)
#define WBBP_RG_RL2_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4174)
#define WBBP_RG_RL3_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4178)
#define WBBP_RG_RL3_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x417C)
#define WBBP_RG_RL4_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4180)
#define WBBP_RG_RL4_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4184)
#define WBBP_RG_RL5_RPT1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4188)
#define WBBP_RG_RL5_RPT1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x418C)
#define WBBP_RL0_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4200)
#define WBBP_RL1_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4204)
#define WBBP_RL2_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4208)
#define WBBP_RL3_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x420C)
#define WBBP_RL4_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4210)
#define WBBP_RL5_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4214)
#define WBBP_PICH_CHIPOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4218)
#define WBBP_RL0_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4220)
#define WBBP_RL1_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4224)
#define WBBP_RL2_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4228)
#define WBBP_RL3_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x422C)
#define WBBP_RL4_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4230)
#define WBBP_RL5_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4234)
#define WBBP_RL6_PRI_SCRAM_INI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4238)
#define WBBP_PRI_SCRAM_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4240)
#define WBBP_RL0_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4244)
#define WBBP_RL1_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4248)
#define WBBP_RL2_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x424C)
#define WBBP_RL3_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4250)
#define WBBP_RL4_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4254)
#define WBBP_RL5_SCRAM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4258)
#define WBBP_PRI_RL_INF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x425C)
#define WBBP_PRI_SCRAM_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4260)
#define WBBP_RL0_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4280)
#define WBBP_RL1_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4284)
#define WBBP_RL2_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4288)
#define WBBP_RL3_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x428C)
#define WBBP_RL4_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4290)
#define WBBP_RL5_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4294)
#define WBBP_RL6_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4298)
#define WBBP_SERV_RL_DIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x429C)
#define WBBP_RL_CPI_SCRAM_IND0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x42A0)
#define WBBP_RL_CPI_SCRAM_IND1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x42A4)
#define WBBP_CPI_RL01_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4300)
#define WBBP_CPI_RL23_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4304)
#define WBBP_CPI_RL45_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4308)
#define WBBP_SDFCH_RL01_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4400)
#define WBBP_SDFCH_RL23_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4404)
#define WBBP_SDFCH_RL45_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4408)
#define WBBP_DPCH_SYNC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4410)
#define WBBP_DFCH_INFO_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4414)
#define WBBP_HICH_RL01_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4418)
#define WBBP_HI_MRC_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x441C)
#define WBBP_HICH_RL23_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4420)
#define WBBP_HICH_RL45_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4424)
#define WBBP_HICH_SIG0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4428)
#define WBBP_HICH_SIG1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x442C)
#define WBBP_RGCH_MICH_RL01_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4438)
#define WBBP_RGCH_MICH_RL23_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x443C)
#define WBBP_RGCH_MICH_RL45_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4440)
#define WBBP_RGCH_SIG0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4448)
#define WBBP_RGCH_SIG1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x444C)
#define WBBP_PICH_INFO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4454)
#define WBBP_AICH_INFO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4458)
#define WBBP_AICH_PICH_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4460)
#define WBBP_AGCH_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4474)
#define WBBP_PCCPCH_DEM_RL_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4478)
#define WBBP_CH_DEM_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4480)
#define WBBP_EDCH_TTI_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4484)
#define WBBP_HICH_RL_RLS_NO0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4488)
#define WBBP_HICH_RL_RLS_NO1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x448C)
#define WBBP_VCTXO_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4500)
#define WBBP_VCTXO_INIT_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4504)
#define WBBP_AFC_STATUS_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4508)
#define WBBP_AFC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x450C)
#define WBBP_AFC_COE_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4510)
#define WBBP_AFC_PWM_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4514)
#define WBBP_AFC_STATUS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4518)
#define WBBP_AFC_STATUS_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x451C)
#define WBBP_AFC_LOCK_FRM_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4520)
#define WBBP_AFC_CHANGE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4528)
#define WBBP_AFC_STATUS_TCXO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x452C)
#define WBBP_POWERCTRL_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4550)
#define WBBP_SS_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4554)
#define WBBP_MRC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4558)
#define WBBP_INT_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x455C)
#define WBBP_ALGORITHM_TPC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4560)
#define WBBP_PRE_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4568)
#define WBBP_CLD1_SLOT_DELAY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x456C)
#define WBBP_ML_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4570)
#define WBBP_SIR_TARGET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4574)
#define WBBP_HANDOVER_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4578)
#define WBBP_FG_NOISE_FACTOR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x457C)
#define WBBP_FG_FORCE_LOCK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4580)
#define WBBP_AIGORITHM_STEP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4584)
#define WBBP_PCH_FACH_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4588)
#define WBBP_R99_RXDIV_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x458C)
#define WBBP_AFC_NOISE_FACTOR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4590)
#define WBBP_PC_NOISE_ALPHA_COE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4594)
#define WBBP_TPC_HOLD_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4598)
#define WBBP_CPU_CTRL_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x459C)
#define WBBP_CPU_TPC_CTRL_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x45A0)
#define WBBP_TPC_SOFT_COMPARE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x45A4)
#define WBBP_ADEMOD_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4600)
#define WBBP_AI_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4664)
#define WBBP_PI_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4668)
#define WBBP_SYNC_STATE_REPORT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4684)
#define WBBP_DPCH_PILOTNUM_SLOT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4688)
#define WBBP_DATA_NUM_CM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x468C)
#define WBBP_DATA_NUM_NORMAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4690)
#define WBBP_CTU_RL_DY_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4694)
#define WBBP_AI_SOFT_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4698)
#define WBBP_PI_SOFT_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x469C)
#define WBBP_DPDCH_POWER_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46A0)
#define WBBP_TPC_POWER_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46A4)
#define WBBP_PILOT_POWER_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46A8)
#define WBBP_TPC_REPORT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46AC)
#define WBBP_SCH_SOFT_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46B0)
#define WBBP_PILOT_FRM_REPORT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x46B4)
#define WBBP_FGS_LOCK_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4700)
#define WBBP_FGS_POW_0F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4704)
#define WBBP_FGS_POW_1F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4708)
#define WBBP_FGS_POW_2F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x470C)
#define WBBP_FGS_POW_3F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4710)
#define WBBP_FGS_POW_4F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4714)
#define WBBP_FGS_POW_5F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4718)
#define WBBP_FGS_POW_6F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x471C)
#define WBBP_FGS_POW_7F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4720)
#define WBBP_FGS_POW_8F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4724)
#define WBBP_FGS_POW_9F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4728)
#define WBBP_FGS_POW_12F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4730)
#define WBBP_FGS_POW_13F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4734)
#define WBBP_FGS_POW_14F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4738)
#define WBBP_HIRG_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x473C)
#define WBBP_FGS_NOI_0F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4740)
#define WBBP_FGS_NOI_1F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4744)
#define WBBP_FGS_NOI_2F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4748)
#define WBBP_FGS_NOI_3F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x474C)
#define WBBP_FGS_NOI_4F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4750)
#define WBBP_FGS_NOI_5F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4754)
#define WBBP_FGS_NOI_6F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4758)
#define WBBP_FGS_NOI_7F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x475C)
#define WBBP_FGS_NOI_8F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4760)
#define WBBP_FGS_NOI_9F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4764)
#define WBBP_FGS_NOI_12F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4768)
#define WBBP_FGS_NOI_13F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x476C)
#define WBBP_FGS_NOI_14F_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4770)
#define WBBP_AFC_FG_LOCK_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x47B0)
#define WBBP_TPC_CMD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x47B4)
#define WBBP_RLS_DELAY_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x47B8)
#define WBBP_TPC_OUT_POS_SF4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x47BC)
#define WBBP_EAI_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4800)
#define WBBP_AICH_AS_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4804)
#define WBBP_AICH_SIG_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4808)
#define WBBP_EAI_S_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x480C)
#define WBBP_EAI_SOFT_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4810)
#define WBBP_EAI_HARD_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4814)
#define WBBP_POST_VERIFICATION_FAIL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4818)
#define WBBP_DEM_CLK_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x481C)
#define WBBP_RPT_SLOT_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4820)
#define WBBP_VALID_SLOT_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4824)
#define WBBP_TPC_ERR_BIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4828)
#define WBBP_SLOT_OPEN_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x482C)
#define WBBP_DRX_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4830)
#define WBBP_SCHIC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4834)
#define WBBP_RX1_MAX_FG_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4838)
#define WBBP_RX2_MAX_FG_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x483C)
#define WBBP_RX1_SCHIC_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4840)
#define WBBP_RX2_SCHIC_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4844)
#define WBBP_RAKE_CKG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4850)
#define WBBP_TPC_MRC_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4854)
#define WBBP_ALG2_SOFT_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4858)
#define WBBP_DEM_SYNC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x485C)
#define WBBP_ALG1_SOFT_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4860)
#define WBBP_CPU_CLD_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4864)
#define WBBP_W2_FRAME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4868)
#define WBBP_CPU_FSM_ALG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x486C)
#define WBBP_CPU_SLOT_UD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x4870)
#define WBBP_CTU_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x5000)
#define WBBP_CTU_RAM_MEMDEPTH (128)
#define WBBP_PC_RPT_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6000)
#define WBBP_PC_RPT_RAM_00_MEMCH (15)
#define WBBP_PC_RPT_RAM_00_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6004)
#define WBBP_PC_RPT_RAM_01_MEMCH (15)
#define WBBP_PC_RPT_RAM_01_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6008)
#define WBBP_PC_RPT_RAM_02_MEMCH (15)
#define WBBP_PC_RPT_RAM_02_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x600C)
#define WBBP_PC_RPT_RAM_03_MEMCH (15)
#define WBBP_PC_RPT_RAM_03_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6010)
#define WBBP_PC_RPT_RAM_04_MEMCH (15)
#define WBBP_PC_RPT_RAM_04_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6014)
#define WBBP_PC_RPT_RAM_05_MEMCH (15)
#define WBBP_PC_RPT_RAM_05_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6018)
#define WBBP_PC_RPT_RAM_06_MEMCH (15)
#define WBBP_PC_RPT_RAM_06_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x601C)
#define WBBP_PC_RPT_RAM_07_MEMCH (15)
#define WBBP_PC_RPT_RAM_07_MEMADDRINC (9)
#define WBBP_PC_RPT_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6020)
#define WBBP_PC_RPT_RAM_08_MEMCH (15)
#define WBBP_PC_RPT_RAM_08_MEMADDRINC (9)
#define WBBP_DL_TPC_S0_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x621C)
#define WBBP_DL_TPC_S8_15_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6220)
#define WBBP_UL_TPC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6224)
#define WBBP_UL_FSM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6228)
#define WBBP_DLBUF_CKG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6800)
#define WBBP_PRI_RX1_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8000)
#define WBBP_PRI_RX1_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8004)
#define WBBP_PRI_RX1_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8008)
#define WBBP_PRI_RX1_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x800C)
#define WBBP_PRI_RX1_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8010)
#define WBBP_PRI_RX1_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8014)
#define WBBP_PRI_RX1_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8018)
#define WBBP_PRI_RX1_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x801C)
#define WBBP_PRI_RX2_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8020)
#define WBBP_PRI_RX2_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8024)
#define WBBP_PRI_PRI_RX2_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8028)
#define WBBP_PRI_RX2_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x802C)
#define WBBP_PRI_RX2_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8030)
#define WBBP_PRI_RX2_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8034)
#define WBBP_PRI_RX2_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8038)
#define WBBP_PRI_RX2_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x803C)
#define WBBP_PRI_RX1_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8040)
#define WBBP_PRI_RX1_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8044)
#define WBBP_PRI_RX1_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8048)
#define WBBP_PRI_RX2_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8050)
#define WBBP_PRI_RX2_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8054)
#define WBBP_PRI_RX2_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8058)
#define WBBP_PRI_RX1_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8060)
#define WBBP_PRI_RX2_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8064)
#define WBBP_PRI_WIN_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x806C)
#define WBBP_PRI_WIN_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8070)
#define WBBP_SMTH_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8074)
#define WBBP_STATIC_CH_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8078)
#define WBBP_FGNOI_HS_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80A0)
#define WBBP_NCO_SNR_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80A4)
#define WBBP_NOI_SNR_TH_0IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80A8)
#define WBBP_NOI_CONST_0IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80AC)
#define WBBP_NOI_SNR_TH_1IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80B0)
#define WBBP_NOI_CONST_1IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80B4)
#define WBBP_NOI_SNR_TH_2IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80B8)
#define WBBP_NOI_CONST_2IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80BC)
#define WBBP_NOI_CAL_CFG_0IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80C0)
#define WBBP_NOI_CAL_CFG_1IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80C4)
#define WBBP_NOI_CAL_CFG_2IC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80C8)
#define WBBP_LMMSE_RSV0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80D0)
#define WBBP_LMMSE_RSV1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80D4)
#define WBBP_LMMSE_RSV2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80D8)
#define WBBP_LMMSE_RSV3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80DC)
#define WBBP_PRI_FG_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80FC)
#define WBBP_PRI_SCR_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8100)
#define WBBP_PRI_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8104)
#define WBBP_CH_DEM_EN_LMMSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8108)
#define WBBP_PRI_CODE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x810C)
#define WBBP_SCCH0_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8110)
#define WBBP_SCCH1_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8114)
#define WBBP_SCCH2_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8118)
#define WBBP_SCCH3_OVSF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x811C)
#define WBBP_TX_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8120)
#define WBBP_RX_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8124)
#define WBBP_CQI_PRE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8128)
#define WBBP_CQI_PO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x812C)
#define WBBP_NOI_NCO_SNR_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8130)
#define WBBP_IIR_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8134)
#define WBBP_NOI_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8138)
#define WBBP_NOI_CONSTANT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x813C)
#define WBBP_SNR_COMP_CFG1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8140)
#define WBBP_SNR_ALPHA_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8144)
#define WBBP_PRI_SCHIC_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8148)
#define WBBP_SNR_COMP_CFG2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x814C)
#define WBBP_CQI_SS_CORRECT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8150)
#define WBBP_LLR_PO_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8154)
#define WBBP_PDSCH_LESS_P_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8158)
#define WBBP_PRI_FGNOI_ALPHA_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8160)
#define WBBP_FGNOI_CORR_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8164)
#define WBBP_PRI_NCO_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8178)
#define WBBP_DPA_START_SFN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x817C)
#define WBBP_NOI_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81AC)
#define WBBP_PRI_IOREC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81B0)
#define WBBP_IOREC_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81BC)
#define WBBP_PRI_IOC_NOI_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81C8)
#define WBBP_PRI_IOC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81CC)
#define WBBP_PRI_IOC_CONSTANT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81D0)
#define WBBP_PRI_IOC_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81D4)
#define WBBP_PRI_NCO_RSCP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81E0)
#define WBBP_PRI_IC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81E4)
#define WBBP_PCH_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81E8)
#define WBBP_SPD_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81EC)
#define WBBP_EQUALIZER_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81F0)
#define WBBP_LMMSE_CKG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81F4)
#define WBBP_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81F8)
#define WBBP_PRI_R5_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x81FC)
#define WBBP_LMMSE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82B0)
#define WBBP_LMMSE_IC1_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82B4)
#define WBBP_LMMSE_IC2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82B8)
#define WBBP_R1_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82C0)
#define WBBP_R2_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82C4)
#define WBBP_R3_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82C8)
#define WBBP_R4_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82CC)
#define WBBP_GAP_IND_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82D0)
#define WBBP_VERSION_LMMSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82D4)
#define WBBP_FG_NOI_N11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82F0)
#define WBBP_FG_NOI_N22_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82F4)
#define WBBP_FG_NOI_N12_I_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82F8)
#define WBBP_FG_NOI_N12_Q_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x82FC)
#define WBBP_IC1_RX1_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8400)
#define WBBP_IC1_RX1_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8404)
#define WBBP_IC1_RX1_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8408)
#define WBBP_IC1_RX1_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x840C)
#define WBBP_IC1_RX1_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8410)
#define WBBP_IC1_RX1_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8414)
#define WBBP_IC1_RX1_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8418)
#define WBBP_IC1_RX1_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x841C)
#define WBBP_IC1_RX2_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8420)
#define WBBP_IC1_RX2_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8424)
#define WBBP_IC1_RX2_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8428)
#define WBBP_IC1_RX2_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x842C)
#define WBBP_IC1_RX2_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8430)
#define WBBP_IC1_RX2_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8434)
#define WBBP_IC1_RX2_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8438)
#define WBBP_IC1_RX2_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x843C)
#define WBBP_IC1_RX1_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8440)
#define WBBP_IC1_RX1_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8444)
#define WBBP_IC1_RX1_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8448)
#define WBBP_IC1_RX1_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x844C)
#define WBBP_IC1_RX2_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8450)
#define WBBP_IC1_RX2_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8454)
#define WBBP_IC1_RX2_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8458)
#define WBBP_IC1_RX2_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x845C)
#define WBBP_IC1_WIN_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8460)
#define WBBP_IC1_SCR_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8480)
#define WBBP_IC1_IOREC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8488)
#define WBBP_IC1_IOC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8490)
#define WBBP_IC1_IOC_CONSTANT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8494)
#define WBBP_IC1_IOC_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8498)
#define WBBP_IC1_IOREC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x849C)
#define WBBP_IC1_IOC_NOI_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84A0)
#define WBBP_IC1_IOREC_AMEND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84A4)
#define WBBP_IC1_NCO_RSCP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84D8)
#define WBBP_IC1_NCO_RSCP_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84DC)
#define WBBP_IC1_NCO_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84E4)
#define WBBP_IC1_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84EC)
#define WBBP_IC1_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84F0)
#define WBBP_IC1_IC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84F4)
#define WBBP_IC1_R5_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84F8)
#define WBBP_IC1_FG_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x84FC)
#define WBBP_IC2_RX1_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8500)
#define WBBP_IC2_RX1_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8504)
#define WBBP_IC2_RX1_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8508)
#define WBBP_IC2_RX1_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x850C)
#define WBBP_IC2_RX1_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8510)
#define WBBP_IC2_RX1_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8514)
#define WBBP_IC2_RX1_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8518)
#define WBBP_IC2_RX1_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x851C)
#define WBBP_IC2_RX2_FG0_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8520)
#define WBBP_IC2_RX2_FG1_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8524)
#define WBBP_IC2_RX2_FG2_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8528)
#define WBBP_IC2_RX2_FG3_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x852C)
#define WBBP_IC2_RX2_FG4_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8530)
#define WBBP_IC2_RX2_FG5_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8534)
#define WBBP_IC2_RX2_FG6_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8538)
#define WBBP_IC2_RX2_FG7_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x853C)
#define WBBP_IC2_RX1_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8540)
#define WBBP_IC2_RX1_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8544)
#define WBBP_IC2_RX1_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8548)
#define WBBP_IC2_RX1_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x854C)
#define WBBP_IC2_RX2_FG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8550)
#define WBBP_IC2_RX2_FG_UD_ACUTE_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8554)
#define WBBP_IC2_RX2_FG_UD_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8558)
#define WBBP_IC2_RX2_FGPOW_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x855C)
#define WBBP_IC2_WIN_PST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8560)
#define WBBP_IC2_SCR_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8580)
#define WBBP_IC2_IOREC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8588)
#define WBBP_IC2_IOC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8590)
#define WBBP_IC2_IOC_CONSTANT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8594)
#define WBBP_IC2_IOC_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8598)
#define WBBP_IC2_IOREC_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x859C)
#define WBBP_IC2_IOC_NOI_COEF_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85A0)
#define WBBP_IC2_IOREC_AMEND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85A4)
#define WBBP_IC2_NCO_RSCP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85D8)
#define WBBP_IC2_NCO_RSCP_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85DC)
#define WBBP_IC2_NCO_ALPHA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85E4)
#define WBBP_IC2_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85EC)
#define WBBP_IC2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85F0)
#define WBBP_IC2_IC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85F4)
#define WBBP_IC2_R5_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85F8)
#define WBBP_IC2_FG_PARA_RENEW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x85FC)
#define WBBP_CQI_RAM_NONDUAL00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8800)
#define WBBP_CQI_RAM_NONDUAL01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8804)
#define WBBP_CQI_RAM_NONDUAL02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8808)
#define WBBP_CQI_RAM_NONDUAL03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x880C)
#define WBBP_CQI_RAM_NONDUAL04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8810)
#define WBBP_CQI_RAM_NONDUAL05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8814)
#define WBBP_CQI_RAM_NONDUAL06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8818)
#define WBBP_CQI_RAM_NONDUAL07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x881C)
#define WBBP_CQI_RAM_NONDUAL08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8820)
#define WBBP_CQI_RAM_NONDUAL09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8824)
#define WBBP_CQI_RAM_NONDUAL10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8828)
#define WBBP_CQI_RAM_NONDUAL11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x882C)
#define WBBP_CQI_RAM_NONDUAL12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8830)
#define WBBP_CQI_RAM_NONDUAL13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8834)
#define WBBP_CQI_RAM_NONDUAL14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8838)
#define WBBP_CQI_RAM_NONDUAL15_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x883C)
#define WBBP_CQI_RAM_NONDUAL16_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8840)
#define WBBP_CQI_RAM_NONDUAL17_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8844)
#define WBBP_CQI_RAM_NONDUAL18_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8848)
#define WBBP_CQI_RAM_NONDUAL19_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x884C)
#define WBBP_CQI_RAM_NONDUAL20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8850)
#define WBBP_CQI_RAM_NONDUAL21_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8854)
#define WBBP_CQI_RAM_NONDUAL22_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8858)
#define WBBP_CQI_RAM_NONDUAL23_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x885C)
#define WBBP_CQI_RAM_NONDUAL24_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8860)
#define WBBP_CQI_RAM_NONDUAL25_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8864)
#define WBBP_CQI_RAM_NONDUAL26_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8868)
#define WBBP_CQI_RAM_NONDUAL27_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x886C)
#define WBBP_CQI_RAM_NONDUAL28_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8870)
#define WBBP_PRI_RX1_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8A00)
#define WBBP_PRI_RX1_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_PRI_RX2_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8A20)
#define WBBP_PRI_RX2_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_IC1_RX1_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8A40)
#define WBBP_IC1_RX1_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_IC1_RX2_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8A60)
#define WBBP_IC1_RX2_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_IC2_RX1_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8A80)
#define WBBP_IC2_RX1_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_IC2_RX2_FGPOW_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8AA0)
#define WBBP_IC2_RX2_FGPOW_RPT_RAM_MEMDEPTH (8)
#define WBBP_HSDPA_RPT_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C00)
#define WBBP_HSDPA_RPT_RAM_00_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_00_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C04)
#define WBBP_HSDPA_RPT_RAM_01_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_01_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C08)
#define WBBP_HSDPA_RPT_RAM_02_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_02_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C0C)
#define WBBP_HSDPA_RPT_RAM_03_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_03_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C10)
#define WBBP_HSDPA_RPT_RAM_04_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_04_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C14)
#define WBBP_HSDPA_RPT_RAM_05_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_05_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C18)
#define WBBP_HSDPA_RPT_RAM_06_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_06_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C1C)
#define WBBP_HSDPA_RPT_RAM_07_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_07_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C20)
#define WBBP_HSDPA_RPT_RAM_08_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_08_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C24)
#define WBBP_HSDPA_RPT_RAM_09_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_09_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C28)
#define WBBP_HSDPA_RPT_RAM_10_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_10_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C34)
#define WBBP_HSDPA_RPT_RAM_13_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_13_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C38)
#define WBBP_HSDPA_RPT_RAM_14_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_14_MEMADDRINC (16)
#define WBBP_HSDPA_RPT_RAM_15_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x8C3C)
#define WBBP_HSDPA_RPT_RAM_15_MEMCH (5)
#define WBBP_HSDPA_RPT_RAM_15_MEMADDRINC (16)
#define WBBP_CCTRCH_ESTB_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7700)
#define WBBP_PARA_CFG_READY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7704)
#define WBBP_CCTRCH_ID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7708)
#define WBBP_CCTRCH_TRCH_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x770C)
#define WBBP_TFCI_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7710)
#define WBBP_DPCH_SYNC_ESTB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7714)
#define WBBP_CRC_RPT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7718)
#define WBBP_TURBO_ITER_NUM_R99_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x771C)
#define WBBP_TRCH0_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7720)
#define WBBP_TRCH1_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7724)
#define WBBP_TRCH2_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7728)
#define WBBP_TRCH3_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x772C)
#define WBBP_TRCH4_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7730)
#define WBBP_TRCH5_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7734)
#define WBBP_TRCH6_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7738)
#define WBBP_TRCH7_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x773C)
#define WBBP_TFCI_BER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7740)
#define WBBP_PCCPCH_ESTB_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7744)
#define WBBP_BTFD_SNEND_STEP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7748)
#define WBBP_PCCPCH_SYNC_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x774C)
#define WBBP_HSUPA_UE_ID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7754)
#define WBBP_EAGCH_ESTB_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7758)
#define WBBP_EAGCH_FRAME_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x775C)
#define WBBP_EAGCH_TESTMODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7760)
#define WBBP_BTFD_ERROR_STAT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7764)
#define WBBP_BLER_ENABLE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7768)
#define WBBP_PER_BLER_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x776C)
#define WBBP_PER_BLER_SETTING_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7770)
#define WBBP_PER_BLER_REACH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7774)
#define WBBP_BCH_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7778)
#define WBBP_TRCH0_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x777C)
#define WBBP_TRCH1_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7780)
#define WBBP_TRCH2_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7784)
#define WBBP_TRCH3_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7788)
#define WBBP_TRCH4_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x778C)
#define WBBP_TRCH5_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7790)
#define WBBP_TRCH6_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7794)
#define WBBP_TRCH7_BLER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7798)
#define WBBP_SLI_TRCH1_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x779C)
#define WBBP_SLI_TRCH1_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77A0)
#define WBBP_SLI_TRCH1_TOTAL_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77A4)
#define WBBP_SLI_TRCH1_PEND_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77A8)
#define WBBP_SLI_TRCH1_PEND_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77AC)
#define WBBP_SLI_TRCH2_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77B0)
#define WBBP_SLI_TRCH2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77B4)
#define WBBP_SLI_TRCH2_TOTAL_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77B8)
#define WBBP_SLI_TRCH2_PEND_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77BC)
#define WBBP_SLI_TRCH2_PEND_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77C0)
#define WBBP_SLI_TRCH3_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77C4)
#define WBBP_SLI_TRCH3_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77C8)
#define WBBP_SLI_TRCH3_TOTAL_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77CC)
#define WBBP_SLI_TRCH3_PEND_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77D0)
#define WBBP_SLI_TRCH3_PEND_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77D4)
#define WBBP_SLI_TRCH1_BAD_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77D8)
#define WBBP_SLI_TRCH1_PEND_REACH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77DC)
#define WBBP_SLI_TRCH2_BAD_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77E0)
#define WBBP_SLI_TRCH2_PEND_REACH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77E4)
#define WBBP_SLI_TRCH3_BAD_CRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77E8)
#define WBBP_SLI_TRCH3_PEND_REACH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77EC)
#define WBBP_DL_SYNC_DET_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77F0)
#define WBBP_DL_SYNC_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77F4)
#define WBBP_DL_OUTSYNC_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77F8)
#define WBBP_AG_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x77FC)
#define WBBP_TFCI_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7800)
#define WBBP_TRCH0_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7804)
#define WBBP_TRCH0_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7808)
#define WBBP_TRCH1_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x780C)
#define WBBP_TRCH1_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7810)
#define WBBP_TRCH2_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7814)
#define WBBP_TRCH2_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7818)
#define WBBP_TRCH3_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x781C)
#define WBBP_TRCH3_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7820)
#define WBBP_TRCH4_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7824)
#define WBBP_TRCH4_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7828)
#define WBBP_TRCH5_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x782C)
#define WBBP_TRCH5_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7830)
#define WBBP_TRCH6_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7834)
#define WBBP_TRCH6_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7838)
#define WBBP_TRCH7_BLER_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x783C)
#define WBBP_TRCH7_BLER_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7840)
#define WBBP_DLDEC_R99_CKG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7844)
#define WBBP_EAGCH_COMB_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7848)
#define WBBP_DEC_BUSY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7868)
#define WBBP_PCCPCH_STATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x786C)
#define WBBP_CCTRCH_STATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7870)
#define WBBP_TRCH_VTB_STATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7874)
#define WBBP_TRCH_TB_STATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7878)
#define WBBP_PCCPCH_SYNC_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x787C)
#define WBBP_AG_RPT0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7880)
#define WBBP_AG_RPT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7884)
#define WBBP_AG_RPT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7888)
#define WBBP_TRCH01_10MS_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x788C)
#define WBBP_TRCH23_10MS_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7890)
#define WBBP_TRCH45_10MS_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7894)
#define WBBP_TRCH67_10MS_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7898)
#define WBBP_TRCH0_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x789C)
#define WBBP_TRCH1_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78A0)
#define WBBP_TRCH2_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78A4)
#define WBBP_TRCH3_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78A8)
#define WBBP_TRCH4_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78AC)
#define WBBP_TRCH5_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78B0)
#define WBBP_TRCH6_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78B4)
#define WBBP_TRCH7_10MS_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78B8)
#define WBBP_TURBO_SCALE_1_4_R99_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78BC)
#define WBBP_TURBO_SCALE_5_8_R99_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78C0)
#define WBBP_TURBO_SCALE_9_12_R99_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78C4)
#define WBBP_TURBO_SCALE_13_16_R99_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78C8)
#define WBBP_TURBO_COCUR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78CC)
#define WBBP_TD_CODE_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FC0)
#define WBBP_TD_TB_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FC4)
#define WBBP_TD_CB_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FC8)
#define WBBP_TD_CRC_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FCC)
#define WBBP_TD_EN_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FD0)
#define WBBP_TD_CB_ID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FD4)
#define WBBP_TD_VTB_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FD8)
#define WBBP_VTB_U_TDS_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FDC)
#define WBBP_TD_CRC_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FF0)
#define WBBP_TD_CBS_ERR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FF4)
#define WBBP_TD_VTB_WATCHDOG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7FF8)
#define WBBP_TURBO_ITER_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x901C)
#define WBBP_ITER_CRC_SERIAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9020)
#define WBBP_LESS_JUDGE_NODEB_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9024)
#define WBBP_HSDPA_ESTB_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9070)
#define WBBP_HSDPA_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9074)
#define WBBP_HSDPA_UE_ID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9078)
#define WBBP_HSD_POWER_OPT_ITER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x907C)
#define WBBP_VERSION_DLDEC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9088)
#define WBBP_HARQ_COMPRESS_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x908C)
#define WBBP_HSD_HAP0_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9090)
#define WBBP_HSD_HAP1_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9094)
#define WBBP_HSD_HAP2_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9098)
#define WBBP_HSD_HAP3_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x909C)
#define WBBP_HSD_HAP4_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x90A0)
#define WBBP_HSD_HAP5_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x90A4)
#define WBBP_HSD_HAP6_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x90A8)
#define WBBP_HSD_HAP7_BUF_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x90AC)
#define WBBP_HSD_RPT_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9154)
#define WBBP_CT_FALG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9158)
#define WBBP_TURBO_SCALE_1_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FC)
#define WBBP_TURBO_SCALE_5_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9214)
#define WBBP_TURBO_SCALE_9_12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9218)
#define WBBP_TURBO_SCALE_13_16_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x921C)
#define WBBP_SUBFRAME_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9228)
#define WBBP_SUBFRAME_DRX_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x922C)
#define WBBP_HSD_ABNORMAL_FRM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9230)
#define WBBP_HSD_IR_BUFFER_RESET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x923C)
#define WBBP_HSD_DETECT_RPT_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9240)
#define WBBP_HSD_DETECT_RPT_OK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9244)
#define WBBP_HSD_CRC_RPT_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9248)
#define WBBP_HSD_INIT_TX_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x924C)
#define WBBP_HSD_INIT_TX_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9250)
#define WBBP_HSD_RETRAN_TX_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9254)
#define WBBP_HSD_RETRAN_TX_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9258)
#define WBBP_HSDPA_BLER_ENABLE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x925C)
#define WBBP_BCCH_UEID_PRI_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A0)
#define WBBP_MAC_EHS_CNT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A4)
#define WBBP_MAC_EHS_CNT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A8)
#define WBBP_MAC_EHS_CNT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92AC)
#define WBBP_HSSCCH_LESS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92B0)
#define WBBP_TB_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92B4)
#define WBBP_TB_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92B8)
#define WBBP_HS_O_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92BC)
#define WBBP_HS_P_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92C0)
#define WBBP_BCCH_UE_ID_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92C4)
#define WBBP_HSDPA_PCH_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92C8)
#define WBBP_PCCH_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92CC)
#define WBBP_PCCH_RESULT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92D0)
#define WBBP_HSD_BIT_ORDER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92D4)
#define WBBP_HSD_DTX_DRX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92D8)
#define WBBP_HSD_DCDPA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92DC)
#define WBBP_HSD_ORDER_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9300)
#define WBBP_TSN_FIELD_EXT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9304)
#define WBBP_AVE_SEC_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9328)
#define WBBP_HSD_ORDER_TTI_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x932C)
#define WBBP_DLDEC_SCCH_TTI_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9334)
#define WBBP_DLDEC_SCCH_DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9338)
#define WBBP_HSD_ABNORM_FRM_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x933C)
#define WBBP_HSD_ACK_4_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x936C)
#define WBBP_HSD_ACK_0_3_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9370)
#define WBBP_SCCH_RESULT_4_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9374)
#define WBBP_SCCH_RESULT_0_3_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9378)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x937C)
#define WBBP_CPC_DC_ORDER_TYPE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9380)
#define WBBP_SNR_16QAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9384)
#define WBBP_RSHIFT_QPSK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9388)
#define WBBP_RSHIFT_16QAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x938C)
#define WBBP_RSHIFT_64QAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9390)
#define WBBP_SNR1_64QAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9394)
#define WBBP_SNR2_64QAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9398)
#define WBBP_BBPMST_MODE_HARQ_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x93FC)
#define WBBP_BBPMST_MODE_FG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9400)
#define WBBP_BBPMST_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9404)
#define WBBP_HEAD_BUFFER_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9408)
#define WBBP_HEAD_BUFFER_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x940C)
#define WBBP_DATA_BUFFER_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9410)
#define WBBP_DATA_BUFFER_SIZE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9414)
#define WBBP_HSD_RPT_WATERLINE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9418)
#define WBBP_HSD_RPT_ALARMLINE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x941C)
#define WBBP_HSD_RPT_OVERTIME_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9420)
#define WBBP_HSD_RPT_SUB_PULSE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9424)
#define WBBP_HSD_RPT_SUB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9428)
#define WBBP_HSD_RPT_TB_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x942C)
#define WBBP_HEAD_BUFFER_WR_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9430)
#define WBBP_HSD_RPT_TB_WR_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9434)
#define WBBP_HSD_RPT_TB_RD_TOTAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9438)
#define WBBP_HSD_HAP0_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x943C)
#define WBBP_HSD_HAP1_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9440)
#define WBBP_HSD_HAP2_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9444)
#define WBBP_HSD_HAP3_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9448)
#define WBBP_HSD_HAP4_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x944C)
#define WBBP_HSD_HAP5_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9450)
#define WBBP_HSD_HAP6_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9454)
#define WBBP_HSD_HAP7_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9458)
#define WBBP_RAW_BUFFER_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x945C)
#define WBBP_HSD_RPT_TB_CNT_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9460)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9464)
#define WBBP_LESS_HAP0_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9468)
#define WBBP_LESS_HAP1_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x946C)
#define WBBP_LESS_HAP2_BUF_BASE_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9470)
#define WBBP_DLDEC_OVERTIME_VALUE_SC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9474)
#define WBBP_DLDEC_OVERTIME_VALUE_DC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9478)
#define WBBP_BBPMST_BURST_INIT_ADDR0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x947C)
#define WBBP_BBPMST_BURST_BEAT0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9480)
#define WBBP_BBPMST_BURST_INIT_ADDR1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9484)
#define WBBP_BBPMST_BURST_BEAT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9488)
#define WBBP_BBPMST_BURST_INIT_ADDR2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x948C)
#define WBBP_BBPMST_BURST_BEAT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9490)
#define WBBP_BBPMST_BURST_INIT_ADDR3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9494)
#define WBBP_BBPMST_BURST_BEAT3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9498)
#define WBBP_HSD_CTRL_BBPMST_STATUS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x949C)
#define WBBP_HEAD_BUFFER_OFFSET_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x94A0)
#define WBBP_DATA_BUFFER_OFFSET_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x94A4)
#define WBBP_HSD_RPT_TB_CNT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x94A8)
#define WBBP_DLDEC_HSD_CKG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9220)
#define WBBP_VIRAGE_RM_CTRL_W3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9234)
#define WBBP_DLDEC_SYS_RST_CON_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9238)
#define WBBP_DLDEC_IMI_RST_CON_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9260)
#define WBBP_PDU_LCH_CFG_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9600)
#define WBBP_PDU_LCH_CFG_RAM_MEMDEPTH (36)
#define WBBP_DPA_PCELL_RPT_HEAD_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xA000)
#define WBBP_DPA_PCELL_RPT_HEAD_RAM_MEMDEPTH (24)
#define WBBP_DPA_SCELL_RPT_HEAD_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2A000)
#define WBBP_DPA_SCELL_RPT_HEAD_RAM_MEMDEPTH (16)
#define WBBP_DPA_RPT_DATA_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1A000)
#define WBBP_DPA_RPT_DATA_RAM_MEMDEPTH (2048)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9700)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9704)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9708)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x970C)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9710)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9714)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9718)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x971C)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9720)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_08_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_08_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9724)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_09_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_09_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9728)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x972C)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29700)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29704)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29708)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2970C)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29710)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29714)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29718)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2971C)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29720)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_08_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_08_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29724)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_09_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_09_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x29728)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_MEMADDRINC (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x2972C)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_MEMCH (5)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_MEMADDRINC (12)
#define WBBP_R99_CFG_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7000)
#define WBBP_R99_CFG_RAM_MEMDEPTH (448)
#define WBBP_VTB_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7900)
#define WBBP_VTB_RPT_RAM_MEMDEPTH (112)
#define WBBP_R99_TURBO_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7B00)
#define WBBP_R99_TURBO_RPT_RAM_MEMDEPTH (280)
#define WBBP_UL_CM_GAP_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC030)
#define WBBP_UL_DPDCH_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC034)
#define WBBP_GAIN_FACTOR_EDCH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC038)
#define WBBP_GAIN_INDEX_EDCH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC03C)
#define WBBP_GAIN_FACTOR_HS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC040)
#define WBBP_PREAM_MESS_POW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC044)
#define WBBP_SLOT_FORMAT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC048)
#define WBBP_SCRAM_CODE_INIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC04C)
#define WBBP_ULMOD_TFCI_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC050)
#define WBBP_EDPCCH_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC054)
#define WBBP_FBI_BIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC058)
#define WBBP_TPC_BIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC05C)
#define WBBP_GAIN_FACTOR_DCH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC060)
#define WBBP_POWER_PREAMBEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC064)
#define WBBP_ULMOD_RACH_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC068)
#define WBBP_SIG_SUBCH_SET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC06C)
#define WBBP_HSDPA_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC070)
#define WBBP_HSDPCCH_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC074)
#define WBBP_HS_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC078)
#define WBBP_ULMOD_COM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC07C)
#define WBBP_ULMOD_SCRAM_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC080)
#define WBBP_ULMOD_TEST_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC084)
#define WBBP_RACH_RESULT_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC08C)
#define WBBP_MAX_POWER_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC090)
#define WBBP_PC_TX_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0A4)
#define WBBP_PC_UL_OPEN_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0A8)
#define WBBP_PD_BACK_VAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0AC)
#define WBBP_RACH_ESTB_RF_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0C0)
#define WBBP_GAIN_POW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0C8)
#define WBBP_M_DA_FULL_SCALE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0CC)
#define WBBP_RACH_SLOT_SEL_RAND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0E4)
#define WBBP_POW_GAP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0F0)
#define WBBP_MPR_EN_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0F4)
#define WBBP_MPR_INDEX_1_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0F8)
#define WBBP_MPR_INDEX_2_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC0FC)
#define WBBP_MPR_INDEX_3_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC100)
#define WBBP_MPR_INDEX_4_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC104)
#define WBBP_MPR_INDEX_5_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC108)
#define WBBP_MPR_INDEX_6_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC10C)
#define WBBP_MPR_INDEX_7_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC110)
#define WBBP_PRACH_RETRAN_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC12C)
#define WBBP_ACK_STA_PERIOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1B0)
#define WBBP_ACK_NACK_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1B4)
#define WBBP_HSDPCCH_POW_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1B8)
#define WBBP_ULPOWER_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1BC)
#define WBBP_DPCCH_RPT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1D0)
#define WBBP_MPR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1D4)
#define WBBP_MPR_INDEX_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1D8)
#define WBBP_MPR_INDEX_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1DC)
#define WBBP_MPR_INDEX_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1E0)
#define WBBP_MPR_INDEX_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1E4)
#define WBBP_MPR_INDEX_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1E8)
#define WBBP_MPR_INDEX_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1EC)
#define WBBP_MPR_INDEX_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1F0)
#define WBBP_POWER_HOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC1F4)
#define WBBP_DTX_DRX_STATUS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA00)
#define WBBP_DTX_DRX_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA04)
#define WBBP_DTX_CYCLE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA08)
#define WBBP_INACTIVE_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA0C)
#define WBBP_PREAMBLE_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA10)
#define WBBP_DPCCH_BURST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA14)
#define WBBP_CQI_MOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA18)
#define WBBP_EDCH_PRE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA1C)
#define WBBP_HSDPCCH_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA20)
#define WBBP_CQI_DTX_TIMER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA2C)
#define WBBP_BED_REDUCED_MIN_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA30)
#define WBBP_CPC_STATUS_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA28)
#define WBBP_DPCCH_DTX_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA34)
#define WBBP_BED_REDUCED_TEST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA40)
#define WBBP_GAIN_FACTOR_INC_HS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA48)
#define WBBP_UL_E_CELL_FACH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA5C)
#define WBBP_DC_HSDPA_STA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA68)
#define WBBP_DCDPA_STATUS_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA70)
#define WBBP_CQI_PARA_RECFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA78)
#define WBBP_CQI_PRIORIYT_HIGH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCA7C)
#define WBBP_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCAE4)
#define WBBP_DSP_VBIAS_CONFIG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCAEC)
#define WBBP_DS_MP_ACK_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB68)
#define WBBP_DS_MP_NACK_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB6C)
#define WBBP_ULMOD_ACK_STA_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB78)
#define WBBP_DSP_P_CQI_PCI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB94)
#define WBBP_DSP_S_CQI_PCI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB98)
#define WBBP_DSP_SNGL_STRM_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCB9C)
#define WBBP_DSP_HSDPCCH_TX_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBA4)
#define WBBP_PC_DPCCH_TX_POWER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBE0)
#define WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBE4)
#define WBBP_D_MPR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBE8)
#define WBBP_D_MPR_INDEX_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBEC)
#define WBBP_D_MPR_INDEX_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBF0)
#define WBBP_D_MPR_INDEX_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBF4)
#define WBBP_D_MPR_INDEX_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBF8)
#define WBBP_D_MPR_INDEX_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCBFC)
#define WBBP_D_MPR_INDEX_6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC00)
#define WBBP_D_MPR_INDEX_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC04)
#define WBBP_D_MPR_INDEX_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC08)
#define WBBP_D_MPR_INDEX_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC0C)
#define WBBP_D_MPR_INDEX_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC10)
#define WBBP_D_MPR_INDEX_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC14)
#define WBBP_MPR_INDEX_8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC18)
#define WBBP_MPR_INDEX_9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC1C)
#define WBBP_MPR_INDEX_10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC20)
#define WBBP_MPR_INDEX_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC24)
#define WBBP_MPR_INDEX_8_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC28)
#define WBBP_MPR_INDEX_9_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC2C)
#define WBBP_MPR_INDEX_10_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC30)
#define WBBP_MPR_INDEX_11_PD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC34)
#define WBBP_MPR_INDEX_1_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC38)
#define WBBP_MPR_INDEX_2_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC3C)
#define WBBP_MPR_INDEX_3_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC40)
#define WBBP_MPR_INDEX_4_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC44)
#define WBBP_MPR_INDEX_5_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC48)
#define WBBP_MPR_INDEX_6_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC4C)
#define WBBP_MPR_INDEX_7_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC50)
#define WBBP_MPR_INDEX_8_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC54)
#define WBBP_MPR_INDEX_9_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC58)
#define WBBP_MPR_INDEX_10_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC5C)
#define WBBP_MPR_INDEX_11_APT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC60)
#define WBBP_APT_MPR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCC64)
#define WBBP_SIG_SLOT_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC130)
#define WBBP_SIG_SLOT_RPT_RAM_MEMDEPTH (16)
#define WBBP_GAIN_REDUCE_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC170)
#define WBBP_GAIN_REDUCE_RPT_RAM_MEMDEPTH (15)
#define WBBP_DPCCH_POWER_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC200)
#define WBBP_DPCCH_POWER_RPT_RAM_MEMDEPTH (15)
#define WBBP_HSDPCCH_RPT_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xCAF0)
#define WBBP_HSDPCCH_RPT_REG_MEMDEPTH (5)
#define WBBP_D_MPR_OUT_RPT_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC240)
#define WBBP_D_MPR_OUT_RPT_RAM_MEMDEPTH (15)
#define WBBP_HSUPA_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC000)
#define WBBP_UL_RACH_ESTB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC004)
#define WBBP_UL_DCH_ESTB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC008)
#define WBBP_UL_EDCH_ESTB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC00C)
#define WBBP_UL_DCH_CFG_READY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC010)
#define WBBP_UL_EDCH_CFG_READY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC014)
#define WBBP_DCH_TRCH_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC018)
#define WBBP_BIT_ORDER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC01C)
#define WBBP_EDCH_CODE_PARA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC020)
#define WBBP_PCH_BIT_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC024)
#define WBBP_UL_RACH_MES_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC028)
#define WBBP_ULCODE_BUSY_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xC02C)
#define WBBP_ULCODE_AUTO_CKG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE08)
#define WBBP_ULCODE_DSP_DCH_RADDR1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE10)
#define WBBP_ULCODE_DSP_DCH_RADDR2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE14)
#define WBBP_ULCODE_DSP_DCH_RADDR3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE18)
#define WBBP_ULCODE_DSP_DCH_RADDR4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE1C)
#define WBBP_ULCODE_DSP_EDCH_RADDR1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE20)
#define WBBP_ULCODE_DSP_EDCH_RADDR2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE24)
#define WBBP_ULCODE_DSP_EDCH_RADDR3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE28)
#define WBBP_ULCODE_DSP_EDCH_RADDR4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE2C)
#define WBBP_ULCODE_DSP_DCH_DATA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE30)
#define WBBP_ULCODE_DSP_DCH_DATA2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE34)
#define WBBP_ULCODE_DSP_DCH_DATA3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE38)
#define WBBP_ULCODE_DSP_DCH_DATA4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE3C)
#define WBBP_ULCODE_DSP_EDCH_DATA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE40)
#define WBBP_ULCODE_DSP_EDCH_DATA2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE44)
#define WBBP_ULCODE_DSP_EDCH_DATA3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE48)
#define WBBP_ULCODE_DSP_EDCH_DATA4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE4C)
#define WBBP_UPACC_INT_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE50)
#define WBBP_UPACC_ERROR_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE54)
#define WBBP_UPACC_ERROR_FLAG_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE58)
#define WBBP_DCH_CODE_ERROR_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE5C)
#define WBBP_EDCH_CODE_ERROR_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEE60)
#define WBBP_ULCODE_DCH_DATA_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xD000)
#define WBBP_ULCODE_DCH_DATA_RAM_MEMDEPTH (960)
#define WBBP_ULCODE_EDCH_DATA_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xDF00)
#define WBBP_ULCODE_EDCH_DATA_RAM_MEMDEPTH (720)
#define WBBP_ULCODE_PARA_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC00)
#define WBBP_ULCODE_PARA_RAM_00_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_00_MEMADDRINC (4)
#define WBBP_ULCODE_PARA_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC04)
#define WBBP_ULCODE_PARA_RAM_01_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_01_MEMADDRINC (4)
#define WBBP_ULCODE_PARA_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC08)
#define WBBP_ULCODE_PARA_RAM_02_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_02_MEMADDRINC (8)
#define WBBP_ULCODE_PARA_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC0C)
#define WBBP_ULCODE_PARA_RAM_03_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_03_MEMADDRINC (8)
#define WBBP_ULCODE_PARA_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC10)
#define WBBP_ULCODE_PARA_RAM_04_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_04_MEMADDRINC (8)
#define WBBP_ULCODE_PARA_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC14)
#define WBBP_ULCODE_PARA_RAM_05_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_05_MEMADDRINC (8)
#define WBBP_ULCODE_PARA_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC18)
#define WBBP_ULCODE_PARA_RAM_06_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_06_MEMADDRINC (8)
#define WBBP_ULCODE_PARA_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xEC1C)
#define WBBP_ULCODE_PARA_RAM_07_MEMCH (8)
#define WBBP_ULCODE_PARA_RAM_07_MEMADDRINC (8)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED00)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED04)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED08)
#define WBBP_ULCODE_EDCH_PARA_RAM_03_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED0C)
#define WBBP_ULCODE_EDCH_PARA_RAM_04_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED10)
#define WBBP_ULCODE_EDCH_PARA_RAM_05_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED14)
#define WBBP_ULCODE_EDCH_PARA_RAM_06_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED18)
#define WBBP_ULCODE_EDCH_PARA_RAM_07_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED1C)
#define WBBP_ULCODE_EDCH_PARA_RAM_08_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED20)
#define WBBP_ULCODE_EDCH_PARA_RAM_09_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0xED24)
#define WBBP_AFC_THERM_COM_NV_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x600)
#define WBBP_AFC1_THERM_COM_NV_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x604)
#define WBBP_RFIC0_SSI_AFC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x608)
#define WBBP_RFIC1_SSI_AFC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x60C)
#define WBBP_RF_SSI_AGC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x610)
#define WBBP_RFIC0_TCVR_ON_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x614)
#define WBBP_RFIC1_TCVR_ON_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x61C)
#define WBBP_RFIC0_SSI_WR_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x624)
#define WBBP_RFIC1_SSI_WR_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x628)
#define WBBP_RFIC0_SSI_WRONE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x62C)
#define WBBP_RFIC0_SSI_WR_CFG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x634)
#define WBBP_RFIC1_SSI_WR_CFG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x638)
#define WBBP_RFIC0_SSI_RD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x63C)
#define WBBP_W_RF_SSI_RD_0DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x640)
#define WBBP_W_RF_SSI_RD_1DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x644)
#define WBBP_W_RF_SSI_RD_2DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x648)
#define WBBP_W_RF_SSI_RD_3DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x64C)
#define WBBP_W_RF_SSI_RD_4DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x650)
#define WBBP_W_RF_SSI_RD_5DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x654)
#define WBBP_W_RF_SSI_RD_6DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x658)
#define WBBP_W_RF_SSI_RD_7DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x65C)
#define WBBP_W_RF_SSI_CLR_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x660)
#define WBBP_MIPI0_CMD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x690)
#define WBBP_MIPI0_WPAEN_OPEN_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x69C)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6A0)
#define WBBP_MIPI0_WPAMODEH_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6A4)
#define WBBP_MIPI0_WPAMODEM_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6A8)
#define WBBP_MIPI0_WPAMODEL_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6AC)
#define WBBP_MIPI0_EN_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6B0)
#define WBBP_MIPI0_ANT_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6B4)
#define WBBP_MIPI1_CMD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6B8)
#define WBBP_MIPI1_EN_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6BC)
#define WBBP_MIPI1_ANT_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6C0)
#define WBBP_MIPI_HW_REQ_EN_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6C4)
#define WBBP_PA_MODE_INIT_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6C8)
#define WBBP_ABB_RX01_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6CC)
#define WBBP_PA_EN_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6D0)
#define WBBP_PA_MODE_HIGH_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6D4)
#define WBBP_PA_MODE_MID_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6D8)
#define WBBP_PA_MODE_LOW_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6DC)
#define WBBP_ANT0_FIX_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6E0)
#define WBBP_ANT0_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6E4)
#define WBBP_ANT1_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6E8)
#define WBBP_PMU_AUXDAC_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6EC)
#define WBBP_RFIC0_PD_WIDTH_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6F0)
#define WBBP_RFIC0_PD_OPEN_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6F4)
#define WBBP_RFIC0_PD_CLOSE_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6F8)
#define WBBP_RFIC0_PD_RD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x6FC)
#define WBBP_CPC_DRX_FE_ON_0REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x704)
#define WBBP_CPC_DRX_FE_OFF_0REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x748)
#define WBBP_CPC_DTX_RF_LOWPOW_NEG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x768)
#define WBBP_CPC_DTX_RF_LOWPOW_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x76C)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x78C)
#define WBBP_CPU_STOP_BBP_SSI_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x790)
#define WBBP_W_RF_SSI_DBG_REG0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x794)
#define WBBP_W_RF_SSI_DBG_REG1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x798)
#define WBBP_W_MIPI_DBG_REG0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x79C)
#define WBBP_W_MIPI_DBG_REG1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7A0)
#define WBBP_CPU_TX_SWC_MIPI_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7D4)
#define WBBP_CPU_TX_SWC_GPIO_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7D8)
#define WBBP_CPU_TX_SWD_GPIO_FW_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7DC)
#define WBBP_CPU_TX_SWD_GPIO_RV_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7E0)
#define WBBP_CPU_W_AUXDAC_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x7E4)
#define WBBP_CPU_W_FE_CTRL_CTU_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x800)
#define WBBP_CPU_FE2IDLE_RF_SSI_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x804)
#define WBBP_CPU_MASTER_FE2IDLE_RF_SSI_WORD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x808)
#define WBBP_CPU_SLAVE_FE2IDLE_RF_SSI_WORD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x80C)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x810)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x814)
#define WBBP_CPU_FE2IDLE_ABB_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x818)
#define WBBP_W_RFIC0_SSI_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x400)
#define WBBP_W_RFIC0_SSI_RAM_MEMDEPTH (32)
#define WBBP_W_RFIC1_SSI_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x500)
#define WBBP_W_RFIC1_SSI_RAM_MEMDEPTH (32)
#define WBBP_W_MIPI_SSI_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x300)
#define WBBP_W_MIPI_SSI_RAM_MEMDEPTH (64)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91200)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91204)
#define WBBP_S1_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91208)
#define WBBP_S2_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9120C)
#define WBBP_S3_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91210)
#define WBBP_S4_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91214)
#define WBBP_S5_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9121C)
#define WBBP_S1_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91220)
#define WBBP_S2_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91224)
#define WBBP_S3_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91228)
#define WBBP_S4_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9122C)
#define WBBP_S5_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91230)
#define WBBP_DC_OFFSET_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91234)
#define WBBP_DC_OFFSET_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91238)
#define WBBP_DC_OFFSET_SHIFT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9123C)
#define WBBP_DC_OFFSET_SHIFT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91240)
#define WBBP_WAGC_FILTER_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91264)
#define WBBP_WAGC_SAT_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91268)
#define WBBP_WAGC_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9126C)
#define WBBP_DAGC_4BIT_FILTER_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91270)
#define WBBP_WAGC_DCR_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91274)
#define WBBP_WAGC_DCR_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91278)
#define WBBP_IQ_AK_PK_SEL_ANT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9127C)
#define WBBP_IQ_AK_PK_ANT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91280)
#define WBBP_IQ_AK_PK_SEL_ANT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91294)
#define WBBP_IQ_AK_PK_ANT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91298)
#define WBBP_AGC_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9129C)
#define WBBP_AGC_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x912A0)
#define WBBP_IQ_MIS_ADJUST_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x912AC)
#define WBBP_IQ_MIS_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x912B4)
#define WBBP_DBG_AGC_DATA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x912DC)
#define WBBP_WAGC_SWITCH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91400)
#define WBBP_INIT_AGC_CFG_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91404)
#define WBBP_INIT_AGC_CFG_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91408)
#define WBBP_INTER_AGC_CFG_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9140C)
#define WBBP_INTER_AGC_CFG_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91410)
#define WBBP_INIT_AGC_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91414)
#define WBBP_INIT_AGC_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91418)
#define WBBP_AAGC_RSSI_8S_INC_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9141C)
#define WBBP_AAGC_RSSI_8S_DEC_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91420)
#define WBBP_RF_8S_GAIN_S12_INTRA_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91424)
#define WBBP_RF_8S_GAIN_S34_INTRA_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91428)
#define WBBP_S1_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9142C)
#define WBBP_S2_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91430)
#define WBBP_S3_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91434)
#define WBBP_S4_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91438)
#define WBBP_S5_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9143C)
#define WBBP_CHANNEL_FIX_DIG_GAIN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91440)
#define WBBP_AAGC_CTRL_TEST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91444)
#define WBBP_AAGC_GAIN_DELAY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91448)
#define WBBP_S1_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9144C)
#define WBBP_S2_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91450)
#define WBBP_S3_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91454)
#define WBBP_S4_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91458)
#define WBBP_S5_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9145C)
#define WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91460)
#define WBBP_RF_8S_GAIN_S23_INTRA_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91464)
#define WBBP_RF_8S_GAIN_S45_INTRA_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91468)
#define WBBP_RF_8S_GAIN_S12_INTER_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9146C)
#define WBBP_RF_8S_GAIN_S34_INTER_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91470)
#define WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91474)
#define WBBP_BLOCK_DETECT_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91478)
#define WBBP_BLOCK_LPF_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91480)
#define WBBP_BLOCK_HYS_SLOT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91484)
#define WBBP_BLOCK_GEN_TH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91488)
#define WBBP_BLOCK_DIS_LTH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9148C)
#define WBBP_BLOCK_DIS_HTH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91490)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914AC)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914B0)
#define WBBP_S6_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914B4)
#define WBBP_S7_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914B8)
#define WBBP_S8_8S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914BC)
#define WBBP_S6_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914C0)
#define WBBP_S7_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914C4)
#define WBBP_S8_8S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914C8)
#define WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914CC)
#define WBBP_RF_8S_GAIN_S8_INTER_AT1_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914D0)
#define WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914D4)
#define WBBP_RF_8S_GAIN_S8_INTER_AT2_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914D8)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914DC)
#define WBBP_BLOCK_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914E0)
#define WBBP_BLOCK_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914E4)
#define WBBP_RF_8S_GAIN_S23_INTER_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914E8)
#define WBBP_RF_8S_GAIN_S45_INTER_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914EC)
#define WBBP_RF_8S_GAIN_S8_INTRA_AT1_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914F0)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914F4)
#define WBBP_RF_8S_GAIN_S8_INTRA_AT2_A20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914F8)
#define WBBP_RF_GAIN_CFG_FREQ_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x914FC)
#define WBBP_RF_5S_S1_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91500)
#define WBBP_RF_5S_S2_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91504)
#define WBBP_RF_5S_S3_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91508)
#define WBBP_RF_5S_S4_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9150C)
#define WBBP_RF_5S_S5_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91510)
#define WBBP_RF_5S_S6_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91514)
#define WBBP_RF_5S_S7_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91518)
#define WBBP_RF_5S_S8_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9151C)
#define WBBP_RF_5S_S1_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91520)
#define WBBP_RF_5S_S2_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91524)
#define WBBP_RF_5S_S3_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91528)
#define WBBP_RF_5S_S4_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9152C)
#define WBBP_RF_5S_S5_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91530)
#define WBBP_RF_5S_S6_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91534)
#define WBBP_RF_5S_S7_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91538)
#define WBBP_RF_5S_S8_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9153C)
#define WBBP_RF_8S_S1_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91540)
#define WBBP_RF_8S_S2_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91544)
#define WBBP_RF_8S_S3_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91548)
#define WBBP_RF_8S_S4_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9154C)
#define WBBP_RF_8S_S5_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91550)
#define WBBP_RF_8S_S6_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91554)
#define WBBP_RF_8S_S7_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91558)
#define WBBP_RF_8S_S8_VBIAS_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9155C)
#define WBBP_RF_8S_S1_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91560)
#define WBBP_RF_8S_S2_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91564)
#define WBBP_RF_8S_S3_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91568)
#define WBBP_RF_8S_S4_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9156C)
#define WBBP_RF_8S_S5_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91570)
#define WBBP_RF_8S_S6_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91574)
#define WBBP_RF_8S_S7_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91578)
#define WBBP_RF_8S_S8_VBIAS_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9157C)
#define WBBP_RF_5S_GAIN_S12_INTRA_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91830)
#define WBBP_RF_5S_GAIN_S34_INTRA_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91834)
#define WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91838)
#define WBBP_RF_5S_GAIN_S23_INTRA_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9183C)
#define WBBP_RF_5S_GAIN_S45_INTRA_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91840)
#define WBBP_RF_5S_GAIN_S12_INTER_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91844)
#define WBBP_RF_5S_GAIN_S34_INTER_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91848)
#define WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9184C)
#define WBBP_RF_5S_GAIN_S23_INTER_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91850)
#define WBBP_RF_5S_GAIN_S45_INTER_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91854)
#define WBBP_DRSSI_OVER_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91858)
#define WBBP_DRSSI_OVER_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9185C)
#define WBBP_AAGC_STATE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91860)
#define WBBP_SPUR_REMOVE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91868)
#define WBBP_SPUR_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9186C)
#define WBBP_AT1_SPUR_REMOVED_DSP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91870)
#define WBBP_AT2_SPUR_REMOVED_DSP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91874)
#define WBBP_S8_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91878)
#define WBBP_IQ_AK_PK_INIT_CFG_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A00)
#define WBBP_IQ_AK_PK_INIT_CFG_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A04)
#define WBBP_HSDPA_DC_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A08)
#define WBBP_NCO_FREQ_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A0C)
#define WBBP_NCO_OFFSET_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A10)
#define WBBP_WAGC_IQ_DLY_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A18)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A1C)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A20)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A28)
#define WBBP_INIT_AGC_RPT_CELL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A2C)
#define WBBP_INIT_AGC_RPT_CELL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A30)
#define WBBP_SOFT_BLK_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A34)
#define WBBP_ABB_BLK_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A38)
#define WBBP_BLK_OUTPUT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A3C)
#define WBBP_ABB_BLK_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A40)
#define WBBP_WAGC_CKG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A44)
#define WBBP_DC_STA_CAL_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A48)
#define WBBP_DC_STA_CAL_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A4C)
#define WBBP_DC_STA_CRRO_CTRL0_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A50)
#define WBBP_DC_STA_CRRO_CTRL0_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A54)
#define WBBP_DC_STA_CRRO_CTRL1_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A58)
#define WBBP_DC_STA_CRRO_CTRL1_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A5C)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A60)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A64)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A68)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A6C)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A70)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A74)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A78)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A7C)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A80)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A84)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A88)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A8C)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A90)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A94)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A98)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91A9C)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AA0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AA4)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AA8)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AAC)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AB0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AB4)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AB8)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91ABC)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AC0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AC4)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AC8)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91ACC)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AD0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AD4)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AD8)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91ADC)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AE0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AE4)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AE8)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AEC)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AF0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AF4)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AF8)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91AFC)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B00)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B04)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B08)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B0C)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B10)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B14)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B18)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B1C)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B20)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B24)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B28)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B2C)
#define WBBP_DC_STA_SPI_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B30)
#define WBBP_DCR_2ND_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B34)
#define WBBP_DCR_2ND_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B38)
#define WBBP_WAGC_STATE_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B3C)
#define WBBP_WAGC_STATE_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B40)
#define WBBP_DSP_CFG_BBP_BLK_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B44)
#define WBBP_DSP_CFG_BBP_BLK_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B48)
#define WBBP_WAGC_IQ_MIS_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B4C)
#define WBBP_WAGC_IQ_MIS_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B50)
#define WBBP_SPUR_ALPHA_COE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B54)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B58)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B5C)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91B9C)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BA0)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BA4)
#define WBBP_RF_5S_GAIN_S8_INTRA_AT12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BA8)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BAC)
#define WBBP_RF_5S_GAIN_S67_INTER_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BB0)
#define WBBP_RF_5S_GAIN_S8_INTER_AT12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BB4)
#define WBBP_RF_5S_GAIN_S67_INTER_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BB8)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BBC)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BC0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BC4)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BC8)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BCC)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BD0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BD4)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BD8)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BDC)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BE0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BE4)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BE8)
#define WBBP_S6_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BEC)
#define WBBP_S7_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BF0)
#define WBBP_S8_5S_RF_CTRL_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BF4)
#define WBBP_S6_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BF8)
#define WBBP_S7_5S_RF_CTRL_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91BFC)
#define WBBP_CORDIC_INI_PHASE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91C00)
#define WBBP_CORDIC_DELT_PHASE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91C04)
#define WBBP_CORDIC_PHASE_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91C08)
#define WBBP_TDS_SC_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91C0C)
#define WBBP_TDS_FPU_FUNC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E00)
#define WBBP_FIR_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E04)
#define WBBP_DATA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E0C)
#define WBBP_DCOC_UPDATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E20)
#define WBBP_DCOC_SFTBIT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E24)
#define WBBP_DCOC_SFTBIT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E28)
#define WBBP_DCOC_CFG_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E2C)
#define WBBP_FIR_SFT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E30)
#define WBBP_RX_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E34)
#define WBBP_DACGT1_GAIN1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E40)
#define WBBP_DACGT1_GAIN2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E44)
#define WBBP_DACGT2_GAIN1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E48)
#define WBBP_DACGT2_GAIN2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E4C)
#define WBBP_RXIQ_THRES_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E50)
#define WBBP_RXIQ_SFTBIT0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E54)
#define WBBP_RXIQ_SFTBIT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E58)
#define WBBP_RXIQ_LIMIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E5C)
#define WBBP_RXIQ_WEIGHT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E60)
#define WBBP_RSSI_X_SFTBIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E64)
#define WBBP_RSSI_M_SFTBIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E68)
#define WBBP_REDUNDAN_1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E6C)
#define WBBP_REDUNDAN_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E70)
#define WBBP_REDUNDAN_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E74)
#define WBBP_REDUNDAN_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E78)
#define WBBP_REDUNDAN_5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E7C)
#define WBBP_RSSI1_DATA0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E90)
#define WBBP_RSSI1_DATA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E94)
#define WBBP_RSSI2_DATA0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E98)
#define WBBP_RSSI2_DATA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91E9C)
#define WBBP_DBG_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91EA0)
#define WBBP_DBG_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91EA4)
#define WBBP_C_WORK_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F00)
#define WBBP_C_AAGC_STATE_CHANGE_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F04)
#define WBBP_C_AAGC_STATE_CHANGE_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F08)
#define WBBP_C_DRSSI_25DB_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F0C)
#define WBBP_C_DRSSI_25DB_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F10)
#define WBBP_C_FREQ_SWITCH_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F14)
#define WBBP_DSP_RXIQ_AHEAD_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F18)
#define WBBP_C_DRSSI_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F1C)
#define WBBP_C_DRSSI_LINEAR_RPT_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F20)
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F24)
#define WBBP_C_DRSSI_LINEAR_RPT_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F28)
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F2C)
#define WBBP_DSP_TED_STEP_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F30)
#define WBBP_DSP_TED_STEP_UPDATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F34)
#define WBBP_DSP_TED_STEP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F38)
#define WBBP_DSP_SC_DSP_CFG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F3C)
#define WBBP_DSP_SC_DSP_CFG_UPDATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F40)
#define WBBP_DSP_SC_OFFSET_AT1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F44)
#define WBBP_DSP_SC_OFFSET_AT2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F48)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F4C)
#define WBBP_DSP_DLFE_SINGLE_TCXO_UPDATE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F50)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F54)
#define WBBP_DSP_SC_CAL_PARA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F58)
#define WBBP_DSP_SC_CAL_PARA2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F5C)
#define WBBP_DSP_TCXO_VOL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F60)
#define WBBP_DSP_FREQ_ERROR_NCO_FW_CFG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F64)
#define WBBP_DSP_FREQ_ERROR_NCO_FW_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F68)
#define WBBP_DSP_SC_CAL_PARA3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F6C)
#define WBBP_DL_TDS_SC_DLT_FSMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F70)
#define WBBP_DL_TDS_SC_INI_FSMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F74)
#define WBBP_DL_TDS_SC_DLT_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F78)
#define WBBP_DL_TDS_SC_INI_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F7C)
#define WBBP_DL_TDS_SC_FSMP_MOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F80)
#define WBBP_DL_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F84)
#define WBBP_DL_TDS_SC_FSMP_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F88)
#define WBBP_DL_RPT_CH_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F8C)
#define WBBP_DL_SC_CAL_NUM_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F90)
#define WBBP_DL_SC_CAL_NUM_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F94)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F98)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91F9C)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FA0)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FA4)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FA8)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FAC)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FB0)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FB4)
#define WBBP_DL_FIFO_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FB8)
#define WBBP_W_BASE_CNT_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FBC)
#define WBBP_W_RX1_MC1_DAGC_CTRL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FC0)
#define WBBP_W_RX1_MC2_DAGC_CTRL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FC4)
#define WBBP_W_RX2_MC1_DAGC_CTRL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FC8)
#define WBBP_W_RX2_MC2_DAGC_CTRL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FCC)
#define WBBP_W_AAGC_CTRL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FD0)
#define WBBP_W_RX1_MC1_RSSI_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FD4)
#define WBBP_W_RX1_MC2_RSSI_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FD8)
#define WBBP_W_RX2_MC1_RSSI_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FDC)
#define WBBP_W_RX2_MC2_RSSI_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FE0)
#define WBBP_WC_NCO_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x91FE4)
#define WBBP_WAGC_SAT_NUM_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92268)
#define WBBP_INIT_AGC_CFG_AT1_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92404)
#define WBBP_INIT_AGC_CFG_AT2_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92408)
#define WBBP_INTER_AGC_CFG_AT1_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9240C)
#define WBBP_INTER_AGC_CFG_AT2_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92410)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A1C)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A20)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A28)
#define WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A2C)
#define WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x92A30)
#define WBBP_WT_DBG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96000)
#define WBBP_ZSP_INT_FLAG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96004)
#define WBBP_RX_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96008)
#define WBBP_ZSP_INT_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96010)
#define WBBP_INT_CLEAR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96014)
#define WBBP_INT_ALARM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96018)
#define WBBP_MEM_RRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9601C)
#define WBBP_ABB_CODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96030)
#define WBBP_ABB_DLY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96034)
#define WBBP_ABB_TRX_LOOP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96038)
#define WBBP_ABB_FIFO_DBG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9603C)
#define WBBP_SHARE_MEM_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96060)
#define WBBP_SHARE_ROM_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96064)
#define WBBP_SYS_RST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96068)
#define WBBP_MCTR_REDUND1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9606C)
#define WBBP_MCTR_REDUND2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96070)
#define WBBP_MCTR_REDUND3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96074)
#define WBBP_DATA_FIFO_RST_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x96078)
#define WBBP_APT_COMP_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C000)
#define WBBP_APT_COMP_H_RAM_MEMDEPTH (16)
#define WBBP_APT_COMP_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C040)
#define WBBP_APT_COMP_M_RAM_MEMDEPTH (16)
#define WBBP_APT_COMP_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C080)
#define WBBP_APT_COMP_L_RAM_MEMDEPTH (16)
#define WBBP_APT_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C0C0)
#define WBBP_APT_H_RAM_MEMDEPTH (16)
#define WBBP_APT_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C100)
#define WBBP_APT_M_RAM_MEMDEPTH (16)
#define WBBP_APT_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C140)
#define WBBP_APT_L_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS1_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C180)
#define WBBP_PAVBIAS1_H_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS1_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C1C0)
#define WBBP_PAVBIAS1_M_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS1_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C200)
#define WBBP_PAVBIAS1_L_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS2_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C240)
#define WBBP_PAVBIAS2_H_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS2_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C280)
#define WBBP_PAVBIAS2_M_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS2_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C2C0)
#define WBBP_PAVBIAS2_L_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS3_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C300)
#define WBBP_PAVBIAS3_H_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS3_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C340)
#define WBBP_PAVBIAS3_M_RAM_MEMDEPTH (16)
#define WBBP_PAVBIAS3_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C380)
#define WBBP_PAVBIAS3_L_RAM_MEMDEPTH (16)
#define WBBP_PAPOWCOMP_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C3C0)
#define WBBP_PAPOWCOMP_H_RAM_MEMDEPTH (16)
#define WBBP_PAPOWCOMP_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C400)
#define WBBP_PAPOWCOMP_M_RAM_MEMDEPTH (16)
#define WBBP_PAPOWCOMP_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C440)
#define WBBP_PAPOWCOMP_L_RAM_MEMDEPTH (16)
#define WBBP_POW_ATTEN_H_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C6C0)
#define WBBP_POW_ATTEN_H_RAM_MEMDEPTH (88)
#define WBBP_POW_ATTEN_M_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C820)
#define WBBP_POW_ATTEN_M_RAM_MEMDEPTH (88)
#define WBBP_POW_ATTEN_L_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9C980)
#define WBBP_POW_ATTEN_L_RAM_MEMDEPTH (88)
#define WBBP_DSP_PA_MODEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D000)
#define WBBP_PA_CTRL_WORD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D004)
#define WBBP_W_TX_PA_GAIN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D008)
#define WBBP_PA_HM_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D00C)
#define WBBP_PA_ML_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D010)
#define WBBP_PA_HM_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D014)
#define WBBP_PA_L_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D018)
#define WBBP_PC_DELTA_POW_FREQ_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D01C)
#define WBBP_APT_MODE_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D020)
#define WBBP_DSP_APT_ACTIVE_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D024)
#define WBBP_DSP_APT_CONFIG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D028)
#define WBBP_PACOMP_OFFSET_HM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D02C)
#define WBBP_PACOMP_OFFSET_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D030)
#define WBBP_PA_H_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D034)
#define WBBP_PA_M_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D038)
#define WBBP_PA_L_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D03C)
#define WBBP_DSP_POW_COMP_SLOT1A_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D040)
#define WBBP_DSP_POW_COMP_SLOT1B_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D044)
#define WBBP_DSP_POW_COMP_SLOT2A_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D048)
#define WBBP_DSP_POW_COMP_SLOT2B_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D04C)
#define WBBP_DSP_POW_COMP_SLOT3A_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D050)
#define WBBP_DSP_POW_COMP_SLOT3B_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D054)
#define WBBP_DSP_POW_COMP_SLOT4A_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D058)
#define WBBP_DSP_POW_COMP_SLOT4B_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D05C)
#define WBBP_DSP_W_TX_APC_ATTEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D060)
#define WBBP_W_TX_RF_ATTEN_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D064)
#define WBBP_RF_DC_OFFSET_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D068)
#define WBBP_W_RF_REPORT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D06C)
#define WBBP_DSP_PA_VBIAS_CONFIG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D070)
#define WBBP_W_PA_REPORT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D074)
#define WBBP_TEMP_COMP0_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D078)
#define WBBP_TEMP_COMP4_7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D07C)
#define WBBP_TEMP_COMP8_11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D080)
#define WBBP_TEMP_COMP12_15_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D084)
#define WBBP_DSP_DMPR_CONFIG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D088)
#define WBBP_TX_SHDN_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D08C)
#define WBBP_TX_RF_SHDN_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D090)
#define WBBP_TX_PA_SHDN_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D094)
#define WBBP_ABB_SHDN_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D098)
#define WBBP_APT_ET_TIMING_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D09C)
#define WBBP_TX_RF_TIME_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0A0)
#define WBBP_TX_RF_CLOSE_TIME_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0A4)
#define WBBP_TX_PA_TIME_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0A8)
#define WBBP_TX_PDM_TIME_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0AC)
#define WBBP_TX_ABB_TIME_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0B0)
#define WBBP_ULPOWER_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0B4)
#define WBBP_W_TX_PHASE_COMP_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0B8)
#define WBBP_DCOFFSET_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0BC)
#define WBBP_DSP_VBIAS_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0C0)
#define WBBP_PA_ACTIVE_TIME_HM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0C4)
#define WBBP_PA_ACTIVE_TIME_ML_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0C8)
#define WBBP_PA_MH_VBIAS_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0CC)
#define WBBP_PA_LM_VBIAS_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0D0)
#define WBBP_FE_VBIAS_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0D4)
#define WBBP_RRC_DELAY_CHIP_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0D8)
#define WBBP_CPU_TX_SWC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0DC)
#define WBBP_WPA_VBIAS_ACTIVE_TIME2_3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0E0)
#define WBBP_WPA_VBIAS_ACTIVE_TIME4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0E4)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0E8)
#define WBBP_TX_LOWPOW_ACTIVE_TIME1_2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0EC)
#define WBBP_TX_LOWPOW_ACTIVE_TIME3_4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D0F0)
#define WBBP_DSP_SPI_2ABB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D200)
#define WBBP_DSP_POW_DET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D204)
#define WBBP_POW_DET_START_2ABB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D208)
#define WBBP_POW_DET_READ1_2ABB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D20C)
#define WBBP_POW_DET_READ2_2ABB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D210)
#define WBBP_SAMPLE_TIME_ABB_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D214)
#define WBBP_POW_DET_RESULT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D218)
#define WBBP_PMAX_LIMIT_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D21C)
#define WBBP_RF_PA_STABLE_TIME_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D220)
#define WBBP_POW_DET_FREQ_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D224)
#define WBBP_POW_DET_TEMP_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D228)
#define WBBP_POW_DET_INTERVAL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D22C)
#define WBBP_POW_DET_THRESHOLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D230)
#define WBBP_ACT_NOM_ERROR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D234)
#define WBBP_DCOFFSET_POW_LINE_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D238)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D23C)
#define WBBP_PD_TEST_CTRL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D240)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D244)
#define WBBP_PD_DISCONNECT_CTRL_WORD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D248)
#define WBBP_DSP_TX_SWD_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D24C)
#define WBBP_DSP_TX_SWD_FW_SSI_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D250)
#define WBBP_DSP_TX_SWD_RV_SSI_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D254)
#define WBBP_DSP_TX_SWD_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D258)
#define WBBP_MIPI_APT_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D400)
#define WBBP_MIPI_PAVBIAS_ADDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D404)
#define WBBP_MIPI_PAVBIAS_TRIGGER1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D408)
#define WBBP_MIPI_PAVBIAS_TRIGGER2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D40C)
#define WBBP_LOWPOW_SSI_WORD1_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D410)
#define WBBP_LOWPOW_SSI_WORD1_M_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D414)
#define WBBP_LOWPOW_SSI_WORD1_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D418)
#define WBBP_LOWPOW_SSI_WORD2_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D41C)
#define WBBP_LOWPOW_SSI_WORD2_M_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D420)
#define WBBP_LOWPOW_SSI_WORD2_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D424)
#define WBBP_LOWPOW_SSI_WORD3_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D428)
#define WBBP_LOWPOW_SSI_WORD3_M_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D42C)
#define WBBP_LOWPOW_SSI_WORD3_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D430)
#define WBBP_LOWPOW_SSI_WORD4_H_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D434)
#define WBBP_LOWPOW_SSI_WORD4_M_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D438)
#define WBBP_LOWPOW_SSI_WORD4_L_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D43C)
#define WBBP_MIPI_PAVBIAS1_2_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D440)
#define WBBP_MIPI_PAVBIAS3_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D444)
#define WBBP_PAPD_REDUND1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D448)
#define WBBP_PAPD_REDUND2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D44C)
#define WBBP_PAPD_REDUND3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D450)
#define WBBP_APT_STEP_MOD_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D454)
#define WBBP_MIPI_CH_EXCHANGE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D458)
#define WBBP_COM2ET_CTRL1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D45C)
#define WBBP_COM2ET_CTRL2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D460)
#define WBBP_COM2ET_CTRL3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D464)
#define WBBP_PD_RAM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9D800)
#define WBBP_PD_RAM_MEMDEPTH (180)
#define WBBP_ULFE_CKG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E000)
#define WBBP_ULFE_U_TDS_MOD_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E00C)
#define WBBP_ULFE_FUNC_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E010)
#define WBBP_TX_MODE_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E014)
#define WBBP_TX_SEND_NUM_REG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E018)
#define WBBP_TX_SEND_DATA0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E01C)
#define WBBP_TX_SEND_DATA1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E020)
#define WBBP_TX_SEND_DATA2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E024)
#define WBBP_TX_SEND_DATA3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E028)
#define WBBP_TX_SEND_DATA4_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E02C)
#define WBBP_TX_SEND_DATA5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E030)
#define WBBP_TX_SEND_DATA6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E034)
#define WBBP_TX_SEND_DATA7_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E038)
#define WBBP_TX_SEND_DATA8_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E03C)
#define WBBP_TX_SEND_DATA9_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E040)
#define WBBP_TX_SEND_DATA10_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E044)
#define WBBP_TX_SEND_DATA11_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E048)
#define WBBP_TX_SEND_DATA12_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E04C)
#define WBBP_TX_SEND_DATA13_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E050)
#define WBBP_TX_SEND_DATA14_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E054)
#define WBBP_TX_SEND_DATA15_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E058)
#define WBBP_TX_SEND_DATA16_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E05C)
#define WBBP_TX_SEND_DATA17_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E060)
#define WBBP_TX_SEND_DATA18_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E064)
#define WBBP_TX_SEND_DATA19_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E068)
#define WBBP_TX_SEND_DATA20_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E06C)
#define WBBP_TX_SEND_DATA21_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E070)
#define WBBP_TX_SEND_DATA22_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E074)
#define WBBP_TX_SEND_DATA23_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E078)
#define WBBP_TX_SEND_DATA24_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E07C)
#define WBBP_TX_SEND_DATA25_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E080)
#define WBBP_TX_SEND_DATA26_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E084)
#define WBBP_TX_SEND_DATA27_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E088)
#define WBBP_TX_SEND_DATA28_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E08C)
#define WBBP_TX_SEND_DATA29_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E090)
#define WBBP_TX_SEND_DATA30_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E094)
#define WBBP_TX_SEND_DATA31_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E098)
#define WBBP_TX_IQ_CAL_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E09C)
#define WBBP_W_IP2_COR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0A0)
#define WBBP_W_TX_IQ_MISMATCH_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0A4)
#define WBBP_W_TX_IQ_DC_OFFSET_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0A8)
#define WBBP_IQMISMATCH_CORR_LEN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0AC)
#define WBBP_TX_IQ_COR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0B0)
#define WBBP_TX_IQ_CAL_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E0B4)
#define WBBP_UL_DC_OFFSET_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E400)
#define WBBP_RF_DC_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E404)
#define WBBP_W_TX_LMH_PHASE_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E408)
#define WBBP_UL_RF_GATE0_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E410)
#define WBBP_UL_RF_GATE1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E414)
#define WBBP_ABB_DATA_WIDTH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E420)
#define WBBP_RF_SEND_DATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E424)
#define WBBP_FIR_SFTBIT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E800)
#define WBBP_UPPTS_FLG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E804)
#define WBBP_PC_GENE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E808)
#define WBBP_ABB_FMT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E80C)
#define WBBP_TDS_PA_CHANGE_MODE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E810)
#define WBBP_DBG_DATA_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E814)
#define WBBP_DFT_FUNC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E818)
#define WBBP_TX_RX_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E81C)
#define WBBP_RRC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E820)
#define WBBP_FIR_TXIQ_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E828)
#define WBBP_SINC_DAIU_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E82C)
#define WBBP_ULFE_RESERVED1_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E840)
#define WBBP_ULFE_RESERVED2_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E844)
#define WBBP_ULFE_RESERVED3_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E848)
#define WBBP_FIFO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E84C)
#define WBBP_SC_FREQ_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E850)
#define WBBP_ULFE_TCXO_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E854)
#define WBBP_SC_FILTER_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E85C)
#define WBBP_SC_CFG_IND_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E860)
#define WBBP_FIFO_CLR_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E864)
#define WBBP_FIFO_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E868)
#define WBBP_C_ATTEN_VALUE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E86C)
#define WBBP_FIFO_EMPTY_FULL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E870)
#define WBBP_C_PHASE_COMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E874)
#define WBBP_SC_CAL_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E878)
#define WBBP_SC_CAL_UL_RATIO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E880)
#define WBBP_NCO_PH_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E884)
#define WBBP_TDS_NCO_OFFSET_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E888)
#define WBBP_NCO_FW_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E88C)
#define WBBP_NCO_FW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E890)
#define WBBP_RRC_Q_DELAY_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E894)
#define WBBP_CALBRT_MOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9E898)
#define WBBP_UL_TDS_SC_ULT_FSMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA00)
#define WBBP_UL_TDS_SC_INI_FSMP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA04)
#define WBBP_UL_TDS_SC_ULT_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA08)
#define WBBP_UL_TDS_SC_INI_VLD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA0C)
#define WBBP_UL_TDS_SC_MOD_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA10)
#define WBBP_UL_SC_ABN_DEL_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA14)
#define WBBP_UL_TDS_SC_FSMP_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA18)
#define WBBP_UL_SC_CAL_NUM_RPT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA1C)
#define WBBP_UL_FIFO_ABN_NUM_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA20)
#define WBBP_UL_SC_CAL_NUM_RPT_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA24)
#define WBBP_UL_SC_CAL_PARA_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA28)
#define WBBP_UL_DEL_ADD_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9EA2C)
#define WBBP_DUMP_EN_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98140)
#define WBBP_DUMP_CLKGATE_BYPASS_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98144)
#define WBBP_DUMP_FIFO_CLR_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98148)
#define WBBP_DUMP_DATA_LENGTH_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9814C)
#define WBBP_DUMP_START_TIME_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98150)
#define WBBP_DUMP_FIFO_WATERMARKER_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98154)
#define WBBP_DUMP_START_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98158)
#define WBBP_DUMP_STOP_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9815C)
#define WBBP_DUMP_FLOW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98160)
#define WBBP_DUMP_FLOW_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x98164)
#define WBBP_DUMP_DMA_RDATA_W_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9816C)
#define WBBP_BBP_DBG_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99000)
#define WBBP_BBP_DBG_BYPASS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99004)
#define WBBP_BBP_IF_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99008)
#define WBBP_DBG_DDR_2K_NO_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9900C)
#define WBBP_DBG_CLK_IN_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99010)
#define WBBP_DBG_HEAD_SERVE_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99014)
#define WBBP_DBG_HEAD_RTC_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99018)
#define WBBP_DBG_TIMING_SEL_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9901C)
#define WBBP_MASK_ADDR0_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99020)
#define WBBP_MASK_ADDR0_END_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99024)
#define WBBP_MASK_ADDR1_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99028)
#define WBBP_MASK_ADDR1_END_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9902C)
#define WBBP_MASK_ADDR2_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99030)
#define WBBP_MASK_ADDR2_END_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99034)
#define WBBP_MASK_ADDR3_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99038)
#define WBBP_MASK_ADDR3_END_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9903C)
#define WBBP_DBG_FIFO_WATERMARKER_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99040)
#define WBBP_BBP_DBG_SWITCH_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99044)
#define WBBP_BBP_DBG_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99048)
#define WBBP_BBP_DBG_STOP_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9904C)
#define WBBP_DDR_BIT_INDEX_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99050)
#define WBBP_DDR_BIT_INDEX_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99054)
#define WBBP_DBG_FLOW_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99058)
#define WBBP_DBG_FLOW_CLR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9905C)
#define WBBP_DDR_BIT_CNT_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99060)
#define WBBP_BBP_DBG_RDATA_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9906C)
#define WBBP_MASK_ADDR4_START_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99070)
#define WBBP_MASK_ADDR4_END_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99074)
#define WBBP_MASK_ADDR5_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x99078)
#define WBBP_MASK_ADDR6_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x9907C)
#define WBBP_MC1_HSD_CRC_FLAG_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1200)
#define WBBP_MC1_HSD_ORDER_TYPE_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1204)
#define WBBP_MC1_SCCH_TTI_NO_ECHO_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1208)
#define WBBP_MC1_HSD_CRC_EN_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x120C)
#define WBBP_MC1_HSD_ACK_P_FLAG_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1210)
#define WBBP_MC1_HSD_P_TTI_NUM_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1214)
#define WBBP_MC1_HSD_ACK_P_EN_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1218)
#define WBBP_MC2_HSD_CRC_FLAG_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1220)
#define WBBP_MC2_HSD_ORDER_TYPE_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1224)
#define WBBP_MC2_SCCH_TTI_NO_ECHO_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1228)
#define WBBP_MC2_HSD_CRC_EN_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x122C)
#define WBBP_MC2_HSD_ACK_P_FLAG_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1230)
#define WBBP_MC2_HSD_P_TTI_NUM_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1234)
#define WBBP_MC2_HSD_ACK_P_EN_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1238)
#define WBBP_SCCH_LESS_FLAG_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x123C)
#define WBBP_MC1_CQI_TYPE_B_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1240)
#define WBBP_MC1_CQI_TYPE_B_SDR_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1244)
#define WBBP_MC2_CQI_TYPE_B_SDR_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1248)
#define WBBP_MC2_CQI_TYPE_B_SDR_CFG_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x124C)
#define WBBP_SDR_W_SYS_SLOT_INT1_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1250)
#define WBBP_SDR_W_SYS_SLOT_INT1_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1254)
#define WBBP_SDR_W_SYS_SLOT_INT1_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1258)
#define WBBP_SDR_W_SYS_SLOT_INT2_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x125C)
#define WBBP_SDR_W_SYS_SLOT_INT2_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1260)
#define WBBP_SDR_W_SYS_SLOT_INT2_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1264)
#define WBBP_SDR_W_BASE_SLOT_INT_POS_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1268)
#define WBBP_SDR_W_BASE_SLOT_INT_MASK_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x126C)
#define WBBP_SDR_W_BASE_SLOT_INT_EN_ADDR (SOC_BBP_WCDMA_BASE_ADDR + 0x1270)
typedef union
{
    unsigned long arm_int05_sta_reg;
    struct
    {
        unsigned long arm_int05_sta : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT05_STA_UNION;
#define WBBP_ARM_INT05_STA_arm_int05_sta_START (0)
#define WBBP_ARM_INT05_STA_arm_int05_sta_END (20)
typedef union
{
    unsigned long arm_int05_mask_reg;
    struct
    {
        unsigned long arm_int05_mask : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT05_MASK_UNION;
#define WBBP_ARM_INT05_MASK_arm_int05_mask_START (0)
#define WBBP_ARM_INT05_MASK_arm_int05_mask_END (20)
typedef union
{
    unsigned long arm_int05_en_reg;
    struct
    {
        unsigned long arm_int05_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT05_EN_UNION;
#define WBBP_ARM_INT05_EN_arm_int05_en_START (0)
#define WBBP_ARM_INT05_EN_arm_int05_en_END (0)
typedef union
{
    unsigned long arm_int05_clr_reg;
    struct
    {
        unsigned long arm_int05_clr : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT05_CLR_UNION;
#define WBBP_ARM_INT05_CLR_arm_int05_clr_START (0)
#define WBBP_ARM_INT05_CLR_arm_int05_clr_END (20)
typedef union
{
    unsigned long arm_int06_sta_reg;
    struct
    {
        unsigned long arm_int06_sta : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT06_STA_UNION;
#define WBBP_ARM_INT06_STA_arm_int06_sta_START (0)
#define WBBP_ARM_INT06_STA_arm_int06_sta_END (20)
typedef union
{
    unsigned long arm_int06_mask_reg;
    struct
    {
        unsigned long arm_int06_mask : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT06_MASK_UNION;
#define WBBP_ARM_INT06_MASK_arm_int06_mask_START (0)
#define WBBP_ARM_INT06_MASK_arm_int06_mask_END (20)
typedef union
{
    unsigned long arm_int06_en_reg;
    struct
    {
        unsigned long arm_int06_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT06_EN_UNION;
#define WBBP_ARM_INT06_EN_arm_int06_en_START (0)
#define WBBP_ARM_INT06_EN_arm_int06_en_END (0)
typedef union
{
    unsigned long arm_int06_clr_reg;
    struct
    {
        unsigned long arm_int06_clr : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_ARM_INT06_CLR_UNION;
#define WBBP_ARM_INT06_CLR_arm_int06_clr_START (0)
#define WBBP_ARM_INT06_CLR_arm_int06_clr_END (20)
typedef union
{
    unsigned long arm_int07_sta_reg;
    struct
    {
        unsigned long arm_int07_sta : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ARM_INT07_STA_UNION;
#define WBBP_ARM_INT07_STA_arm_int07_sta_START (0)
#define WBBP_ARM_INT07_STA_arm_int07_sta_END (15)
typedef union
{
    unsigned long arm_int07_mask_reg;
    struct
    {
        unsigned long arm_int07_mask : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ARM_INT07_MASK_UNION;
#define WBBP_ARM_INT07_MASK_arm_int07_mask_START (0)
#define WBBP_ARM_INT07_MASK_arm_int07_mask_END (15)
typedef union
{
    unsigned long arm_int07_en_reg;
    struct
    {
        unsigned long arm_int07_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT07_EN_UNION;
#define WBBP_ARM_INT07_EN_arm_int07_en_START (0)
#define WBBP_ARM_INT07_EN_arm_int07_en_END (0)
typedef union
{
    unsigned long arm_int07_clr_reg;
    struct
    {
        unsigned long arm_int07_clr : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ARM_INT07_CLR_UNION;
#define WBBP_ARM_INT07_CLR_arm_int07_clr_START (0)
#define WBBP_ARM_INT07_CLR_arm_int07_clr_END (15)
typedef union
{
    unsigned long arm_int08_sta_reg;
    struct
    {
        unsigned long arm_int08_sta : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT08_STA_UNION;
#define WBBP_ARM_INT08_STA_arm_int08_sta_START (0)
#define WBBP_ARM_INT08_STA_arm_int08_sta_END (17)
typedef union
{
    unsigned long arm_int08_mask_reg;
    struct
    {
        unsigned long arm_int08_mask : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT08_MASK_UNION;
#define WBBP_ARM_INT08_MASK_arm_int08_mask_START (0)
#define WBBP_ARM_INT08_MASK_arm_int08_mask_END (17)
typedef union
{
    unsigned long arm_int08_en_reg;
    struct
    {
        unsigned long arm_int08_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT08_EN_UNION;
#define WBBP_ARM_INT08_EN_arm_int08_en_START (0)
#define WBBP_ARM_INT08_EN_arm_int08_en_END (0)
typedef union
{
    unsigned long arm_int08_clr_reg;
    struct
    {
        unsigned long arm_int08_clr : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT08_CLR_UNION;
#define WBBP_ARM_INT08_CLR_arm_int08_clr_START (0)
#define WBBP_ARM_INT08_CLR_arm_int08_clr_END (17)
typedef union
{
    unsigned long arm912_overtime_reg;
    struct
    {
        unsigned long arm_int09_overtime : 7;
        unsigned long arm_int09_oten : 1;
        unsigned long arm_int10_overtime : 7;
        unsigned long arm_int10_oten : 1;
        unsigned long arm_int11_overtime : 7;
        unsigned long arm_int11_oten : 1;
        unsigned long odtoa_int12_overtime : 7;
        unsigned long odtoa_int12_oten : 1;
    } reg;
} WBBP_ARM912_OVERTIME_UNION;
#define WBBP_ARM912_OVERTIME_arm_int09_overtime_START (0)
#define WBBP_ARM912_OVERTIME_arm_int09_overtime_END (6)
#define WBBP_ARM912_OVERTIME_arm_int09_oten_START (7)
#define WBBP_ARM912_OVERTIME_arm_int09_oten_END (7)
#define WBBP_ARM912_OVERTIME_arm_int10_overtime_START (8)
#define WBBP_ARM912_OVERTIME_arm_int10_overtime_END (14)
#define WBBP_ARM912_OVERTIME_arm_int10_oten_START (15)
#define WBBP_ARM912_OVERTIME_arm_int10_oten_END (15)
#define WBBP_ARM912_OVERTIME_arm_int11_overtime_START (16)
#define WBBP_ARM912_OVERTIME_arm_int11_overtime_END (22)
#define WBBP_ARM912_OVERTIME_arm_int11_oten_START (23)
#define WBBP_ARM912_OVERTIME_arm_int11_oten_END (23)
#define WBBP_ARM912_OVERTIME_odtoa_int12_overtime_START (24)
#define WBBP_ARM912_OVERTIME_odtoa_int12_overtime_END (30)
#define WBBP_ARM912_OVERTIME_odtoa_int12_oten_START (31)
#define WBBP_ARM912_OVERTIME_odtoa_int12_oten_END (31)
typedef union
{
    unsigned long arm_int910_ot_num_reg;
    struct
    {
        unsigned long arm_int09_ot_num : 16;
        unsigned long arm_int10_ot_num : 16;
    } reg;
} WBBP_ARM_INT910_OT_NUM_UNION;
#define WBBP_ARM_INT910_OT_NUM_arm_int09_ot_num_START (0)
#define WBBP_ARM_INT910_OT_NUM_arm_int09_ot_num_END (15)
#define WBBP_ARM_INT910_OT_NUM_arm_int10_ot_num_START (16)
#define WBBP_ARM_INT910_OT_NUM_arm_int10_ot_num_END (31)
typedef union
{
    unsigned long arm_int1112_ot_num_reg;
    struct
    {
        unsigned long arm_int11_ot_num : 16;
        unsigned long odtoa_int12_ot_num : 16;
    } reg;
} WBBP_ARM_INT1112_OT_NUM_UNION;
#define WBBP_ARM_INT1112_OT_NUM_arm_int11_ot_num_START (0)
#define WBBP_ARM_INT1112_OT_NUM_arm_int11_ot_num_END (15)
#define WBBP_ARM_INT1112_OT_NUM_odtoa_int12_ot_num_START (16)
#define WBBP_ARM_INT1112_OT_NUM_odtoa_int12_ot_num_END (31)
typedef union
{
    unsigned long arm_int01_sta_reg;
    struct
    {
        unsigned long arm_int01_sta : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT01_STA_UNION;
#define WBBP_ARM_INT01_STA_arm_int01_sta_START (0)
#define WBBP_ARM_INT01_STA_arm_int01_sta_END (0)
typedef union
{
    unsigned long arm_int01_mask_reg;
    struct
    {
        unsigned long arm_int01_mask : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT01_MASK_UNION;
#define WBBP_ARM_INT01_MASK_arm_int01_mask_START (0)
#define WBBP_ARM_INT01_MASK_arm_int01_mask_END (0)
typedef union
{
    unsigned long arm_int01_en_reg;
    struct
    {
        unsigned long arm_int01_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT01_EN_UNION;
#define WBBP_ARM_INT01_EN_arm_int01_en_START (0)
#define WBBP_ARM_INT01_EN_arm_int01_en_END (0)
typedef union
{
    unsigned long arm_int01_clr_reg;
    struct
    {
        unsigned long arm_int01_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT01_CLR_UNION;
#define WBBP_ARM_INT01_CLR_arm_int01_clr_START (0)
#define WBBP_ARM_INT01_CLR_arm_int01_clr_END (0)
typedef union
{
    unsigned long overtime_base_reg;
    struct
    {
        unsigned long overtime_base : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_OVERTIME_BASE_UNION;
#define WBBP_OVERTIME_BASE_overtime_base_START (0)
#define WBBP_OVERTIME_BASE_overtime_base_END (17)
typedef union
{
    unsigned long arm58_overtime_reg;
    struct
    {
        unsigned long arm_int05_overtime : 7;
        unsigned long arm_int05_oten : 1;
        unsigned long arm_int06_overtime : 7;
        unsigned long arm_int06_oten : 1;
        unsigned long arm_int07_overtime : 7;
        unsigned long arm_int07_oten : 1;
        unsigned long arm_int08_overtime : 7;
        unsigned long arm_int08_oten : 1;
    } reg;
} WBBP_ARM58_OVERTIME_UNION;
#define WBBP_ARM58_OVERTIME_arm_int05_overtime_START (0)
#define WBBP_ARM58_OVERTIME_arm_int05_overtime_END (6)
#define WBBP_ARM58_OVERTIME_arm_int05_oten_START (7)
#define WBBP_ARM58_OVERTIME_arm_int05_oten_END (7)
#define WBBP_ARM58_OVERTIME_arm_int06_overtime_START (8)
#define WBBP_ARM58_OVERTIME_arm_int06_overtime_END (14)
#define WBBP_ARM58_OVERTIME_arm_int06_oten_START (15)
#define WBBP_ARM58_OVERTIME_arm_int06_oten_END (15)
#define WBBP_ARM58_OVERTIME_arm_int07_overtime_START (16)
#define WBBP_ARM58_OVERTIME_arm_int07_overtime_END (22)
#define WBBP_ARM58_OVERTIME_arm_int07_oten_START (23)
#define WBBP_ARM58_OVERTIME_arm_int07_oten_END (23)
#define WBBP_ARM58_OVERTIME_arm_int08_overtime_START (24)
#define WBBP_ARM58_OVERTIME_arm_int08_overtime_END (30)
#define WBBP_ARM58_OVERTIME_arm_int08_oten_START (31)
#define WBBP_ARM58_OVERTIME_arm_int08_oten_END (31)
typedef union
{
    unsigned long arm_overtime_reg;
    struct
    {
        unsigned long arm_int04_overtime : 7;
        unsigned long arm_int04_oten : 1;
        unsigned long arm_int01_overtime : 7;
        unsigned long arm_int01_oten : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_ARM_OVERTIME_UNION;
#define WBBP_ARM_OVERTIME_arm_int04_overtime_START (0)
#define WBBP_ARM_OVERTIME_arm_int04_overtime_END (6)
#define WBBP_ARM_OVERTIME_arm_int04_oten_START (7)
#define WBBP_ARM_OVERTIME_arm_int04_oten_END (7)
#define WBBP_ARM_OVERTIME_arm_int01_overtime_START (8)
#define WBBP_ARM_OVERTIME_arm_int01_overtime_END (14)
#define WBBP_ARM_OVERTIME_arm_int01_oten_START (15)
#define WBBP_ARM_OVERTIME_arm_int01_oten_END (15)
typedef union
{
    unsigned long int_overtime_reg;
    struct
    {
        unsigned long int_overtime : 14;
        unsigned long reserved : 18;
    } reg;
} WBBP_INT_OVERTIME_UNION;
#define WBBP_INT_OVERTIME_int_overtime_START (0)
#define WBBP_INT_OVERTIME_int_overtime_END (13)
typedef union
{
    unsigned long int_delay_clk_reg;
    struct
    {
        unsigned long int_dly_clk : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_INT_DELAY_CLK_UNION;
#define WBBP_INT_DELAY_CLK_int_dly_clk_START (0)
#define WBBP_INT_DELAY_CLK_int_dly_clk_END (15)
typedef union
{
    unsigned long bbe16_overtime_reg;
    struct
    {
        unsigned long bbe16_int13_overtime : 7;
        unsigned long bbe16_int13_oten : 1;
        unsigned long bbe16_int14_overtime : 7;
        unsigned long bbe16_int14_oten : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_BBE16_OVERTIME_UNION;
#define WBBP_BBE16_OVERTIME_bbe16_int13_overtime_START (0)
#define WBBP_BBE16_OVERTIME_bbe16_int13_overtime_END (6)
#define WBBP_BBE16_OVERTIME_bbe16_int13_oten_START (7)
#define WBBP_BBE16_OVERTIME_bbe16_int13_oten_END (7)
#define WBBP_BBE16_OVERTIME_bbe16_int14_overtime_START (8)
#define WBBP_BBE16_OVERTIME_bbe16_int14_overtime_END (14)
#define WBBP_BBE16_OVERTIME_bbe16_int14_oten_START (15)
#define WBBP_BBE16_OVERTIME_bbe16_int14_oten_END (15)
typedef union
{
    unsigned long arm_int56_ot_num_reg;
    struct
    {
        unsigned long arm_int05_ot_num : 16;
        unsigned long arm_int06_ot_num : 16;
    } reg;
} WBBP_ARM_INT56_OT_NUM_UNION;
#define WBBP_ARM_INT56_OT_NUM_arm_int05_ot_num_START (0)
#define WBBP_ARM_INT56_OT_NUM_arm_int05_ot_num_END (15)
#define WBBP_ARM_INT56_OT_NUM_arm_int06_ot_num_START (16)
#define WBBP_ARM_INT56_OT_NUM_arm_int06_ot_num_END (31)
typedef union
{
    unsigned long arm_int78_ot_num_reg;
    struct
    {
        unsigned long arm_int07_ot_num : 16;
        unsigned long arm_int08_ot_num : 16;
    } reg;
} WBBP_ARM_INT78_OT_NUM_UNION;
#define WBBP_ARM_INT78_OT_NUM_arm_int07_ot_num_START (0)
#define WBBP_ARM_INT78_OT_NUM_arm_int07_ot_num_END (15)
#define WBBP_ARM_INT78_OT_NUM_arm_int08_ot_num_START (16)
#define WBBP_ARM_INT78_OT_NUM_arm_int08_ot_num_END (31)
typedef union
{
    unsigned long arm_int_ot_num_reg;
    struct
    {
        unsigned long arm_int01_ot_num : 16;
        unsigned long arm_int04_ot_num : 16;
    } reg;
} WBBP_ARM_INT_OT_NUM_UNION;
#define WBBP_ARM_INT_OT_NUM_arm_int01_ot_num_START (0)
#define WBBP_ARM_INT_OT_NUM_arm_int01_ot_num_END (15)
#define WBBP_ARM_INT_OT_NUM_arm_int04_ot_num_START (16)
#define WBBP_ARM_INT_OT_NUM_arm_int04_ot_num_END (31)
typedef union
{
    unsigned long bbe16_int_ot_num_reg;
    struct
    {
        unsigned long bbe16_int13_ot_num : 16;
        unsigned long bbe16_int14_ot_num : 16;
    } reg;
} WBBP_BBE16_INT_OT_NUM_UNION;
#define WBBP_BBE16_INT_OT_NUM_bbe16_int13_ot_num_START (0)
#define WBBP_BBE16_INT_OT_NUM_bbe16_int13_ot_num_END (15)
#define WBBP_BBE16_INT_OT_NUM_bbe16_int14_ot_num_START (16)
#define WBBP_BBE16_INT_OT_NUM_bbe16_int14_ot_num_END (31)
typedef union
{
    unsigned long arm_int04_sta_reg;
    struct
    {
        unsigned long arm_int04_sta : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT04_STA_UNION;
#define WBBP_ARM_INT04_STA_arm_int04_sta_START (0)
#define WBBP_ARM_INT04_STA_arm_int04_sta_END (0)
typedef union
{
    unsigned long arm_int04_mask_reg;
    struct
    {
        unsigned long arm_int04_mask : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT04_MASK_UNION;
#define WBBP_ARM_INT04_MASK_arm_int04_mask_START (0)
#define WBBP_ARM_INT04_MASK_arm_int04_mask_END (0)
typedef union
{
    unsigned long arm_int04_en_reg;
    struct
    {
        unsigned long arm_int04_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT04_EN_UNION;
#define WBBP_ARM_INT04_EN_arm_int04_en_START (0)
#define WBBP_ARM_INT04_EN_arm_int04_en_END (0)
typedef union
{
    unsigned long arm_int04_clr_reg;
    struct
    {
        unsigned long arm_int04_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT04_CLR_UNION;
#define WBBP_ARM_INT04_CLR_arm_int04_clr_START (0)
#define WBBP_ARM_INT04_CLR_arm_int04_clr_END (0)
typedef union
{
    unsigned long arm_int09_sta_reg;
    struct
    {
        unsigned long arm_int09_sta : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT09_STA_UNION;
#define WBBP_ARM_INT09_STA_arm_int09_sta_START (0)
#define WBBP_ARM_INT09_STA_arm_int09_sta_END (17)
typedef union
{
    unsigned long arm_int09_mask_reg;
    struct
    {
        unsigned long arm_int09_mask : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT09_MASK_UNION;
#define WBBP_ARM_INT09_MASK_arm_int09_mask_START (0)
#define WBBP_ARM_INT09_MASK_arm_int09_mask_END (17)
typedef union
{
    unsigned long arm_int09_en_reg;
    struct
    {
        unsigned long arm_int09_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT09_EN_UNION;
#define WBBP_ARM_INT09_EN_arm_int09_en_START (0)
#define WBBP_ARM_INT09_EN_arm_int09_en_END (0)
typedef union
{
    unsigned long arm_int09_clr_reg;
    struct
    {
        unsigned long arm_int09_clr : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_ARM_INT09_CLR_UNION;
#define WBBP_ARM_INT09_CLR_arm_int09_clr_START (0)
#define WBBP_ARM_INT09_CLR_arm_int09_clr_END (17)
typedef union
{
    unsigned long arm_int10_sta_reg;
    struct
    {
        unsigned long arm_int10_sta : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_ARM_INT10_STA_UNION;
#define WBBP_ARM_INT10_STA_arm_int10_sta_START (0)
#define WBBP_ARM_INT10_STA_arm_int10_sta_END (24)
typedef union
{
    unsigned long arm_int10_mask_reg;
    struct
    {
        unsigned long arm_int10_mask : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_ARM_INT10_MASK_UNION;
#define WBBP_ARM_INT10_MASK_arm_int10_mask_START (0)
#define WBBP_ARM_INT10_MASK_arm_int10_mask_END (24)
typedef union
{
    unsigned long arm_int10_en_reg;
    struct
    {
        unsigned long arm_int10_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT10_EN_UNION;
#define WBBP_ARM_INT10_EN_arm_int10_en_START (0)
#define WBBP_ARM_INT10_EN_arm_int10_en_END (0)
typedef union
{
    unsigned long arm_int10_clr_reg;
    struct
    {
        unsigned long arm_int10_clr : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_ARM_INT10_CLR_UNION;
#define WBBP_ARM_INT10_CLR_arm_int10_clr_START (0)
#define WBBP_ARM_INT10_CLR_arm_int10_clr_END (24)
typedef union
{
    unsigned long arm_int11_sta_reg;
    struct
    {
        unsigned long arm_int11_sta : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_ARM_INT11_STA_UNION;
#define WBBP_ARM_INT11_STA_arm_int11_sta_START (0)
#define WBBP_ARM_INT11_STA_arm_int11_sta_END (7)
typedef union
{
    unsigned long arm_int11_mask_reg;
    struct
    {
        unsigned long arm_int11_mask : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_ARM_INT11_MASK_UNION;
#define WBBP_ARM_INT11_MASK_arm_int11_mask_START (0)
#define WBBP_ARM_INT11_MASK_arm_int11_mask_END (7)
typedef union
{
    unsigned long arm_int11_en_reg;
    struct
    {
        unsigned long arm_int11_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ARM_INT11_EN_UNION;
#define WBBP_ARM_INT11_EN_arm_int11_en_START (0)
#define WBBP_ARM_INT11_EN_arm_int11_en_END (0)
typedef union
{
    unsigned long arm_int11_clr_reg;
    struct
    {
        unsigned long arm_int11_clr : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_ARM_INT11_CLR_UNION;
#define WBBP_ARM_INT11_CLR_arm_int11_clr_START (0)
#define WBBP_ARM_INT11_CLR_arm_int11_clr_END (7)
typedef union
{
    unsigned long odtoa_int12_sta_reg;
    struct
    {
        unsigned long odtoa_int12_sta : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ODTOA_INT12_STA_UNION;
#define WBBP_ODTOA_INT12_STA_odtoa_int12_sta_START (0)
#define WBBP_ODTOA_INT12_STA_odtoa_int12_sta_END (0)
typedef union
{
    unsigned long odtoa_int12_mask_reg;
    struct
    {
        unsigned long odtoa_int12_mask : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ODTOA_INT12_MASK_UNION;
#define WBBP_ODTOA_INT12_MASK_odtoa_int12_mask_START (0)
#define WBBP_ODTOA_INT12_MASK_odtoa_int12_mask_END (0)
typedef union
{
    unsigned long odtoa_int12_en_reg;
    struct
    {
        unsigned long odtoa_int12_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ODTOA_INT12_EN_UNION;
#define WBBP_ODTOA_INT12_EN_odtoa_int12_en_START (0)
#define WBBP_ODTOA_INT12_EN_odtoa_int12_en_END (0)
typedef union
{
    unsigned long odtoa_int12_clr_reg;
    struct
    {
        unsigned long odtoa_int12_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ODTOA_INT12_CLR_UNION;
#define WBBP_ODTOA_INT12_CLR_odtoa_int12_clr_START (0)
#define WBBP_ODTOA_INT12_CLR_odtoa_int12_clr_END (0)
typedef union
{
    unsigned long mpsrch_grp01_int_mode_reg;
    struct
    {
        unsigned long mpsrch_grp0_int_mode : 15;
        unsigned long reserved_0 : 1;
        unsigned long mpsrch_grp1_int_mode : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_MPSRCH_GRP01_INT_MODE_UNION;
#define WBBP_MPSRCH_GRP01_INT_MODE_mpsrch_grp0_int_mode_START (0)
#define WBBP_MPSRCH_GRP01_INT_MODE_mpsrch_grp0_int_mode_END (14)
#define WBBP_MPSRCH_GRP01_INT_MODE_mpsrch_grp1_int_mode_START (16)
#define WBBP_MPSRCH_GRP01_INT_MODE_mpsrch_grp1_int_mode_END (30)
typedef union
{
    unsigned long mpsrch_grp23_int_mode_reg;
    struct
    {
        unsigned long mpsrch_grp2_int_mode : 15;
        unsigned long reserved_0 : 1;
        unsigned long mpsrch_grp3_int_mode : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_MPSRCH_GRP23_INT_MODE_UNION;
#define WBBP_MPSRCH_GRP23_INT_MODE_mpsrch_grp2_int_mode_START (0)
#define WBBP_MPSRCH_GRP23_INT_MODE_mpsrch_grp2_int_mode_END (14)
#define WBBP_MPSRCH_GRP23_INT_MODE_mpsrch_grp3_int_mode_START (16)
#define WBBP_MPSRCH_GRP23_INT_MODE_mpsrch_grp3_int_mode_END (30)
typedef union
{
    unsigned long mpsrch_grp45_int_mode_reg;
    struct
    {
        unsigned long mpsrch_grp4_int_mode : 15;
        unsigned long reserved_0 : 1;
        unsigned long mpsrch_grp5_int_mode : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_MPSRCH_GRP45_INT_MODE_UNION;
#define WBBP_MPSRCH_GRP45_INT_MODE_mpsrch_grp4_int_mode_START (0)
#define WBBP_MPSRCH_GRP45_INT_MODE_mpsrch_grp4_int_mode_END (14)
#define WBBP_MPSRCH_GRP45_INT_MODE_mpsrch_grp5_int_mode_START (16)
#define WBBP_MPSRCH_GRP45_INT_MODE_mpsrch_grp5_int_mode_END (30)
typedef union
{
    unsigned long mpsrch_grp67_int_mode_reg;
    struct
    {
        unsigned long mpsrch_grp6_int_mode : 15;
        unsigned long reserved_0 : 1;
        unsigned long mpsrch_grp7_int_mode : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_MPSRCH_GRP67_INT_MODE_UNION;
#define WBBP_MPSRCH_GRP67_INT_MODE_mpsrch_grp6_int_mode_START (0)
#define WBBP_MPSRCH_GRP67_INT_MODE_mpsrch_grp6_int_mode_END (14)
#define WBBP_MPSRCH_GRP67_INT_MODE_mpsrch_grp7_int_mode_START (16)
#define WBBP_MPSRCH_GRP67_INT_MODE_mpsrch_grp7_int_mode_END (30)
typedef union
{
    unsigned long mpsrch_grp89_int_mode_reg;
    struct
    {
        unsigned long mpsrch_grp8_int_mode : 15;
        unsigned long reserved_0 : 1;
        unsigned long mpsrch_grp9_int_mode : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_MPSRCH_GRP89_INT_MODE_UNION;
#define WBBP_MPSRCH_GRP89_INT_MODE_mpsrch_grp8_int_mode_START (0)
#define WBBP_MPSRCH_GRP89_INT_MODE_mpsrch_grp8_int_mode_END (14)
#define WBBP_MPSRCH_GRP89_INT_MODE_mpsrch_grp9_int_mode_START (16)
#define WBBP_MPSRCH_GRP89_INT_MODE_mpsrch_grp9_int_mode_END (30)
typedef union
{
    unsigned long bbe16_int13_sta_reg;
    struct
    {
        unsigned long bbe16_int13_sta : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBE16_INT13_STA_UNION;
#define WBBP_BBE16_INT13_STA_bbe16_int13_sta_START (0)
#define WBBP_BBE16_INT13_STA_bbe16_int13_sta_END (3)
typedef union
{
    unsigned long bbe16_int13_mask_reg;
    struct
    {
        unsigned long bbe16_int13_mask : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBE16_INT13_MASK_UNION;
#define WBBP_BBE16_INT13_MASK_bbe16_int13_mask_START (0)
#define WBBP_BBE16_INT13_MASK_bbe16_int13_mask_END (3)
typedef union
{
    unsigned long bbe16_int13_en_reg;
    struct
    {
        unsigned long bbe16_int13_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBE16_INT13_EN_UNION;
#define WBBP_BBE16_INT13_EN_bbe16_int13_en_START (0)
#define WBBP_BBE16_INT13_EN_bbe16_int13_en_END (0)
typedef union
{
    unsigned long bbe16_int13_clr_reg;
    struct
    {
        unsigned long bbe16_int13_clr : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBE16_INT13_CLR_UNION;
#define WBBP_BBE16_INT13_CLR_bbe16_int13_clr_START (0)
#define WBBP_BBE16_INT13_CLR_bbe16_int13_clr_END (3)
typedef union
{
    unsigned long bbe16_int14_sta_reg;
    struct
    {
        unsigned long bbe16_int14_sta : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBE16_INT14_STA_UNION;
#define WBBP_BBE16_INT14_STA_bbe16_int14_sta_START (0)
#define WBBP_BBE16_INT14_STA_bbe16_int14_sta_END (0)
typedef union
{
    unsigned long bbe16_int14_mask_reg;
    struct
    {
        unsigned long bbe16_int14_mask : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBE16_INT14_MASK_UNION;
#define WBBP_BBE16_INT14_MASK_bbe16_int14_mask_START (0)
#define WBBP_BBE16_INT14_MASK_bbe16_int14_mask_END (0)
typedef union
{
    unsigned long bbe16_int14_en_reg;
    struct
    {
        unsigned long bbe16_int14_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBE16_INT14_EN_UNION;
#define WBBP_BBE16_INT14_EN_bbe16_int14_en_START (0)
#define WBBP_BBE16_INT14_EN_bbe16_int14_en_END (0)
typedef union
{
    unsigned long bbe16_int14_clr_reg;
    struct
    {
        unsigned long bbe16_int14_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBE16_INT14_CLR_UNION;
#define WBBP_BBE16_INT14_CLR_bbe16_int14_clr_START (0)
#define WBBP_BBE16_INT14_CLR_bbe16_int14_clr_END (0)
typedef union
{
    unsigned long asic_test_sel_w1_reg;
    struct
    {
        unsigned long asic_test_sel_w1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long asic_test_trig_w1 : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_ASIC_TEST_SEL_W1_UNION;
#define WBBP_ASIC_TEST_SEL_W1_asic_test_sel_w1_START (0)
#define WBBP_ASIC_TEST_SEL_W1_asic_test_sel_w1_END (9)
#define WBBP_ASIC_TEST_SEL_W1_asic_test_trig_w1_START (16)
#define WBBP_ASIC_TEST_SEL_W1_asic_test_trig_w1_END (16)
typedef union
{
    unsigned long virage_rm_ctrl_w1_0_reg;
    struct
    {
        unsigned long mem_ctrl_s_w1 : 16;
        unsigned long mem_ctrl_d_1w2r_w1 : 16;
    } reg;
} WBBP_VIRAGE_RM_CTRL_W1_0_UNION;
#define WBBP_VIRAGE_RM_CTRL_W1_0_mem_ctrl_s_w1_START (0)
#define WBBP_VIRAGE_RM_CTRL_W1_0_mem_ctrl_s_w1_END (15)
#define WBBP_VIRAGE_RM_CTRL_W1_0_mem_ctrl_d_1w2r_w1_START (16)
#define WBBP_VIRAGE_RM_CTRL_W1_0_mem_ctrl_d_1w2r_w1_END (31)
typedef union
{
    unsigned long virage_rm_ctrl_w1_1_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_w1 : 16;
        unsigned long rom_ctrl_w1 : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_VIRAGE_RM_CTRL_W1_1_UNION;
#define WBBP_VIRAGE_RM_CTRL_W1_1_mem_ctrl_d_1rw2rw_w1_START (0)
#define WBBP_VIRAGE_RM_CTRL_W1_1_mem_ctrl_d_1rw2rw_w1_END (15)
#define WBBP_VIRAGE_RM_CTRL_W1_1_rom_ctrl_w1_START (16)
#define WBBP_VIRAGE_RM_CTRL_W1_1_rom_ctrl_w1_END (23)
typedef union
{
    unsigned long sys_rst_con_w1_reg;
    struct
    {
        unsigned long sys_rst_control_w1_cs : 1;
        unsigned long sys_rst_control_w1_mps : 1;
        unsigned long sys_rst_control_w1_rake : 1;
        unsigned long sys_rst_control_w1_ulcode : 1;
        unsigned long sys_rst_control_w1_ulmod : 1;
        unsigned long sys_rst_control_w1_timing_1card : 1;
        unsigned long sys_rst_control_w1_agc1 : 1;
        unsigned long sys_rst_control_w1_lmmse : 1;
        unsigned long sys_rst_control_w1_agc2 : 1;
        unsigned long sys_rst_control_w1_timing_2card : 1;
        unsigned long sys_rst_control_w1_cm : 1;
        unsigned long sys_rst_control_w1_r99_61m_dldec : 1;
        unsigned long sys_rst_control_w1_r99_122m_dldec : 1;
        unsigned long sys_rst_control_w1_cpc_drx : 1;
        unsigned long reserved_0 : 2;
        unsigned long sys_clk_control_w1_cs : 1;
        unsigned long sys_clk_control_w1_mps : 1;
        unsigned long sys_clk_control_w1_rake : 1;
        unsigned long sys_clk_control_w1_ulcode : 1;
        unsigned long sys_clk_control_w1_ulmod : 1;
        unsigned long sys_clk_control_w1_timing_1card : 1;
        unsigned long sys_clk_control_w1_agc1 : 1;
        unsigned long sys_clk_control_w1_lmmse : 1;
        unsigned long sys_clk_control_w1_agc2 : 1;
        unsigned long sys_clk_control_w1_timing_2card : 1;
        unsigned long sys_clk_control_w1_cm : 1;
        unsigned long sys_clk_control_w1_r99_61m_dldec : 1;
        unsigned long sys_clk_control_w1_r99_122m_dldec : 1;
        unsigned long sys_clk_control_w1_cpc_drx : 1;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_SYS_RST_CON_W1_UNION;
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cs_START (0)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cs_END (0)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_mps_START (1)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_mps_END (1)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_rake_START (2)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_rake_END (2)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_ulcode_START (3)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_ulcode_END (3)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_ulmod_START (4)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_ulmod_END (4)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_timing_1card_START (5)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_timing_1card_END (5)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_agc1_START (6)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_agc1_END (6)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_lmmse_START (7)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_lmmse_END (7)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_agc2_START (8)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_agc2_END (8)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_timing_2card_START (9)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_timing_2card_END (9)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cm_START (10)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cm_END (10)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_r99_61m_dldec_START (11)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_r99_61m_dldec_END (11)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_r99_122m_dldec_START (12)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_r99_122m_dldec_END (12)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cpc_drx_START (13)
#define WBBP_SYS_RST_CON_W1_sys_rst_control_w1_cpc_drx_END (13)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cs_START (16)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cs_END (16)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_mps_START (17)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_mps_END (17)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_rake_START (18)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_rake_END (18)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_ulcode_START (19)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_ulcode_END (19)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_ulmod_START (20)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_ulmod_END (20)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_timing_1card_START (21)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_timing_1card_END (21)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_agc1_START (22)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_agc1_END (22)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_lmmse_START (23)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_lmmse_END (23)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_agc2_START (24)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_agc2_END (24)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_timing_2card_START (25)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_timing_2card_END (25)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cm_START (26)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cm_END (26)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_r99_61m_dldec_START (27)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_r99_61m_dldec_END (27)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_r99_122m_dldec_START (28)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_r99_122m_dldec_END (28)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cpc_drx_START (29)
#define WBBP_SYS_RST_CON_W1_sys_clk_control_w1_cpc_drx_END (29)
typedef union
{
    unsigned long imi_rst_con_w1_reg;
    struct
    {
        unsigned long imi_rst_control_w1_cs : 1;
        unsigned long imi_rst_control_w1_mps : 1;
        unsigned long imi_rst_control_w1_rake : 1;
        unsigned long imi_rst_control_w1_ulcode : 1;
        unsigned long imi_rst_control_w1_ulmod : 1;
        unsigned long imi_rst_control_w1_timing_1card : 1;
        unsigned long imi_rst_control_w1_agc1 : 1;
        unsigned long imi_rst_control_w1_lmmse : 1;
        unsigned long imi_rst_control_w1_timing_2card : 1;
        unsigned long imi_rst_control_w1_cm : 1;
        unsigned long imi_rst_control_w1_r99_dldec : 1;
        unsigned long imi_rst_control_w1_dlbuffer : 1;
        unsigned long imi_rst_control_w1_cpc_drx : 1;
        unsigned long imi_rst_control_w1_dbg : 1;
        unsigned long imi_rst_control_w1_dump : 1;
        unsigned long reserved : 1;
        unsigned long imi_addr_ctrl_cs : 1;
        unsigned long imi_addr_ctrl_mpsrch : 1;
        unsigned long imi_addr_ctrl_dldem : 1;
        unsigned long imi_addr_ctrl_ulcode : 1;
        unsigned long imi_addr_ctrl_ulmod : 1;
        unsigned long imi_addr_ctrl_fe_top_w : 1;
        unsigned long imi_addr_ctrl_agc : 1;
        unsigned long imi_addr_ctrl_cm : 1;
        unsigned long imi_addr_ctrl_cpc_drx : 1;
        unsigned long imi_addr_ctrl_int : 1;
        unsigned long imi_addr_ctrl_dldec_r99 : 1;
        unsigned long imi_addr_ctrl_dlbuffer : 1;
        unsigned long imi_addr_ctrl_timing_top : 1;
        unsigned long imi_addr_ctrl_wul_fe_top : 1;
        unsigned long imi_addr_ctrl_dbg : 1;
        unsigned long imi_addr_ctrl_dump : 1;
    } reg;
} WBBP_IMI_RST_CON_W1_UNION;
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cs_START (0)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cs_END (0)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_mps_START (1)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_mps_END (1)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_rake_START (2)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_rake_END (2)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_ulcode_START (3)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_ulcode_END (3)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_ulmod_START (4)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_ulmod_END (4)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_timing_1card_START (5)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_timing_1card_END (5)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_agc1_START (6)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_agc1_END (6)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_lmmse_START (7)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_lmmse_END (7)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_timing_2card_START (8)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_timing_2card_END (8)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cm_START (9)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cm_END (9)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_r99_dldec_START (10)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_r99_dldec_END (10)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dlbuffer_START (11)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dlbuffer_END (11)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cpc_drx_START (12)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_cpc_drx_END (12)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dbg_START (13)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dbg_END (13)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dump_START (14)
#define WBBP_IMI_RST_CON_W1_imi_rst_control_w1_dump_END (14)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cs_START (16)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cs_END (16)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_mpsrch_START (17)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_mpsrch_END (17)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dldem_START (18)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dldem_END (18)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_ulcode_START (19)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_ulcode_END (19)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_ulmod_START (20)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_ulmod_END (20)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_fe_top_w_START (21)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_fe_top_w_END (21)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_agc_START (22)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_agc_END (22)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cm_START (23)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cm_END (23)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cpc_drx_START (24)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_cpc_drx_END (24)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_int_START (25)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_int_END (25)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dldec_r99_START (26)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dldec_r99_END (26)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dlbuffer_START (27)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dlbuffer_END (27)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_timing_top_START (28)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_timing_top_END (28)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_wul_fe_top_START (29)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_wul_fe_top_END (29)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dbg_START (30)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dbg_END (30)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dump_START (31)
#define WBBP_IMI_RST_CON_W1_imi_addr_ctrl_dump_END (31)
typedef union
{
    unsigned long asic_test_sel_w2_reg;
    struct
    {
        unsigned long asic_test_sel_w2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long asic_test_trig_w2 : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_ASIC_TEST_SEL_W2_UNION;
#define WBBP_ASIC_TEST_SEL_W2_asic_test_sel_w2_START (0)
#define WBBP_ASIC_TEST_SEL_W2_asic_test_sel_w2_END (9)
#define WBBP_ASIC_TEST_SEL_W2_asic_test_trig_w2_START (16)
#define WBBP_ASIC_TEST_SEL_W2_asic_test_trig_w2_END (16)
typedef union
{
    unsigned long sys_rst_con_w2_reg;
    struct
    {
        unsigned long sys_rst_control_w2_cs : 1;
        unsigned long sys_rst_control_w2_mps : 1;
        unsigned long sys_rst_control_w2_rake : 1;
        unsigned long sys_rst_control_w2_ulcode : 1;
        unsigned long sys_rst_control_w2_ulmod : 1;
        unsigned long sys_rst_control_w2_timing_1card : 1;
        unsigned long sys_rst_control_w2_agc1 : 1;
        unsigned long sys_rst_control_w2_lmmse : 1;
        unsigned long sys_rst_control_w2_agc2 : 1;
        unsigned long sys_rst_control_w2_timing_2card : 1;
        unsigned long sys_rst_control_w2_cm : 1;
        unsigned long sys_rst_control_w2_r99_dldec : 1;
        unsigned long sys_rst_control_w2_ovsf1 : 1;
        unsigned long sys_rst_control_w2_ovsf2 : 1;
        unsigned long reserved_0 : 2;
        unsigned long sys_clk_control_w2_cs : 1;
        unsigned long sys_clk_control_w2_mps : 1;
        unsigned long sys_clk_control_w2_rake : 1;
        unsigned long sys_clk_control_w2_ulcode : 1;
        unsigned long sys_clk_control_w2_ulmod : 1;
        unsigned long sys_clk_control_w2_timing_1card : 1;
        unsigned long sys_clk_control_w2_agc1 : 1;
        unsigned long sys_clk_control_w2_lmmse : 1;
        unsigned long sys_clk_control_w2_agc2 : 1;
        unsigned long sys_clk_control_w2_timing_2card : 1;
        unsigned long sys_clk_control_w2_cm : 1;
        unsigned long sys_clk_control_w2_r99_dldec : 1;
        unsigned long sys_clk_control_w2_ovsf1 : 1;
        unsigned long sys_clk_control_w2_ovsf2 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_SYS_RST_CON_W2_UNION;
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_cs_START (0)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_cs_END (0)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_mps_START (1)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_mps_END (1)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_rake_START (2)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_rake_END (2)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ulcode_START (3)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ulcode_END (3)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ulmod_START (4)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ulmod_END (4)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_timing_1card_START (5)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_timing_1card_END (5)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_agc1_START (6)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_agc1_END (6)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_lmmse_START (7)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_lmmse_END (7)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_agc2_START (8)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_agc2_END (8)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_timing_2card_START (9)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_timing_2card_END (9)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_cm_START (10)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_cm_END (10)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_r99_dldec_START (11)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_r99_dldec_END (11)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ovsf1_START (12)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ovsf1_END (12)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ovsf2_START (13)
#define WBBP_SYS_RST_CON_W2_sys_rst_control_w2_ovsf2_END (13)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_cs_START (16)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_cs_END (16)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_mps_START (17)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_mps_END (17)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_rake_START (18)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_rake_END (18)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ulcode_START (19)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ulcode_END (19)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ulmod_START (20)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ulmod_END (20)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_timing_1card_START (21)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_timing_1card_END (21)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_agc1_START (22)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_agc1_END (22)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_lmmse_START (23)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_lmmse_END (23)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_agc2_START (24)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_agc2_END (24)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_timing_2card_START (25)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_timing_2card_END (25)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_cm_START (26)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_cm_END (26)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_r99_dldec_START (27)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_r99_dldec_END (27)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ovsf1_START (28)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ovsf1_END (28)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ovsf2_START (29)
#define WBBP_SYS_RST_CON_W2_sys_clk_control_w2_ovsf2_END (29)
typedef union
{
    unsigned long imi_rst_con_w2_reg;
    struct
    {
        unsigned long imi_rst_control_w2_cs : 1;
        unsigned long imi_rst_control_w2_mps : 1;
        unsigned long imi_rst_control_w2_rake : 1;
        unsigned long imi_rst_control_w2_ulcode : 1;
        unsigned long imi_rst_control_w2_ulmod : 1;
        unsigned long imi_rst_control_w2_timing_1card : 1;
        unsigned long imi_rst_control_w2_agc1 : 1;
        unsigned long imi_rst_control_w2_lmmse : 1;
        unsigned long imi_rst_control_w2_timing_2card : 1;
        unsigned long imi_rst_control_w2_cm : 1;
        unsigned long imi_rst_control_w2_r99_dldec : 1;
        unsigned long imi_rst_control_w2_ovsf1 : 1;
        unsigned long imi_rst_control_w2_ovsf2 : 1;
        unsigned long reserved_0 : 3;
        unsigned long imi_addr_ctrl_lmmse : 1;
        unsigned long imi_addr_ctrl_dldec_dpa : 1;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_IMI_RST_CON_W2_UNION;
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_cs_START (0)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_cs_END (0)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_mps_START (1)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_mps_END (1)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_rake_START (2)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_rake_END (2)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ulcode_START (3)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ulcode_END (3)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ulmod_START (4)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ulmod_END (4)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_timing_1card_START (5)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_timing_1card_END (5)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_agc1_START (6)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_agc1_END (6)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_lmmse_START (7)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_lmmse_END (7)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_timing_2card_START (8)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_timing_2card_END (8)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_cm_START (9)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_cm_END (9)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_r99_dldec_START (10)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_r99_dldec_END (10)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ovsf1_START (11)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ovsf1_END (11)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ovsf2_START (12)
#define WBBP_IMI_RST_CON_W2_imi_rst_control_w2_ovsf2_END (12)
#define WBBP_IMI_RST_CON_W2_imi_addr_ctrl_lmmse_START (16)
#define WBBP_IMI_RST_CON_W2_imi_addr_ctrl_lmmse_END (16)
#define WBBP_IMI_RST_CON_W2_imi_addr_ctrl_dldec_dpa_START (17)
#define WBBP_IMI_RST_CON_W2_imi_addr_ctrl_dldec_dpa_END (17)
typedef union
{
    unsigned long virage_rm_ctrl_w2_0_reg;
    struct
    {
        unsigned long mem_ctrl_s_w2 : 16;
        unsigned long mem_ctrl_d_1w2r_w2 : 16;
    } reg;
} WBBP_VIRAGE_RM_CTRL_W2_0_UNION;
#define WBBP_VIRAGE_RM_CTRL_W2_0_mem_ctrl_s_w2_START (0)
#define WBBP_VIRAGE_RM_CTRL_W2_0_mem_ctrl_s_w2_END (15)
#define WBBP_VIRAGE_RM_CTRL_W2_0_mem_ctrl_d_1w2r_w2_START (16)
#define WBBP_VIRAGE_RM_CTRL_W2_0_mem_ctrl_d_1w2r_w2_END (31)
typedef union
{
    unsigned long virage_rm_ctrl_w2_1_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_w2 : 16;
        unsigned long rom_ctrl_w2 : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_VIRAGE_RM_CTRL_W2_1_UNION;
#define WBBP_VIRAGE_RM_CTRL_W2_1_mem_ctrl_d_1rw2rw_w2_START (0)
#define WBBP_VIRAGE_RM_CTRL_W2_1_mem_ctrl_d_1rw2rw_w2_END (15)
#define WBBP_VIRAGE_RM_CTRL_W2_1_rom_ctrl_w2_START (16)
#define WBBP_VIRAGE_RM_CTRL_W2_1_rom_ctrl_w2_END (23)
typedef union
{
    unsigned long hsscch_less_valid_reg;
    struct
    {
        unsigned long hsscch_less_valid : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSSCCH_LESS_VALID_UNION;
#define WBBP_HSSCCH_LESS_VALID_hsscch_less_valid_START (0)
#define WBBP_HSSCCH_LESS_VALID_hsscch_less_valid_END (0)
typedef union
{
    unsigned long scch_less_active_rpt_reg;
    struct
    {
        unsigned long scch_less_active : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SCCH_LESS_ACTIVE_RPT_UNION;
#define WBBP_SCCH_LESS_ACTIVE_RPT_scch_less_active_START (0)
#define WBBP_SCCH_LESS_ACTIVE_RPT_scch_less_active_END (0)
typedef union
{
    unsigned long drx_low_power_en_reg;
    struct
    {
        unsigned long drx_low_power_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DRX_LOW_POWER_EN_UNION;
#define WBBP_DRX_LOW_POWER_EN_drx_low_power_en_START (0)
#define WBBP_DRX_LOW_POWER_EN_drx_low_power_en_END (0)
typedef union
{
    unsigned long drx_rf_open_reg;
    struct
    {
        unsigned long drx_rf_open_time_chip : 12;
        unsigned long drx_rf_open_time_slot : 4;
        unsigned long drx_rf_open_time_cfn : 8;
        unsigned long drx_rf_open_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_RF_OPEN_UNION;
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_chip_START (0)
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_chip_END (11)
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_slot_START (12)
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_slot_END (15)
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_cfn_START (16)
#define WBBP_DRX_RF_OPEN_drx_rf_open_time_cfn_END (23)
#define WBBP_DRX_RF_OPEN_drx_rf_open_en_START (24)
#define WBBP_DRX_RF_OPEN_drx_rf_open_en_END (24)
typedef union
{
    unsigned long drx_rf_close_reg;
    struct
    {
        unsigned long drx_rf_close_time_chip : 12;
        unsigned long drx_rf_close_time_slot : 4;
        unsigned long drx_rf_close_time_cfn : 8;
        unsigned long drx_rf_close_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_RF_CLOSE_UNION;
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_chip_START (0)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_chip_END (11)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_slot_START (12)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_slot_END (15)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_cfn_START (16)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_time_cfn_END (23)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_en_START (24)
#define WBBP_DRX_RF_CLOSE_drx_rf_close_en_END (24)
typedef union
{
    unsigned long drx_abb_open_reg;
    struct
    {
        unsigned long drx_abb_open_time_chip : 12;
        unsigned long drx_abb_open_time_slot : 4;
        unsigned long drx_abb_open_time_cfn : 8;
        unsigned long drx_abb_open_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_ABB_OPEN_UNION;
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_chip_START (0)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_chip_END (11)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_slot_START (12)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_slot_END (15)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_cfn_START (16)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_time_cfn_END (23)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_en_START (24)
#define WBBP_DRX_ABB_OPEN_drx_abb_open_en_END (24)
typedef union
{
    unsigned long drx_abb_close_reg;
    struct
    {
        unsigned long drx_abb_close_time_chip : 12;
        unsigned long drx_abb_close_time_slot : 4;
        unsigned long drx_abb_close_time_cfn : 8;
        unsigned long drx_abb_close_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_ABB_CLOSE_UNION;
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_chip_START (0)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_chip_END (11)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_slot_START (12)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_slot_END (15)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_cfn_START (16)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_time_cfn_END (23)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_en_START (24)
#define WBBP_DRX_ABB_CLOSE_drx_abb_close_en_END (24)
typedef union
{
    unsigned long drx_agc_open_reg;
    struct
    {
        unsigned long drx_agc_open_time_chip : 12;
        unsigned long drx_agc_open_time_slot : 4;
        unsigned long drx_agc_open_time_cfn : 8;
        unsigned long drx_agc_open_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_AGC_OPEN_UNION;
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_chip_START (0)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_chip_END (11)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_slot_START (12)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_slot_END (15)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_cfn_START (16)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_time_cfn_END (23)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_en_START (24)
#define WBBP_DRX_AGC_OPEN_drx_agc_open_en_END (24)
typedef union
{
    unsigned long drx_agc_close_reg;
    struct
    {
        unsigned long drx_agc_close_time_chip : 12;
        unsigned long drx_agc_close_time_slot : 4;
        unsigned long drx_agc_close_time_cfn : 8;
        unsigned long drx_agc_close_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_AGC_CLOSE_UNION;
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_chip_START (0)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_chip_END (11)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_slot_START (12)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_slot_END (15)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_cfn_START (16)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_time_cfn_END (23)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_en_START (24)
#define WBBP_DRX_AGC_CLOSE_drx_agc_close_en_END (24)
typedef union
{
    unsigned long sys_slot_int_reg;
    struct
    {
        unsigned long sys_slot_int_mask : 15;
        unsigned long reserved_0 : 1;
        unsigned long sys_slot_chip : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_SYS_SLOT_INT_UNION;
#define WBBP_SYS_SLOT_INT_sys_slot_int_mask_START (0)
#define WBBP_SYS_SLOT_INT_sys_slot_int_mask_END (14)
#define WBBP_SYS_SLOT_INT_sys_slot_chip_START (16)
#define WBBP_SYS_SLOT_INT_sys_slot_chip_END (27)
typedef union
{
    unsigned long sys_slot_rpt_reg;
    struct
    {
        unsigned long sys_slot_no : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_SYS_SLOT_RPT_UNION;
#define WBBP_SYS_SLOT_RPT_sys_slot_no_START (0)
#define WBBP_SYS_SLOT_RPT_sys_slot_no_END (3)
typedef union
{
    unsigned long scch_subfrm_rpt_reg;
    struct
    {
        unsigned long hs_subfrm_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SCCH_SUBFRM_RPT_UNION;
#define WBBP_SCCH_SUBFRM_RPT_hs_subfrm_no_START (0)
#define WBBP_SCCH_SUBFRM_RPT_hs_subfrm_no_END (2)
typedef union
{
    unsigned long fe_stauts_reg;
    struct
    {
        unsigned long fe_status_rf : 1;
        unsigned long fe_status_abb : 1;
        unsigned long fe_status_agc : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_FE_STAUTS_UNION;
#define WBBP_FE_STAUTS_fe_status_rf_START (0)
#define WBBP_FE_STAUTS_fe_status_rf_END (0)
#define WBBP_FE_STAUTS_fe_status_abb_START (1)
#define WBBP_FE_STAUTS_fe_status_abb_END (1)
#define WBBP_FE_STAUTS_fe_status_agc_START (2)
#define WBBP_FE_STAUTS_fe_status_agc_END (2)
typedef union
{
    unsigned long rf_force_ind_reg;
    struct
    {
        unsigned long rf_force_open_ind : 1;
        unsigned long reserved_0 : 15;
        unsigned long rf_force_close_ind : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_RF_FORCE_IND_UNION;
#define WBBP_RF_FORCE_IND_rf_force_open_ind_START (0)
#define WBBP_RF_FORCE_IND_rf_force_open_ind_END (0)
#define WBBP_RF_FORCE_IND_rf_force_close_ind_START (16)
#define WBBP_RF_FORCE_IND_rf_force_close_ind_END (16)
typedef union
{
    unsigned long abb_force_ind_reg;
    struct
    {
        unsigned long abb_force_open_ind : 1;
        unsigned long reserved_0 : 15;
        unsigned long abb_force_close_ind : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_ABB_FORCE_IND_UNION;
#define WBBP_ABB_FORCE_IND_abb_force_open_ind_START (0)
#define WBBP_ABB_FORCE_IND_abb_force_open_ind_END (0)
#define WBBP_ABB_FORCE_IND_abb_force_close_ind_START (16)
#define WBBP_ABB_FORCE_IND_abb_force_close_ind_END (16)
typedef union
{
    unsigned long agc_force_ind_reg;
    struct
    {
        unsigned long agc_force_open_ind : 1;
        unsigned long reserved_0 : 15;
        unsigned long agc_force_close_ind : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_AGC_FORCE_IND_UNION;
#define WBBP_AGC_FORCE_IND_agc_force_open_ind_START (0)
#define WBBP_AGC_FORCE_IND_agc_force_open_ind_END (0)
#define WBBP_AGC_FORCE_IND_agc_force_close_ind_START (16)
#define WBBP_AGC_FORCE_IND_agc_force_close_ind_END (16)
typedef union
{
    unsigned long cell_srch_drx_cfg_en_reg;
    struct
    {
        unsigned long cell_srch_drx_cfg_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CELL_SRCH_DRX_CFG_EN_UNION;
#define WBBP_CELL_SRCH_DRX_CFG_EN_cell_srch_drx_cfg_en_START (0)
#define WBBP_CELL_SRCH_DRX_CFG_EN_cell_srch_drx_cfg_en_END (0)
typedef union
{
    unsigned long drx_cell_srch_open_en_reg;
    struct
    {
        unsigned long cell_srch_drx_open_time_chip : 12;
        unsigned long cell_srch_drx_open_time_slot : 4;
        unsigned long cell_srch_drx_open_time_cfn : 8;
        unsigned long drx_cell_srch_open_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_CELL_SRCH_OPEN_EN_UNION;
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_chip_START (0)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_chip_END (11)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_slot_START (12)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_slot_END (15)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_cfn_START (16)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_cell_srch_drx_open_time_cfn_END (23)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_drx_cell_srch_open_en_START (24)
#define WBBP_DRX_CELL_SRCH_OPEN_EN_drx_cell_srch_open_en_END (24)
typedef union
{
    unsigned long drx_cell_srch_close_en_reg;
    struct
    {
        unsigned long cell_srch_drx_close_time_chip : 12;
        unsigned long cell_srch_drx_close_time_slot : 4;
        unsigned long cell_srch_drx_close_time_cfn : 8;
        unsigned long drx_cell_srch_close_en : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_DRX_CELL_SRCH_CLOSE_EN_UNION;
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_chip_START (0)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_chip_END (11)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_slot_START (12)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_slot_END (15)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_cfn_START (16)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_cell_srch_drx_close_time_cfn_END (23)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_drx_cell_srch_close_en_START (24)
#define WBBP_DRX_CELL_SRCH_CLOSE_EN_drx_cell_srch_close_en_END (24)
typedef union
{
    unsigned long drx_cell_force_ind_reg;
    struct
    {
        unsigned long cell_srch_drx_force_open : 1;
        unsigned long reserved_0 : 15;
        unsigned long cell_srch_drx_force_close : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_DRX_CELL_FORCE_IND_UNION;
#define WBBP_DRX_CELL_FORCE_IND_cell_srch_drx_force_open_START (0)
#define WBBP_DRX_CELL_FORCE_IND_cell_srch_drx_force_open_END (0)
#define WBBP_DRX_CELL_FORCE_IND_cell_srch_drx_force_close_START (16)
#define WBBP_DRX_CELL_FORCE_IND_cell_srch_drx_force_close_END (16)
typedef union
{
    unsigned long dl_gap_para_reg;
    struct
    {
        unsigned long dsp_dl_gap_start_slot : 4;
        unsigned long reserved_0 : 4;
        unsigned long dsp_dl_gap_slot_num : 3;
        unsigned long reserved_1 : 5;
        unsigned long dsp_dl_gap_len : 4;
        unsigned long reserved_2 : 12;
    } reg;
} WBBP_DL_GAP_PARA_UNION;
#define WBBP_DL_GAP_PARA_dsp_dl_gap_start_slot_START (0)
#define WBBP_DL_GAP_PARA_dsp_dl_gap_start_slot_END (3)
#define WBBP_DL_GAP_PARA_dsp_dl_gap_slot_num_START (8)
#define WBBP_DL_GAP_PARA_dsp_dl_gap_slot_num_END (10)
#define WBBP_DL_GAP_PARA_dsp_dl_gap_len_START (16)
#define WBBP_DL_GAP_PARA_dsp_dl_gap_len_END (19)
typedef union
{
    unsigned long dl_cm_mode_reg;
    struct
    {
        unsigned long dsp_dl_cm_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DL_CM_MODE_UNION;
#define WBBP_DL_CM_MODE_dsp_dl_cm_mode_START (0)
#define WBBP_DL_CM_MODE_dsp_dl_cm_mode_END (1)
typedef union
{
    unsigned long ul_gap_para_reg;
    struct
    {
        unsigned long dsp_ul_gap_start_slot : 4;
        unsigned long reserved_0 : 12;
        unsigned long dsp_ul_gap_slot_num : 3;
        unsigned long reserved_1 : 13;
    } reg;
} WBBP_UL_GAP_PARA_UNION;
#define WBBP_UL_GAP_PARA_dsp_ul_gap_start_slot_START (0)
#define WBBP_UL_GAP_PARA_dsp_ul_gap_start_slot_END (3)
#define WBBP_UL_GAP_PARA_dsp_ul_gap_slot_num_START (16)
#define WBBP_UL_GAP_PARA_dsp_ul_gap_slot_num_END (18)
typedef union
{
    unsigned long ul_cm_mode_reg;
    struct
    {
        unsigned long dsp_ul_cm_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_UL_CM_MODE_UNION;
#define WBBP_UL_CM_MODE_dsp_ul_cm_mode_START (0)
#define WBBP_UL_CM_MODE_dsp_ul_cm_mode_END (1)
typedef union
{
    unsigned long inter_occasion_sfn_reg;
    struct
    {
        unsigned long inter_occasion_sfn : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_INTER_OCCASION_SFN_UNION;
#define WBBP_INTER_OCCASION_SFN_inter_occasion_sfn_START (0)
#define WBBP_INTER_OCCASION_SFN_inter_occasion_sfn_END (11)
typedef union
{
    unsigned long inter_occasion_para_reg;
    struct
    {
        unsigned long inter_occasion_prd : 12;
        unsigned long reserved_0 : 4;
        unsigned long inter_occasion_len : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_INTER_OCCASION_PARA_UNION;
#define WBBP_INTER_OCCASION_PARA_inter_occasion_prd_START (0)
#define WBBP_INTER_OCCASION_PARA_inter_occasion_prd_END (11)
#define WBBP_INTER_OCCASION_PARA_inter_occasion_len_START (16)
#define WBBP_INTER_OCCASION_PARA_inter_occasion_len_END (27)
typedef union
{
    unsigned long inter_occasion_en_reg;
    struct
    {
        unsigned long inter_occasion_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_INTER_OCCASION_EN_UNION;
#define WBBP_INTER_OCCASION_EN_inter_occasion_en_START (0)
#define WBBP_INTER_OCCASION_EN_inter_occasion_en_END (0)
typedef union
{
    unsigned long dl_cm_type_reg;
    struct
    {
        unsigned long dsp_dl_cm_type : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DL_CM_TYPE_UNION;
#define WBBP_DL_CM_TYPE_dsp_dl_cm_type_START (0)
#define WBBP_DL_CM_TYPE_dsp_dl_cm_type_END (1)
typedef union
{
    unsigned long cm_after_mode_reg;
    struct
    {
        unsigned long rpp_mode : 1;
        unsigned long reserved_0: 7;
        unsigned long itp_mode : 1;
        unsigned long reserved_1: 23;
    } reg;
} WBBP_CM_AFTER_MODE_UNION;
#define WBBP_CM_AFTER_MODE_rpp_mode_START (0)
#define WBBP_CM_AFTER_MODE_rpp_mode_END (0)
#define WBBP_CM_AFTER_MODE_itp_mode_START (8)
#define WBBP_CM_AFTER_MODE_itp_mode_END (8)
typedef union
{
    unsigned long ul_dl_gap_ind_reg;
    struct
    {
        unsigned long ul_dl_gap_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DL_GAP_IND_UNION;
#define WBBP_UL_DL_GAP_IND_ul_dl_gap_ind_START (0)
#define WBBP_UL_DL_GAP_IND_ul_dl_gap_ind_END (0)
typedef union
{
    unsigned long interf_idle_en_reg;
    struct
    {
        unsigned long interf_idle_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_INTERF_IDLE_EN_UNION;
#define WBBP_INTERF_IDLE_EN_interf_idle_en_START (0)
#define WBBP_INTERF_IDLE_EN_interf_idle_en_END (0)
typedef union
{
    unsigned long interf_measure_type_reg;
    struct
    {
        unsigned long interf_measure_type : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_INTERF_MEASURE_TYPE_UNION;
#define WBBP_INTERF_MEASURE_TYPE_interf_measure_type_START (0)
#define WBBP_INTERF_MEASURE_TYPE_interf_measure_type_END (1)
typedef union
{
    unsigned long w_lte_cfg_reg;
    struct
    {
        unsigned long cpu_w_intrasys_delay : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_interfreq_en_dly : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_3g4_int0_int1_dist : 12;
        unsigned long reserved_2 : 4;
    } reg;
} WBBP_W_LTE_CFG_UNION;
#define WBBP_W_LTE_CFG_cpu_w_intrasys_delay_START (0)
#define WBBP_W_LTE_CFG_cpu_w_intrasys_delay_END (4)
#define WBBP_W_LTE_CFG_cpu_interfreq_en_dly_START (8)
#define WBBP_W_LTE_CFG_cpu_interfreq_en_dly_END (11)
#define WBBP_W_LTE_CFG_cpu_3g4_int0_int1_dist_START (16)
#define WBBP_W_LTE_CFG_cpu_3g4_int0_int1_dist_END (27)
typedef union
{
    unsigned long w_lte_stop_reg;
    struct
    {
        unsigned long cpu_3g4_stop : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_4g3_stop : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_W_LTE_STOP_UNION;
#define WBBP_W_LTE_STOP_cpu_3g4_stop_START (0)
#define WBBP_W_LTE_STOP_cpu_3g4_stop_END (0)
#define WBBP_W_LTE_STOP_cpu_4g3_stop_START (4)
#define WBBP_W_LTE_STOP_cpu_4g3_stop_END (4)
typedef union
{
    unsigned long lte_mea_w_en_reg;
    struct
    {
        unsigned long cpu_master_mea_w_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_LTE_MEA_W_EN_UNION;
#define WBBP_LTE_MEA_W_EN_cpu_master_mea_w_en_START (0)
#define WBBP_LTE_MEA_W_EN_cpu_master_mea_w_en_END (0)
typedef union
{
    unsigned long cm_clr_reg;
    struct
    {
        unsigned long cpu_cm_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CM_CLR_UNION;
#define WBBP_CM_CLR_cpu_cm_clr_START (0)
#define WBBP_CM_CLR_cpu_cm_clr_END (0)
typedef union
{
    unsigned long idle_en_pos_time_reg;
    struct
    {
        unsigned long idle_en_pos_sys_cnt : 20;
        unsigned long idle_en_pos_cfn : 12;
    } reg;
} WBBP_IDLE_EN_POS_TIME_UNION;
#define WBBP_IDLE_EN_POS_TIME_idle_en_pos_sys_cnt_START (0)
#define WBBP_IDLE_EN_POS_TIME_idle_en_pos_sys_cnt_END (19)
#define WBBP_IDLE_EN_POS_TIME_idle_en_pos_cfn_START (20)
#define WBBP_IDLE_EN_POS_TIME_idle_en_pos_cfn_END (31)
typedef union
{
    unsigned long idle_en_neg_time_reg;
    struct
    {
        unsigned long idle_en_neg_sys_cnt : 20;
        unsigned long idle_en_neg_cfn : 12;
    } reg;
} WBBP_IDLE_EN_NEG_TIME_UNION;
#define WBBP_IDLE_EN_NEG_TIME_idle_en_neg_sys_cnt_START (0)
#define WBBP_IDLE_EN_NEG_TIME_idle_en_neg_sys_cnt_END (19)
#define WBBP_IDLE_EN_NEG_TIME_idle_en_neg_cfn_START (20)
#define WBBP_IDLE_EN_NEG_TIME_idle_en_neg_cfn_END (31)
typedef union
{
    unsigned long gap_en_pos_time_reg;
    struct
    {
        unsigned long gap_en_pos_sys_cnt : 20;
        unsigned long gap_en_pos_cfn : 12;
    } reg;
} WBBP_GAP_EN_POS_TIME_UNION;
#define WBBP_GAP_EN_POS_TIME_gap_en_pos_sys_cnt_START (0)
#define WBBP_GAP_EN_POS_TIME_gap_en_pos_sys_cnt_END (19)
#define WBBP_GAP_EN_POS_TIME_gap_en_pos_cfn_START (20)
#define WBBP_GAP_EN_POS_TIME_gap_en_pos_cfn_END (31)
typedef union
{
    unsigned long gap_en_neg_time_reg;
    struct
    {
        unsigned long gap_en_neg_sys_cnt : 20;
        unsigned long gap_en_neg_cfn : 12;
    } reg;
} WBBP_GAP_EN_NEG_TIME_UNION;
#define WBBP_GAP_EN_NEG_TIME_gap_en_neg_sys_cnt_START (0)
#define WBBP_GAP_EN_NEG_TIME_gap_en_neg_sys_cnt_END (19)
#define WBBP_GAP_EN_NEG_TIME_gap_en_neg_cfn_START (20)
#define WBBP_GAP_EN_NEG_TIME_gap_en_neg_cfn_END (31)
typedef union
{
    unsigned long occasion_en_pos_time_reg;
    struct
    {
        unsigned long occasion_en_pos_sys_cnt : 20;
        unsigned long occasion_en_pos_cfn : 12;
    } reg;
} WBBP_OCCASION_EN_POS_TIME_UNION;
#define WBBP_OCCASION_EN_POS_TIME_occasion_en_pos_sys_cnt_START (0)
#define WBBP_OCCASION_EN_POS_TIME_occasion_en_pos_sys_cnt_END (19)
#define WBBP_OCCASION_EN_POS_TIME_occasion_en_pos_cfn_START (20)
#define WBBP_OCCASION_EN_POS_TIME_occasion_en_pos_cfn_END (31)
typedef union
{
    unsigned long occasion_en_neg_time_reg;
    struct
    {
        unsigned long occasion_en_neg_sys_cnt : 20;
        unsigned long occasion_en_neg_cfn : 12;
    } reg;
} WBBP_OCCASION_EN_NEG_TIME_UNION;
#define WBBP_OCCASION_EN_NEG_TIME_occasion_en_neg_sys_cnt_START (0)
#define WBBP_OCCASION_EN_NEG_TIME_occasion_en_neg_sys_cnt_END (19)
#define WBBP_OCCASION_EN_NEG_TIME_occasion_en_neg_cfn_START (20)
#define WBBP_OCCASION_EN_NEG_TIME_occasion_en_neg_cfn_END (31)
typedef union
{
    unsigned long obg_timng_int3_time_reg;
    struct
    {
        unsigned long obj_int3_sys_cnt : 20;
        unsigned long obj_int3_cfn : 12;
    } reg;
} WBBP_OBG_TIMNG_INT3_TIME_UNION;
#define WBBP_OBG_TIMNG_INT3_TIME_obj_int3_sys_cnt_START (0)
#define WBBP_OBG_TIMNG_INT3_TIME_obj_int3_sys_cnt_END (19)
#define WBBP_OBG_TIMNG_INT3_TIME_obj_int3_cfn_START (20)
#define WBBP_OBG_TIMNG_INT3_TIME_obj_int3_cfn_END (31)
typedef union
{
    unsigned long stop_3g4_time_reg;
    struct
    {
        unsigned long stop_3g4_sys_cnt : 20;
        unsigned long stop_3g4_cfn : 12;
    } reg;
} WBBP_STOP_3G4_TIME_UNION;
#define WBBP_STOP_3G4_TIME_stop_3g4_sys_cnt_START (0)
#define WBBP_STOP_3G4_TIME_stop_3g4_sys_cnt_END (19)
#define WBBP_STOP_3G4_TIME_stop_3g4_cfn_START (20)
#define WBBP_STOP_3G4_TIME_stop_3g4_cfn_END (31)
typedef union
{
    unsigned long stop_4g3_time_reg;
    struct
    {
        unsigned long stop_4g3_sys_cnt : 20;
        unsigned long stop_4g3_cfn : 12;
    } reg;
} WBBP_STOP_4G3_TIME_UNION;
#define WBBP_STOP_4G3_TIME_stop_4g3_sys_cnt_START (0)
#define WBBP_STOP_4G3_TIME_stop_4g3_sys_cnt_END (19)
#define WBBP_STOP_4G3_TIME_stop_4g3_cfn_START (20)
#define WBBP_STOP_4G3_TIME_stop_4g3_cfn_END (31)
typedef union
{
    unsigned long clear_ind0_time_reg;
    struct
    {
        unsigned long clear_ind0_sys_cnt : 20;
        unsigned long clear_ind0_cfn : 12;
    } reg;
} WBBP_CLEAR_IND0_TIME_UNION;
#define WBBP_CLEAR_IND0_TIME_clear_ind0_sys_cnt_START (0)
#define WBBP_CLEAR_IND0_TIME_clear_ind0_sys_cnt_END (19)
#define WBBP_CLEAR_IND0_TIME_clear_ind0_cfn_START (20)
#define WBBP_CLEAR_IND0_TIME_clear_ind0_cfn_END (31)
typedef union
{
    unsigned long master_intrasys_valid_w_pos_reg;
    struct
    {
        unsigned long master_intrasys_valid_w_pos_sys_cnt : 20;
        unsigned long master_intrasys_valid_w_pos_cfn : 12;
    } reg;
} WBBP_MASTER_INTRASYS_VALID_W_POS_UNION;
#define WBBP_MASTER_INTRASYS_VALID_W_POS_master_intrasys_valid_w_pos_sys_cnt_START (0)
#define WBBP_MASTER_INTRASYS_VALID_W_POS_master_intrasys_valid_w_pos_sys_cnt_END (19)
#define WBBP_MASTER_INTRASYS_VALID_W_POS_master_intrasys_valid_w_pos_cfn_START (20)
#define WBBP_MASTER_INTRASYS_VALID_W_POS_master_intrasys_valid_w_pos_cfn_END (31)
typedef union
{
    unsigned long master_intrasys_valid_w_neg_reg;
    struct
    {
        unsigned long master_intrasys_valid_w_neg_sys_cnt : 20;
        unsigned long master_intrasys_valid_w_neg_cfn : 12;
    } reg;
} WBBP_MASTER_INTRASYS_VALID_W_NEG_UNION;
#define WBBP_MASTER_INTRASYS_VALID_W_NEG_master_intrasys_valid_w_neg_sys_cnt_START (0)
#define WBBP_MASTER_INTRASYS_VALID_W_NEG_master_intrasys_valid_w_neg_sys_cnt_END (19)
#define WBBP_MASTER_INTRASYS_VALID_W_NEG_master_intrasys_valid_w_neg_cfn_START (20)
#define WBBP_MASTER_INTRASYS_VALID_W_NEG_master_intrasys_valid_w_neg_cfn_END (31)
typedef union
{
    unsigned long rf_ctrl_state_reg;
    struct
    {
        unsigned long rf_ctrl_state0 : 4;
        unsigned long rf_ctrl_state1 : 4;
        unsigned long rf_ctrl_state2 : 4;
        unsigned long rf_ctrl_state3 : 4;
        unsigned long rf_ctrl_state4 : 4;
        unsigned long rf_ctrl_state5 : 4;
        unsigned long rf_ctrl_state6 : 4;
        unsigned long rf_ctrl_state7 : 4;
    } reg;
} WBBP_RF_CTRL_STATE_UNION;
#define WBBP_RF_CTRL_STATE_rf_ctrl_state0_START (0)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state0_END (3)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state1_START (4)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state1_END (7)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state2_START (8)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state2_END (11)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state3_START (12)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state3_END (15)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state4_START (16)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state4_END (19)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state5_START (20)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state5_END (23)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state6_START (24)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state6_END (27)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state7_START (28)
#define WBBP_RF_CTRL_STATE_rf_ctrl_state7_END (31)
typedef union
{
    unsigned long intrafreq_en_pos_reg;
    struct
    {
        unsigned long intrafreq_en_pos_sys_cnt : 20;
        unsigned long intrafreq_en_pos_cfn : 12;
    } reg;
} WBBP_INTRAFREQ_EN_POS_UNION;
#define WBBP_INTRAFREQ_EN_POS_intrafreq_en_pos_sys_cnt_START (0)
#define WBBP_INTRAFREQ_EN_POS_intrafreq_en_pos_sys_cnt_END (19)
#define WBBP_INTRAFREQ_EN_POS_intrafreq_en_pos_cfn_START (20)
#define WBBP_INTRAFREQ_EN_POS_intrafreq_en_pos_cfn_END (31)
typedef union
{
    unsigned long intrafreq_en_neg_reg;
    struct
    {
        unsigned long intrafreq_en_neg_sys_cnt : 20;
        unsigned long intrafreq_en_neg_cfn : 12;
    } reg;
} WBBP_INTRAFREQ_EN_NEG_UNION;
#define WBBP_INTRAFREQ_EN_NEG_intrafreq_en_neg_sys_cnt_START (0)
#define WBBP_INTRAFREQ_EN_NEG_intrafreq_en_neg_sys_cnt_END (19)
#define WBBP_INTRAFREQ_EN_NEG_intrafreq_en_neg_cfn_START (20)
#define WBBP_INTRAFREQ_EN_NEG_intrafreq_en_neg_cfn_END (31)
typedef union
{
    unsigned long interfreq_en_pos_reg;
    struct
    {
        unsigned long interfreq_en_pos_sys_cnt : 20;
        unsigned long interfreq_en_pos_cfn : 12;
    } reg;
} WBBP_INTERFREQ_EN_POS_UNION;
#define WBBP_INTERFREQ_EN_POS_interfreq_en_pos_sys_cnt_START (0)
#define WBBP_INTERFREQ_EN_POS_interfreq_en_pos_sys_cnt_END (19)
#define WBBP_INTERFREQ_EN_POS_interfreq_en_pos_cfn_START (20)
#define WBBP_INTERFREQ_EN_POS_interfreq_en_pos_cfn_END (31)
typedef union
{
    unsigned long interfreq_en_neg_reg;
    struct
    {
        unsigned long interfreq_en_neg_sys_cnt : 20;
        unsigned long interfreq_en_neg_cfn : 12;
    } reg;
} WBBP_INTERFREQ_EN_NEG_UNION;
#define WBBP_INTERFREQ_EN_NEG_interfreq_en_neg_sys_cnt_START (0)
#define WBBP_INTERFREQ_EN_NEG_interfreq_en_neg_sys_cnt_END (19)
#define WBBP_INTERFREQ_EN_NEG_interfreq_en_neg_cfn_START (20)
#define WBBP_INTERFREQ_EN_NEG_interfreq_en_neg_cfn_END (31)
typedef union
{
    unsigned long cpu_rf_contrl_ctu_mode_sel_reg;
    struct
    {
        unsigned long cpu_rf_control_ctu_mode_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CPU_RF_CONTRL_CTU_MODE_SEL_UNION;
#define WBBP_CPU_RF_CONTRL_CTU_MODE_SEL_cpu_rf_control_ctu_mode_sel_START (0)
#define WBBP_CPU_RF_CONTRL_CTU_MODE_SEL_cpu_rf_control_ctu_mode_sel_END (0)
typedef union
{
    unsigned long cpu_master_fe_cfg_timing_reg;
    struct
    {
        unsigned long cpu_master_fe2idle_delay_timing : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_master_fe2normal_delay_timing : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_CPU_MASTER_FE_CFG_TIMING_UNION;
#define WBBP_CPU_MASTER_FE_CFG_TIMING_cpu_master_fe2idle_delay_timing_START (0)
#define WBBP_CPU_MASTER_FE_CFG_TIMING_cpu_master_fe2idle_delay_timing_END (9)
#define WBBP_CPU_MASTER_FE_CFG_TIMING_cpu_master_fe2normal_delay_timing_START (16)
#define WBBP_CPU_MASTER_FE_CFG_TIMING_cpu_master_fe2normal_delay_timing_END (25)
typedef union
{
    unsigned long cpu_slave_fe_cfg_timing_reg;
    struct
    {
        unsigned long cpu_slave_fe2idle_delay_timing : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_slave_fe2normal_delay_timing : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_CPU_SLAVE_FE_CFG_TIMING_UNION;
#define WBBP_CPU_SLAVE_FE_CFG_TIMING_cpu_slave_fe2idle_delay_timing_START (0)
#define WBBP_CPU_SLAVE_FE_CFG_TIMING_cpu_slave_fe2idle_delay_timing_END (9)
#define WBBP_CPU_SLAVE_FE_CFG_TIMING_cpu_slave_fe2normal_delay_timing_START (16)
#define WBBP_CPU_SLAVE_FE_CFG_TIMING_cpu_slave_fe2normal_delay_timing_END (25)
typedef union
{
    unsigned long mea_type_cfg_reg;
    struct
    {
        unsigned long mea_type_cfg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MEA_TYPE_CFG_UNION;
#define WBBP_MEA_TYPE_CFG_mea_type_cfg_START (0)
#define WBBP_MEA_TYPE_CFG_mea_type_cfg_END (0)
typedef union
{
    unsigned long intrafreq_en_pos_base_cnt_reg;
    struct
    {
        unsigned long intrafreq_en_pos_base_cnt : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTRAFREQ_EN_POS_BASE_CNT_UNION;
#define WBBP_INTRAFREQ_EN_POS_BASE_CNT_intrafreq_en_pos_base_cnt_START (0)
#define WBBP_INTRAFREQ_EN_POS_BASE_CNT_intrafreq_en_pos_base_cnt_END (19)
typedef union
{
    unsigned long intrafreq_en_neg_base_cnt_reg;
    struct
    {
        unsigned long intrafreq_en_neg_base_cnt : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTRAFREQ_EN_NEG_BASE_CNT_UNION;
#define WBBP_INTRAFREQ_EN_NEG_BASE_CNT_intrafreq_en_neg_base_cnt_START (0)
#define WBBP_INTRAFREQ_EN_NEG_BASE_CNT_intrafreq_en_neg_base_cnt_END (19)
typedef union
{
    unsigned long interfreq_en_pos_base_cnt_reg;
    struct
    {
        unsigned long interfreq_en_pos_base_cnt : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTERFREQ_EN_POS_BASE_CNT_UNION;
#define WBBP_INTERFREQ_EN_POS_BASE_CNT_interfreq_en_pos_base_cnt_START (0)
#define WBBP_INTERFREQ_EN_POS_BASE_CNT_interfreq_en_pos_base_cnt_END (19)
typedef union
{
    unsigned long interfreq_en_neg_base_cnt_reg;
    struct
    {
        unsigned long interfreq_en_neg_base_cnt : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTERFREQ_EN_NEG_BASE_CNT_UNION;
#define WBBP_INTERFREQ_EN_NEG_BASE_CNT_interfreq_en_neg_base_cnt_START (0)
#define WBBP_INTERFREQ_EN_NEG_BASE_CNT_interfreq_en_neg_base_cnt_END (19)
typedef union
{
    unsigned long trace_change_ind_reg;
    struct
    {
        unsigned long trace_change_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TRACE_CHANGE_IND_UNION;
#define WBBP_TRACE_CHANGE_IND_trace_change_ind_START (0)
#define WBBP_TRACE_CHANGE_IND_trace_change_ind_END (0)
typedef union
{
    unsigned long sys_change_ind_reg;
    struct
    {
        unsigned long sys_change_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SYS_CHANGE_IND_UNION;
#define WBBP_SYS_CHANGE_IND_sys_change_ind_START (0)
#define WBBP_SYS_CHANGE_IND_sys_change_ind_END (0)
typedef union
{
    unsigned long timing_mode_reg;
    struct
    {
        unsigned long timing_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TIMING_MODE_UNION;
#define WBBP_TIMING_MODE_timing_mode_START (0)
#define WBBP_TIMING_MODE_timing_mode_END (1)
typedef union
{
    unsigned long cfn_offset_reg;
    struct
    {
        unsigned long cfn_offset : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_CFN_OFFSET_UNION;
#define WBBP_CFN_OFFSET_cfn_offset_START (0)
#define WBBP_CFN_OFFSET_cfn_offset_END (7)
typedef union
{
    unsigned long sfn_offset_reg;
    struct
    {
        unsigned long sfn_offset : 12;
        unsigned long sfn_offset_valid : 1;
        unsigned long reserved : 19;
    } reg;
} WBBP_SFN_OFFSET_UNION;
#define WBBP_SFN_OFFSET_sfn_offset_START (0)
#define WBBP_SFN_OFFSET_sfn_offset_END (11)
#define WBBP_SFN_OFFSET_sfn_offset_valid_START (12)
#define WBBP_SFN_OFFSET_sfn_offset_valid_END (12)
typedef union
{
    unsigned long sfn_cfn_msr_ind_reg;
    struct
    {
        unsigned long sfn_cfn_msr_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SFN_CFN_MSR_IND_UNION;
#define WBBP_SFN_CFN_MSR_IND_sfn_cfn_msr_ind_START (0)
#define WBBP_SFN_CFN_MSR_IND_sfn_cfn_msr_ind_END (0)
typedef union
{
    unsigned long sfn_sfn_msr_ind_reg;
    struct
    {
        unsigned long sfn_sfn_msr_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SFN_SFN_MSR_IND_UNION;
#define WBBP_SFN_SFN_MSR_IND_sfn_sfn_msr_ind_START (0)
#define WBBP_SFN_SFN_MSR_IND_sfn_sfn_msr_ind_END (0)
typedef union
{
    unsigned long timing_offset_reg;
    struct
    {
        unsigned long timing_offset_chip : 12;
        unsigned long timing_offset_slot : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_TIMING_OFFSET_UNION;
#define WBBP_TIMING_OFFSET_timing_offset_chip_START (0)
#define WBBP_TIMING_OFFSET_timing_offset_chip_END (11)
#define WBBP_TIMING_OFFSET_timing_offset_slot_START (12)
#define WBBP_TIMING_OFFSET_timing_offset_slot_END (15)
typedef union
{
    unsigned long trace_channel_off_reg;
    struct
    {
        unsigned long trace_channel_off_chip : 12;
        unsigned long trace_channel_off_slot : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_TRACE_CHANNEL_OFF_UNION;
#define WBBP_TRACE_CHANNEL_OFF_trace_channel_off_chip_START (0)
#define WBBP_TRACE_CHANNEL_OFF_trace_channel_off_chip_END (11)
#define WBBP_TRACE_CHANNEL_OFF_trace_channel_off_slot_START (12)
#define WBBP_TRACE_CHANNEL_OFF_trace_channel_off_slot_END (15)
typedef union
{
    unsigned long sfn_ajust_reg;
    struct
    {
        unsigned long sfn_ajust : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_SFN_AJUST_UNION;
#define WBBP_SFN_AJUST_sfn_ajust_START (0)
#define WBBP_SFN_AJUST_sfn_ajust_END (11)
typedef union
{
    unsigned long cfn_ajust_reg;
    struct
    {
        unsigned long cfn_ajust : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_CFN_AJUST_UNION;
#define WBBP_CFN_AJUST_cfn_ajust_START (0)
#define WBBP_CFN_AJUST_cfn_ajust_END (7)
typedef union
{
    unsigned long sfn_ajust_ind_reg;
    struct
    {
        unsigned long sfn_ajust_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SFN_AJUST_IND_UNION;
#define WBBP_SFN_AJUST_IND_sfn_ajust_ind_START (0)
#define WBBP_SFN_AJUST_IND_sfn_ajust_ind_END (0)
typedef union
{
    unsigned long cfn_ajust_ind_reg;
    struct
    {
        unsigned long cfn_ajust_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CFN_AJUST_IND_UNION;
#define WBBP_CFN_AJUST_IND_cfn_ajust_ind_START (0)
#define WBBP_CFN_AJUST_IND_cfn_ajust_ind_END (0)
typedef union
{
    unsigned long fdp_dp_shft_ind_reg;
    struct
    {
        unsigned long fdp_dp_shft_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FDP_DP_SHFT_IND_UNION;
#define WBBP_FDP_DP_SHFT_IND_fdp_dp_shft_ind_START (0)
#define WBBP_FDP_DP_SHFT_IND_fdp_dp_shft_ind_END (0)
typedef union
{
    unsigned long timing_cfg_ready_reg;
    struct
    {
        unsigned long timing_cfg_ready : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TIMING_CFG_READY_UNION;
#define WBBP_TIMING_CFG_READY_timing_cfg_ready_START (0)
#define WBBP_TIMING_CFG_READY_timing_cfg_ready_END (0)
typedef union
{
    unsigned long int79ms_cnt_reg;
    struct
    {
        unsigned long int7ms_cnt_chip : 12;
        unsigned long int7ms_cnt_slot : 4;
        unsigned long int9ms_cnt_chip : 12;
        unsigned long int9ms_cnt_slot : 4;
    } reg;
} WBBP_INT79MS_CNT_UNION;
#define WBBP_INT79MS_CNT_int7ms_cnt_chip_START (0)
#define WBBP_INT79MS_CNT_int7ms_cnt_chip_END (11)
#define WBBP_INT79MS_CNT_int7ms_cnt_slot_START (12)
#define WBBP_INT79MS_CNT_int7ms_cnt_slot_END (15)
#define WBBP_INT79MS_CNT_int9ms_cnt_chip_START (16)
#define WBBP_INT79MS_CNT_int9ms_cnt_chip_END (27)
#define WBBP_INT79MS_CNT_int9ms_cnt_slot_START (28)
#define WBBP_INT79MS_CNT_int9ms_cnt_slot_END (31)
typedef union
{
    unsigned long trace_dp_frm_pos_reg;
    struct
    {
        unsigned long trace_dp_frm_pos_clk : 4;
        unsigned long trace_dp_frm_pos_chip : 12;
        unsigned long trace_dp_frm_pos_slot : 4;
        unsigned long reserved : 12;
    } reg;
} WBBP_TRACE_DP_FRM_POS_UNION;
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_clk_START (0)
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_clk_END (3)
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_chip_START (4)
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_chip_END (15)
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_slot_START (16)
#define WBBP_TRACE_DP_FRM_POS_trace_dp_frm_pos_slot_END (19)
typedef union
{
    unsigned long trace_cpi_frm_pos_reg;
    struct
    {
        unsigned long trace_cpi_frm_pos_clk : 4;
        unsigned long trace_cpi_frm_pos_chip : 12;
        unsigned long trace_cpi_frm_pos_slot : 4;
        unsigned long reserved : 12;
    } reg;
} WBBP_TRACE_CPI_FRM_POS_UNION;
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_clk_START (0)
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_clk_END (3)
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_chip_START (4)
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_chip_END (15)
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_slot_START (16)
#define WBBP_TRACE_CPI_FRM_POS_trace_cpi_frm_pos_slot_END (19)
typedef union
{
    unsigned long neig_cpi_frm_pos_reg;
    struct
    {
        unsigned long neig_cpi_frm_pos_clk : 4;
        unsigned long neig_cpi_frm_pos_chip : 12;
        unsigned long neig_cpi_frm_pos_slot : 4;
        unsigned long reserved : 12;
    } reg;
} WBBP_NEIG_CPI_FRM_POS_UNION;
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_clk_START (0)
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_clk_END (3)
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_chip_START (4)
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_chip_END (15)
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_slot_START (16)
#define WBBP_NEIG_CPI_FRM_POS_neig_cpi_frm_pos_slot_END (19)
typedef union
{
    unsigned long path_cfg_ready_reg;
    struct
    {
        unsigned long path_cfg_ready : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PATH_CFG_READY_UNION;
#define WBBP_PATH_CFG_READY_path_cfg_ready_START (0)
#define WBBP_PATH_CFG_READY_path_cfg_ready_END (0)
typedef union
{
    unsigned long sfn_sfn_diff_reg;
    struct
    {
        unsigned long sfn_sfn_diff_tm : 16;
        unsigned long sfn_sfn_diff_off : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_SFN_SFN_DIFF_UNION;
#define WBBP_SFN_SFN_DIFF_sfn_sfn_diff_tm_START (0)
#define WBBP_SFN_SFN_DIFF_sfn_sfn_diff_tm_END (15)
#define WBBP_SFN_SFN_DIFF_sfn_sfn_diff_off_START (16)
#define WBBP_SFN_SFN_DIFF_sfn_sfn_diff_off_END (23)
typedef union
{
    unsigned long sfn_cfn_diff_reg;
    struct
    {
        unsigned long sfn_cfn_diff_tm : 16;
        unsigned long sfn_cfn_diff_off : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_SFN_CFN_DIFF_UNION;
#define WBBP_SFN_CFN_DIFF_sfn_cfn_diff_tm_START (0)
#define WBBP_SFN_CFN_DIFF_sfn_cfn_diff_tm_END (15)
#define WBBP_SFN_CFN_DIFF_sfn_cfn_diff_off_START (16)
#define WBBP_SFN_CFN_DIFF_sfn_cfn_diff_off_END (23)
typedef union
{
    unsigned long sys_base_time_reg;
    struct
    {
        unsigned long sys_base_time_clk : 4;
        unsigned long sys_base_time_chip : 12;
        unsigned long sys_base_time_slot : 4;
        unsigned long reserved : 12;
    } reg;
} WBBP_SYS_BASE_TIME_UNION;
#define WBBP_SYS_BASE_TIME_sys_base_time_clk_START (0)
#define WBBP_SYS_BASE_TIME_sys_base_time_clk_END (3)
#define WBBP_SYS_BASE_TIME_sys_base_time_chip_START (4)
#define WBBP_SYS_BASE_TIME_sys_base_time_chip_END (15)
#define WBBP_SYS_BASE_TIME_sys_base_time_slot_START (16)
#define WBBP_SYS_BASE_TIME_sys_base_time_slot_END (19)
typedef union
{
    unsigned long sfn_get_success_reg;
    struct
    {
        unsigned long sfn_get_success : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_SFN_GET_SUCCESS_UNION;
#define WBBP_SFN_GET_SUCCESS_sfn_get_success_START (0)
#define WBBP_SFN_GET_SUCCESS_sfn_get_success_END (1)
typedef union
{
    unsigned long sfn_reg;
    struct
    {
        unsigned long sfn : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_SFN_UNION;
#define WBBP_SFN_sfn_START (0)
#define WBBP_SFN_sfn_END (11)
typedef union
{
    unsigned long cfn_reg;
    struct
    {
        unsigned long cfn : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_CFN_UNION;
#define WBBP_CFN_cfn_START (0)
#define WBBP_CFN_cfn_END (11)
typedef union
{
    unsigned long sfn_renew_ind_reg;
    struct
    {
        unsigned long sfn_renew_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SFN_RENEW_IND_UNION;
#define WBBP_SFN_RENEW_IND_sfn_renew_ind_START (0)
#define WBBP_SFN_RENEW_IND_sfn_renew_ind_END (0)
typedef union
{
    unsigned long timing_mode_sel_reg;
    struct
    {
        unsigned long timing_mode_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TIMING_MODE_SEL_UNION;
#define WBBP_TIMING_MODE_SEL_timing_mode_sel_START (0)
#define WBBP_TIMING_MODE_SEL_timing_mode_sel_END (0)
typedef union
{
    unsigned long int12_cnt_reg;
    struct
    {
        unsigned long int1_cnt_chip : 12;
        unsigned long int1_cnt_slot : 4;
        unsigned long int2_cnt_chip : 12;
        unsigned long int2_cnt_slot : 4;
    } reg;
} WBBP_INT12_CNT_UNION;
#define WBBP_INT12_CNT_int1_cnt_chip_START (0)
#define WBBP_INT12_CNT_int1_cnt_chip_END (11)
#define WBBP_INT12_CNT_int1_cnt_slot_START (12)
#define WBBP_INT12_CNT_int1_cnt_slot_END (15)
#define WBBP_INT12_CNT_int2_cnt_chip_START (16)
#define WBBP_INT12_CNT_int2_cnt_chip_END (27)
#define WBBP_INT12_CNT_int2_cnt_slot_START (28)
#define WBBP_INT12_CNT_int2_cnt_slot_END (31)
typedef union
{
    unsigned long int34_cnt_reg;
    struct
    {
        unsigned long int3_cnt_chip : 12;
        unsigned long int3_cnt_slot : 4;
        unsigned long int4_cnt_chip : 12;
        unsigned long int4_cnt_slot : 4;
    } reg;
} WBBP_INT34_CNT_UNION;
#define WBBP_INT34_CNT_int3_cnt_chip_START (0)
#define WBBP_INT34_CNT_int3_cnt_chip_END (11)
#define WBBP_INT34_CNT_int3_cnt_slot_START (12)
#define WBBP_INT34_CNT_int3_cnt_slot_END (15)
#define WBBP_INT34_CNT_int4_cnt_chip_START (16)
#define WBBP_INT34_CNT_int4_cnt_chip_END (27)
#define WBBP_INT34_CNT_int4_cnt_slot_START (28)
#define WBBP_INT34_CNT_int4_cnt_slot_END (31)
typedef union
{
    unsigned long int_2ms_subfrm_no_reg;
    struct
    {
        unsigned long int_2ms_subfrm_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_INT_2MS_SUBFRM_NO_UNION;
#define WBBP_INT_2MS_SUBFRM_NO_int_2ms_subfrm_no_START (0)
#define WBBP_INT_2MS_SUBFRM_NO_int_2ms_subfrm_no_END (2)
typedef union
{
    unsigned long sfn_get_success_1st_reg;
    struct
    {
        unsigned long sfn_get_success_1st : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_SFN_GET_SUCCESS_1ST_UNION;
#define WBBP_SFN_GET_SUCCESS_1ST_sfn_get_success_1st_START (0)
#define WBBP_SFN_GET_SUCCESS_1ST_sfn_get_success_1st_END (1)
typedef union
{
    unsigned long sys_base_cnt_reg;
    struct
    {
        unsigned long sys_cnt_chip : 12;
        unsigned long sys_cnt_slot : 4;
        unsigned long base_cnt_chip : 12;
        unsigned long base_cnt_slot : 4;
    } reg;
} WBBP_SYS_BASE_CNT_UNION;
#define WBBP_SYS_BASE_CNT_sys_cnt_chip_START (0)
#define WBBP_SYS_BASE_CNT_sys_cnt_chip_END (11)
#define WBBP_SYS_BASE_CNT_sys_cnt_slot_START (12)
#define WBBP_SYS_BASE_CNT_sys_cnt_slot_END (15)
#define WBBP_SYS_BASE_CNT_base_cnt_chip_START (16)
#define WBBP_SYS_BASE_CNT_base_cnt_chip_END (27)
#define WBBP_SYS_BASE_CNT_base_cnt_slot_START (28)
#define WBBP_SYS_BASE_CNT_base_cnt_slot_END (31)
typedef union
{
    unsigned long sfn_fail_inter_num_reg;
    struct
    {
        unsigned long sfn_fail_inter_num : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_SFN_FAIL_INTER_NUM_UNION;
#define WBBP_SFN_FAIL_INTER_NUM_sfn_fail_inter_num_START (0)
#define WBBP_SFN_FAIL_INTER_NUM_sfn_fail_inter_num_END (4)
typedef union
{
    unsigned long slot_int_cfg_reg;
    struct
    {
        unsigned long slot_int_chip : 12;
        unsigned long reserved_0 : 4;
        unsigned long slot_int_mask : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_SLOT_INT_CFG_UNION;
#define WBBP_SLOT_INT_CFG_slot_int_chip_START (0)
#define WBBP_SLOT_INT_CFG_slot_int_chip_END (11)
#define WBBP_SLOT_INT_CFG_slot_int_mask_START (16)
#define WBBP_SLOT_INT_CFG_slot_int_mask_END (30)
typedef union
{
    unsigned long obj_0timing_cfg_reg;
    struct
    {
        unsigned long obj_0timing_cfg_chip : 12;
        unsigned long obj_0timing_cfg_slot : 4;
        unsigned long obj_0timing_cfg_cfn : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_OBJ_0TIMING_CFG_UNION;
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_chip_START (0)
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_chip_END (11)
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_slot_START (12)
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_slot_END (15)
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_cfn_START (16)
#define WBBP_OBJ_0TIMING_CFG_obj_0timing_cfg_cfn_END (27)
typedef union
{
    unsigned long obj_1timing_cfg_reg;
    struct
    {
        unsigned long obj_1timing_cfg_chip : 12;
        unsigned long obj_1timing_cfg_slot : 4;
        unsigned long obj_1timing_cfg_cfn : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_OBJ_1TIMING_CFG_UNION;
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_chip_START (0)
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_chip_END (11)
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_slot_START (12)
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_slot_END (15)
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_cfn_START (16)
#define WBBP_OBJ_1TIMING_CFG_obj_1timing_cfg_cfn_END (27)
typedef union
{
    unsigned long obj_2timing_cfg_reg;
    struct
    {
        unsigned long obj_2timing_cfg_chip : 12;
        unsigned long obj_2timing_cfg_slot : 4;
        unsigned long obj_2timing_cfg_cfn : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_OBJ_2TIMING_CFG_UNION;
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_chip_START (0)
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_chip_END (11)
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_slot_START (12)
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_slot_END (15)
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_cfn_START (16)
#define WBBP_OBJ_2TIMING_CFG_obj_2timing_cfg_cfn_END (27)
typedef union
{
    unsigned long obj_3timing_cfg_reg;
    struct
    {
        unsigned long obj_3timing_cfg_chip : 12;
        unsigned long obj_3timing_cfg_slot : 4;
        unsigned long obj_3timing_cfg_cfn : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_OBJ_3TIMING_CFG_UNION;
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_chip_START (0)
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_chip_END (11)
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_slot_START (12)
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_slot_END (15)
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_cfn_START (16)
#define WBBP_OBJ_3TIMING_CFG_obj_3timing_cfg_cfn_END (27)
typedef union
{
    unsigned long obj_timing_en_reg;
    struct
    {
        unsigned long dsp_obj0_timing_en : 1;
        unsigned long dsp_obj1_timing_en : 1;
        unsigned long dsp_obj2_timing_en : 1;
        unsigned long dsp_obj3_timing_en : 1;
        unsigned long reserved : 27;
        unsigned long dsp_obj_frame_sel : 1;
    } reg;
} WBBP_OBJ_TIMING_EN_UNION;
#define WBBP_OBJ_TIMING_EN_dsp_obj0_timing_en_START (0)
#define WBBP_OBJ_TIMING_EN_dsp_obj0_timing_en_END (0)
#define WBBP_OBJ_TIMING_EN_dsp_obj1_timing_en_START (1)
#define WBBP_OBJ_TIMING_EN_dsp_obj1_timing_en_END (1)
#define WBBP_OBJ_TIMING_EN_dsp_obj2_timing_en_START (2)
#define WBBP_OBJ_TIMING_EN_dsp_obj2_timing_en_END (2)
#define WBBP_OBJ_TIMING_EN_dsp_obj3_timing_en_START (3)
#define WBBP_OBJ_TIMING_EN_dsp_obj3_timing_en_END (3)
#define WBBP_OBJ_TIMING_EN_dsp_obj_frame_sel_START (31)
#define WBBP_OBJ_TIMING_EN_dsp_obj_frame_sel_END (31)
typedef union
{
    unsigned long bbe16_sys_slot_int_reg;
    struct
    {
        unsigned long bbe16_slot_int_chip : 12;
        unsigned long reserved_0 : 4;
        unsigned long bbe16_slot_int_mask : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_BBE16_SYS_SLOT_INT_UNION;
#define WBBP_BBE16_SYS_SLOT_INT_bbe16_slot_int_chip_START (0)
#define WBBP_BBE16_SYS_SLOT_INT_bbe16_slot_int_chip_END (11)
#define WBBP_BBE16_SYS_SLOT_INT_bbe16_slot_int_mask_START (16)
#define WBBP_BBE16_SYS_SLOT_INT_bbe16_slot_int_mask_END (30)
typedef union
{
    unsigned long timing_update_sel_reg;
    struct
    {
        unsigned long timing_update_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TIMING_UPDATE_SEL_UNION;
#define WBBP_TIMING_UPDATE_SEL_timing_update_sel_START (0)
#define WBBP_TIMING_UPDATE_SEL_timing_update_sel_END (0)
typedef union
{
    unsigned long dc2_mea_ind_reg;
    struct
    {
        unsigned long dc2_measure_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC2_MEA_IND_UNION;
#define WBBP_DC2_MEA_IND_dc2_measure_ind_START (0)
#define WBBP_DC2_MEA_IND_dc2_measure_ind_END (0)
typedef union
{
    unsigned long ck_msr_period_reg;
    struct
    {
        unsigned long ck_msr_period : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_CK_MSR_PERIOD_UNION;
#define WBBP_CK_MSR_PERIOD_ck_msr_period_START (0)
#define WBBP_CK_MSR_PERIOD_ck_msr_period_END (17)
typedef union
{
    unsigned long ck_msr_filter_reg;
    struct
    {
        unsigned long ck_msr_filter : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_CK_MSR_FILTER_UNION;
#define WBBP_CK_MSR_FILTER_ck_msr_filter_START (0)
#define WBBP_CK_MSR_FILTER_ck_msr_filter_END (1)
typedef union
{
    unsigned long ck_msr_en_reg;
    struct
    {
        unsigned long msr_filter_init : 30;
        unsigned long reserved : 1;
        unsigned long ck_msr_en : 1;
    } reg;
} WBBP_CK_MSR_EN_UNION;
#define WBBP_CK_MSR_EN_msr_filter_init_START (0)
#define WBBP_CK_MSR_EN_msr_filter_init_END (29)
#define WBBP_CK_MSR_EN_ck_msr_en_START (31)
#define WBBP_CK_MSR_EN_ck_msr_en_END (31)
typedef union
{
    unsigned long card_sel_reg;
    struct
    {
        unsigned long card_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_CARD_SEL_UNION;
#define WBBP_CARD_SEL_card_sel_START (0)
#define WBBP_CARD_SEL_card_sel_END (1)
typedef union
{
    unsigned long ck_msr_counter_reg;
    struct
    {
        unsigned long ck_msr_counter : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_CK_MSR_COUNTER_UNION;
#define WBBP_CK_MSR_COUNTER_ck_msr_counter_START (0)
#define WBBP_CK_MSR_COUNTER_ck_msr_counter_END (29)
typedef union
{
    unsigned long timing_sel_reg;
    struct
    {
        unsigned long timing_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TIMING_SEL_UNION;
#define WBBP_TIMING_SEL_timing_sel_START (0)
#define WBBP_TIMING_SEL_timing_sel_END (0)
typedef union
{
    unsigned long mpsrch_en_0_reg;
    struct
    {
        unsigned long mpsrch_en0 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_0_UNION;
#define WBBP_MPSRCH_EN_0_mpsrch_en0_START (0)
#define WBBP_MPSRCH_EN_0_mpsrch_en0_END (0)
typedef union
{
    unsigned long mpsrch_mode_0_reg;
    struct
    {
        unsigned long mpsrch_mode0_alpha_coef : 3;
        unsigned long mpsrch_mode0_freq_ind : 1;
        unsigned long mpsrch_mode0_ips : 1;
        unsigned long mpsrch_mode0_rx_ind : 1;
        unsigned long mpsrch_mode0_sel : 1;
        unsigned long mpsrch_mode0_rx_freq_sel : 1;
        unsigned long mpsrch_mode0_correct_ind : 1;
        unsigned long mpsrch_mode0_trig_ind : 1;
        unsigned long mpsrch_mode0_rxcarrier_ind : 1;
        unsigned long mpsrch_mode0_function_sel : 2;
        unsigned long mpsrch_mode0_tx_ind : 1;
        unsigned long mpsrch_mode0_interp : 1;
        unsigned long mpsrch_mode0_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_0_UNION;
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_ips_START (4)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_ips_END (4)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_sel_START (6)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_sel_END (6)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_function_sel_START (11)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_function_sel_END (12)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_interp_START (14)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_interp_END (14)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_0_mpsrch_mode0_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_0_reg;
    struct
    {
        unsigned long scram_init0 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_0_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_0_scram_init0_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_0_scram_init0_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_0_reg;
    struct
    {
        unsigned long cpich_sync0_chip_cnt : 12;
        unsigned long cpich_sync0_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_0_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_0_cpich_sync0_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_0_cpich_sync0_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_0_cpich_sync0_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_0_cpich_sync0_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_0_reg;
    struct
    {
        unsigned long win_offset0 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_0_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_0_win_offset0_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_0_win_offset0_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_0_reg;
    struct
    {
        unsigned long corr_num0 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num0 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_0_UNION;
#define WBBP_MPSRCH_CORR_PARA_0_corr_num0_START (0)
#define WBBP_MPSRCH_CORR_PARA_0_corr_num0_END (4)
#define WBBP_MPSRCH_CORR_PARA_0_nocorr_num0_START (8)
#define WBBP_MPSRCH_CORR_PARA_0_nocorr_num0_END (15)
typedef union
{
    unsigned long mpsrch_en_1_reg;
    struct
    {
        unsigned long mpsrch_en1 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_1_UNION;
#define WBBP_MPSRCH_EN_1_mpsrch_en1_START (0)
#define WBBP_MPSRCH_EN_1_mpsrch_en1_END (0)
typedef union
{
    unsigned long mpsrch_mode_1_reg;
    struct
    {
        unsigned long mpsrch_mode1_alpha_coef : 3;
        unsigned long mpsrch_mode1_freq_ind : 1;
        unsigned long mpsrch_mode1_ips : 1;
        unsigned long mpsrch_mode1_rx_ind : 1;
        unsigned long mpsrch_mode1_sel : 1;
        unsigned long mpsrch_mode1_rx_freq_sel : 1;
        unsigned long mpsrch_mode1_correct_ind : 1;
        unsigned long mpsrch_mode1_trig_ind : 1;
        unsigned long mpsrch_mode1_rxcarrier_ind : 1;
        unsigned long mpsrch_mode1_function_sel : 2;
        unsigned long mpsrch_mode1_tx_ind : 1;
        unsigned long mpsrch_mode1_interp : 1;
        unsigned long mpsrch_mode1_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_1_UNION;
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_ips_START (4)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_ips_END (4)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_sel_START (6)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_sel_END (6)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_function_sel_START (11)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_function_sel_END (12)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_interp_START (14)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_interp_END (14)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_1_mpsrch_mode1_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_1_reg;
    struct
    {
        unsigned long scram_init1 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_1_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_1_scram_init1_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_1_scram_init1_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_1_reg;
    struct
    {
        unsigned long cpich_sync1_chip_cnt : 12;
        unsigned long cpich_sync1_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_1_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_1_cpich_sync1_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_1_cpich_sync1_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_1_cpich_sync1_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_1_cpich_sync1_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_1_reg;
    struct
    {
        unsigned long win_offset1 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_1_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_1_win_offset1_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_1_win_offset1_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_1_reg;
    struct
    {
        unsigned long corr_num1 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num1 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_1_UNION;
#define WBBP_MPSRCH_CORR_PARA_1_corr_num1_START (0)
#define WBBP_MPSRCH_CORR_PARA_1_corr_num1_END (4)
#define WBBP_MPSRCH_CORR_PARA_1_nocorr_num1_START (8)
#define WBBP_MPSRCH_CORR_PARA_1_nocorr_num1_END (15)
typedef union
{
    unsigned long mpsrch_en_2_reg;
    struct
    {
        unsigned long mpsrch_en2 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_2_UNION;
#define WBBP_MPSRCH_EN_2_mpsrch_en2_START (0)
#define WBBP_MPSRCH_EN_2_mpsrch_en2_END (0)
typedef union
{
    unsigned long mpsrch_mode_2_reg;
    struct
    {
        unsigned long mpsrch_mode2_alpha_coef : 3;
        unsigned long mpsrch_mode2_freq_ind : 1;
        unsigned long mpsrch_mode2_ips : 1;
        unsigned long mpsrch_mode2_rx_ind : 1;
        unsigned long mpsrch_mode2_sel : 1;
        unsigned long mpsrch_mode2_rx_freq_sel : 1;
        unsigned long mpsrch_mode2_correct_ind : 1;
        unsigned long mpsrch_mode2_trig_ind : 1;
        unsigned long mpsrch_mode2_rxcarrier_ind : 1;
        unsigned long mpsrch_mode2_function_sel : 2;
        unsigned long mpsrch_mode2_tx_ind : 1;
        unsigned long mpsrch_mode2_interp : 1;
        unsigned long mpsrch_mode2_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_2_UNION;
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_ips_START (4)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_ips_END (4)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_sel_START (6)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_sel_END (6)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_function_sel_START (11)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_function_sel_END (12)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_interp_START (14)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_interp_END (14)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_2_mpsrch_mode2_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_2_reg;
    struct
    {
        unsigned long scram_init2 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_2_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_2_scram_init2_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_2_scram_init2_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_2_reg;
    struct
    {
        unsigned long cpich_sync2_chip_cnt : 12;
        unsigned long cpich_sync2_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_2_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_2_cpich_sync2_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_2_cpich_sync2_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_2_cpich_sync2_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_2_cpich_sync2_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_2_reg;
    struct
    {
        unsigned long win_offset2 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_2_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_2_win_offset2_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_2_win_offset2_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_2_reg;
    struct
    {
        unsigned long corr_num2 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num2 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_2_UNION;
#define WBBP_MPSRCH_CORR_PARA_2_corr_num2_START (0)
#define WBBP_MPSRCH_CORR_PARA_2_corr_num2_END (4)
#define WBBP_MPSRCH_CORR_PARA_2_nocorr_num2_START (8)
#define WBBP_MPSRCH_CORR_PARA_2_nocorr_num2_END (15)
typedef union
{
    unsigned long mpsrch_en_3_reg;
    struct
    {
        unsigned long mpsrch_en3 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_3_UNION;
#define WBBP_MPSRCH_EN_3_mpsrch_en3_START (0)
#define WBBP_MPSRCH_EN_3_mpsrch_en3_END (0)
typedef union
{
    unsigned long mpsrch_mode_3_reg;
    struct
    {
        unsigned long mpsrch_mode3_alpha_coef : 3;
        unsigned long mpsrch_mode3_freq_ind : 1;
        unsigned long mpsrch_mode3_ips : 1;
        unsigned long mpsrch_mode3_rx_ind : 1;
        unsigned long mpsrch_mode3_sel : 1;
        unsigned long mpsrch_mode3_rx_freq_sel : 1;
        unsigned long mpsrch_mode3_correct_ind : 1;
        unsigned long mpsrch_mode3_trig_ind : 1;
        unsigned long mpsrch_mode3_rxcarrier_ind : 1;
        unsigned long mpsrch_mode3_function_sel : 2;
        unsigned long mpsrch_mode3_tx_ind : 1;
        unsigned long mpsrch_mode3_interp : 1;
        unsigned long mpsrch_mode3_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_3_UNION;
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_ips_START (4)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_ips_END (4)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_sel_START (6)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_sel_END (6)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_function_sel_START (11)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_function_sel_END (12)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_interp_START (14)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_interp_END (14)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_3_mpsrch_mode3_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_3_reg;
    struct
    {
        unsigned long scram_init3 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_3_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_3_scram_init3_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_3_scram_init3_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_3_reg;
    struct
    {
        unsigned long cpich_sync3_chip_cnt : 12;
        unsigned long cpich_sync3_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_3_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_3_cpich_sync3_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_3_cpich_sync3_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_3_cpich_sync3_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_3_cpich_sync3_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_3_reg;
    struct
    {
        unsigned long win_offset3 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_3_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_3_win_offset3_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_3_win_offset3_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_3_reg;
    struct
    {
        unsigned long corr_num3 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num3 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_3_UNION;
#define WBBP_MPSRCH_CORR_PARA_3_corr_num3_START (0)
#define WBBP_MPSRCH_CORR_PARA_3_corr_num3_END (4)
#define WBBP_MPSRCH_CORR_PARA_3_nocorr_num3_START (8)
#define WBBP_MPSRCH_CORR_PARA_3_nocorr_num3_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_0th_reg;
    struct
    {
        unsigned long rssi_sum_0th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_0TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_0TH_rssi_sum_0th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_0TH_rssi_sum_0th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_0th_reg;
    struct
    {
        unsigned long dagc_sum_0th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_0TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_0TH_dagc_sum_0th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_0TH_dagc_sum_0th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_0th_reg;
    struct
    {
        unsigned long aagc_sum_0th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_0TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_0TH_aagc_sum_0th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_0TH_aagc_sum_0th_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_1st_reg;
    struct
    {
        unsigned long rssi_sum_1st : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_1ST_UNION;
#define WBBP_MPSRCH_RSSI_SUM_1ST_rssi_sum_1st_START (0)
#define WBBP_MPSRCH_RSSI_SUM_1ST_rssi_sum_1st_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_1st_reg;
    struct
    {
        unsigned long dagc_sum_1st : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_1ST_UNION;
#define WBBP_MPSRCH_DAGC_SUM_1ST_dagc_sum_1st_START (0)
#define WBBP_MPSRCH_DAGC_SUM_1ST_dagc_sum_1st_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_1st_reg;
    struct
    {
        unsigned long aagc_sum_1st : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_1ST_UNION;
#define WBBP_MPSRCH_AAGC_SUM_1ST_aagc_sum_1st_START (0)
#define WBBP_MPSRCH_AAGC_SUM_1ST_aagc_sum_1st_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_2nd_reg;
    struct
    {
        unsigned long rssi_sum_2nd : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_2ND_UNION;
#define WBBP_MPSRCH_RSSI_SUM_2ND_rssi_sum_2nd_START (0)
#define WBBP_MPSRCH_RSSI_SUM_2ND_rssi_sum_2nd_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_2nd_reg;
    struct
    {
        unsigned long dagc_sum_2nd : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_2ND_UNION;
#define WBBP_MPSRCH_DAGC_SUM_2ND_dagc_sum_2nd_START (0)
#define WBBP_MPSRCH_DAGC_SUM_2ND_dagc_sum_2nd_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_2nd_reg;
    struct
    {
        unsigned long aagc_sum_2nd : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_2ND_UNION;
#define WBBP_MPSRCH_AAGC_SUM_2ND_aagc_sum_2nd_START (0)
#define WBBP_MPSRCH_AAGC_SUM_2ND_aagc_sum_2nd_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_3rd_reg;
    struct
    {
        unsigned long rssi_sum_3rd : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_3RD_UNION;
#define WBBP_MPSRCH_RSSI_SUM_3RD_rssi_sum_3rd_START (0)
#define WBBP_MPSRCH_RSSI_SUM_3RD_rssi_sum_3rd_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_3rd_reg;
    struct
    {
        unsigned long dagc_sum_3rd : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_3RD_UNION;
#define WBBP_MPSRCH_DAGC_SUM_3RD_dagc_sum_3rd_START (0)
#define WBBP_MPSRCH_DAGC_SUM_3RD_dagc_sum_3rd_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_3rd_reg;
    struct
    {
        unsigned long aagc_sum_3rd : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_3RD_UNION;
#define WBBP_MPSRCH_AAGC_SUM_3RD_aagc_sum_3rd_START (0)
#define WBBP_MPSRCH_AAGC_SUM_3RD_aagc_sum_3rd_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_4th_reg;
    struct
    {
        unsigned long rssi_sum_4th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_4TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_4TH_rssi_sum_4th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_4TH_rssi_sum_4th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_4th_reg;
    struct
    {
        unsigned long dagc_sum_4th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_4TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_4TH_dagc_sum_4th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_4TH_dagc_sum_4th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_4th_reg;
    struct
    {
        unsigned long aagc_sum_4th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_4TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_4TH_aagc_sum_4th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_4TH_aagc_sum_4th_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_5th_reg;
    struct
    {
        unsigned long rssi_sum_5th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_5TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_5TH_rssi_sum_5th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_5TH_rssi_sum_5th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_5th_reg;
    struct
    {
        unsigned long dagc_sum_5th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_5TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_5TH_dagc_sum_5th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_5TH_dagc_sum_5th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_5th_reg;
    struct
    {
        unsigned long aagc_sum_5th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_5TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_5TH_aagc_sum_5th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_5TH_aagc_sum_5th_END (18)
typedef union
{
    unsigned long mpsrch_en_4_reg;
    struct
    {
        unsigned long mpsrch_en4 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_4_UNION;
#define WBBP_MPSRCH_EN_4_mpsrch_en4_START (0)
#define WBBP_MPSRCH_EN_4_mpsrch_en4_END (0)
typedef union
{
    unsigned long mpsrch_mode_4_reg;
    struct
    {
        unsigned long mpsrch_mode4_alpha_coef : 3;
        unsigned long mpsrch_mode4_freq_ind : 1;
        unsigned long mpsrch_mode4_ips : 1;
        unsigned long mpsrch_mode4_rx_ind : 1;
        unsigned long mpsrch_mode4_sel : 1;
        unsigned long mpsrch_mode4_rx_freq_sel : 1;
        unsigned long mpsrch_mode4_correct_ind : 1;
        unsigned long mpsrch_mode4_trig_ind : 1;
        unsigned long mpsrch_mode4_rxcarrier_ind : 1;
        unsigned long mpsrch_mode4_function_sel : 2;
        unsigned long mpsrch_mode4_tx_ind : 1;
        unsigned long mpsrch_mode4_interp : 1;
        unsigned long mpsrch_mode4_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_4_UNION;
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_ips_START (4)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_ips_END (4)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_sel_START (6)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_sel_END (6)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_function_sel_START (11)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_function_sel_END (12)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_interp_START (14)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_interp_END (14)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_4_mpsrch_mode4_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_4_reg;
    struct
    {
        unsigned long scram_init4 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_4_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_4_scram_init4_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_4_scram_init4_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_4_reg;
    struct
    {
        unsigned long cpich_sync4_chip_cnt : 12;
        unsigned long cpich_sync4_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_4_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_4_cpich_sync4_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_4_cpich_sync4_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_4_cpich_sync4_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_4_cpich_sync4_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_4_reg;
    struct
    {
        unsigned long win_offset4 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_4_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_4_win_offset4_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_4_win_offset4_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_4_reg;
    struct
    {
        unsigned long corr_num4 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num4 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_4_UNION;
#define WBBP_MPSRCH_CORR_PARA_4_corr_num4_START (0)
#define WBBP_MPSRCH_CORR_PARA_4_corr_num4_END (4)
#define WBBP_MPSRCH_CORR_PARA_4_nocorr_num4_START (8)
#define WBBP_MPSRCH_CORR_PARA_4_nocorr_num4_END (15)
typedef union
{
    unsigned long mpsrch_en_5_reg;
    struct
    {
        unsigned long mpsrch_en5 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_5_UNION;
#define WBBP_MPSRCH_EN_5_mpsrch_en5_START (0)
#define WBBP_MPSRCH_EN_5_mpsrch_en5_END (0)
typedef union
{
    unsigned long mpsrch_mode_5_reg;
    struct
    {
        unsigned long mpsrch_mode5_alpha_coef : 3;
        unsigned long mpsrch_mode5_freq_ind : 1;
        unsigned long mpsrch_mode5_ips : 1;
        unsigned long mpsrch_mode5_rx_ind : 1;
        unsigned long mpsrch_mode5_sel : 1;
        unsigned long mpsrch_mode5_rx_freq_sel : 1;
        unsigned long mpsrch_mode5_correct_ind : 1;
        unsigned long mpsrch_mode5_trig_ind : 1;
        unsigned long mpsrch_mode5_rxcarrier_ind : 1;
        unsigned long mpsrch_mode5_function_sel : 2;
        unsigned long mpsrch_mode5_tx_ind : 1;
        unsigned long mpsrch_mode5_interp : 1;
        unsigned long mpsrch_mode5_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_5_UNION;
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_ips_START (4)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_ips_END (4)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_sel_START (6)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_sel_END (6)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_function_sel_START (11)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_function_sel_END (12)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_interp_START (14)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_interp_END (14)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_5_mpsrch_mode5_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_5_reg;
    struct
    {
        unsigned long scram_init5 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_5_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_5_scram_init5_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_5_scram_init5_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_5_reg;
    struct
    {
        unsigned long cpich_sync5_chip_cnt : 12;
        unsigned long cpich_sync5_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_5_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_5_cpich_sync5_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_5_cpich_sync5_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_5_cpich_sync5_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_5_cpich_sync5_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_5_reg;
    struct
    {
        unsigned long win_offset5 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_5_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_5_win_offset5_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_5_win_offset5_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_5_reg;
    struct
    {
        unsigned long corr_num5 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num5 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_5_UNION;
#define WBBP_MPSRCH_CORR_PARA_5_corr_num5_START (0)
#define WBBP_MPSRCH_CORR_PARA_5_corr_num5_END (4)
#define WBBP_MPSRCH_CORR_PARA_5_nocorr_num5_START (8)
#define WBBP_MPSRCH_CORR_PARA_5_nocorr_num5_END (15)
typedef union
{
    unsigned long mpsrch_noise_filter_ctrl_reg;
    struct
    {
        unsigned long noise_filter_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_MPSRCH_NOISE_FILTER_CTRL_UNION;
#define WBBP_MPSRCH_NOISE_FILTER_CTRL_noise_filter_ctrl_START (0)
#define WBBP_MPSRCH_NOISE_FILTER_CTRL_noise_filter_ctrl_END (1)
typedef union
{
    unsigned long mpsrch_en_6_reg;
    struct
    {
        unsigned long mpsrch_en6 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_6_UNION;
#define WBBP_MPSRCH_EN_6_mpsrch_en6_START (0)
#define WBBP_MPSRCH_EN_6_mpsrch_en6_END (0)
typedef union
{
    unsigned long mpsrch_mode_6_reg;
    struct
    {
        unsigned long mpsrch_mode6_alpha_coef : 3;
        unsigned long mpsrch_mode6_freq_ind : 1;
        unsigned long mpsrch_mode6_ips : 1;
        unsigned long mpsrch_mode6_rx_ind : 1;
        unsigned long mpsrch_mode6_sel : 1;
        unsigned long mpsrch_mode6_rx_freq_sel : 1;
        unsigned long mpsrch_mode6_correct_ind : 1;
        unsigned long mpsrch_mode6_trig_ind : 1;
        unsigned long mpsrch_mode6_rxcarrier_ind : 1;
        unsigned long mpsrch_mode6_function_sel : 2;
        unsigned long mpsrch_mode6_tx_ind : 1;
        unsigned long mpsrch_mode6_interp : 1;
        unsigned long mpsrch_mode6_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_6_UNION;
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_ips_START (4)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_ips_END (4)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_sel_START (6)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_sel_END (6)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_function_sel_START (11)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_function_sel_END (12)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_interp_START (14)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_interp_END (14)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_6_mpsrch_mode6_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_6_reg;
    struct
    {
        unsigned long scram_init6 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_6_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_6_scram_init6_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_6_scram_init6_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_6_reg;
    struct
    {
        unsigned long cpich_sync6_chip_cnt : 12;
        unsigned long cpich_sync6_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_6_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_6_cpich_sync6_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_6_cpich_sync6_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_6_cpich_sync6_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_6_cpich_sync6_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_6_reg;
    struct
    {
        unsigned long win_offset6 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_6_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_6_win_offset6_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_6_win_offset6_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_6_reg;
    struct
    {
        unsigned long corr_num6 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num6 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_6_UNION;
#define WBBP_MPSRCH_CORR_PARA_6_corr_num6_START (0)
#define WBBP_MPSRCH_CORR_PARA_6_corr_num6_END (4)
#define WBBP_MPSRCH_CORR_PARA_6_nocorr_num6_START (8)
#define WBBP_MPSRCH_CORR_PARA_6_nocorr_num6_END (15)
typedef union
{
    unsigned long mpsrch_en_7_reg;
    struct
    {
        unsigned long mpsrch_en7 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_7_UNION;
#define WBBP_MPSRCH_EN_7_mpsrch_en7_START (0)
#define WBBP_MPSRCH_EN_7_mpsrch_en7_END (0)
typedef union
{
    unsigned long mpsrch_mode_7_reg;
    struct
    {
        unsigned long mpsrch_mode7_alpha_coef : 3;
        unsigned long mpsrch_mode7_freq_ind : 1;
        unsigned long mpsrch_mode7_ips : 1;
        unsigned long mpsrch_mode7_rx_ind : 1;
        unsigned long mpsrch_mode7_sel : 1;
        unsigned long mpsrch_mode7_rx_freq_sel : 1;
        unsigned long mpsrch_mode7_correct_ind : 1;
        unsigned long mpsrch_mode7_trig_ind : 1;
        unsigned long mpsrch_mode7_rxcarrier_ind : 1;
        unsigned long mpsrch_mode7_function_sel : 2;
        unsigned long mpsrch_mode7_tx_ind : 1;
        unsigned long mpsrch_mode7_interp : 1;
        unsigned long mpsrch_mode7_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_7_UNION;
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_ips_START (4)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_ips_END (4)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_sel_START (6)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_sel_END (6)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_function_sel_START (11)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_function_sel_END (12)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_interp_START (14)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_interp_END (14)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_7_mpsrch_mode7_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_7_reg;
    struct
    {
        unsigned long scram_init7 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_7_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_7_scram_init7_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_7_scram_init7_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_7_reg;
    struct
    {
        unsigned long cpich_sync7_chip_cnt : 12;
        unsigned long cpich_sync7_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_7_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_7_cpich_sync7_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_7_cpich_sync7_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_7_cpich_sync7_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_7_cpich_sync7_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_7_reg;
    struct
    {
        unsigned long win_offset7 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_7_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_7_win_offset7_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_7_win_offset7_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_7_reg;
    struct
    {
        unsigned long corr_num7 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num7 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_7_UNION;
#define WBBP_MPSRCH_CORR_PARA_7_corr_num7_START (0)
#define WBBP_MPSRCH_CORR_PARA_7_corr_num7_END (4)
#define WBBP_MPSRCH_CORR_PARA_7_nocorr_num7_START (8)
#define WBBP_MPSRCH_CORR_PARA_7_nocorr_num7_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_6th_reg;
    struct
    {
        unsigned long rssi_sum_6th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_6TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_6TH_rssi_sum_6th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_6TH_rssi_sum_6th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_6th_reg;
    struct
    {
        unsigned long dagc_sum_6th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_6TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_6TH_dagc_sum_6th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_6TH_dagc_sum_6th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_6th_reg;
    struct
    {
        unsigned long aagc_sum_6th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_6TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_6TH_aagc_sum_6th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_6TH_aagc_sum_6th_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_7th_reg;
    struct
    {
        unsigned long rssi_sum_7th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_7TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_7TH_rssi_sum_7th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_7TH_rssi_sum_7th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_7th_reg;
    struct
    {
        unsigned long dagc_sum_7th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_7TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_7TH_dagc_sum_7th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_7TH_dagc_sum_7th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_7th_reg;
    struct
    {
        unsigned long aagc_sum_7th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_7TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_7TH_aagc_sum_7th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_7TH_aagc_sum_7th_END (18)
typedef union
{
    unsigned long mpsrch_noise0_rpt_reg;
    struct
    {
        unsigned long noise0_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE0_RPT_UNION;
#define WBBP_MPSRCH_NOISE0_RPT_noise0_rpt_START (0)
#define WBBP_MPSRCH_NOISE0_RPT_noise0_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise1_rpt_reg;
    struct
    {
        unsigned long noise1_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE1_RPT_UNION;
#define WBBP_MPSRCH_NOISE1_RPT_noise1_rpt_START (0)
#define WBBP_MPSRCH_NOISE1_RPT_noise1_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise2_rpt_reg;
    struct
    {
        unsigned long noise2_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE2_RPT_UNION;
#define WBBP_MPSRCH_NOISE2_RPT_noise2_rpt_START (0)
#define WBBP_MPSRCH_NOISE2_RPT_noise2_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise3_rpt_reg;
    struct
    {
        unsigned long noise3_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE3_RPT_UNION;
#define WBBP_MPSRCH_NOISE3_RPT_noise3_rpt_START (0)
#define WBBP_MPSRCH_NOISE3_RPT_noise3_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise4_rpt_reg;
    struct
    {
        unsigned long noise4_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE4_RPT_UNION;
#define WBBP_MPSRCH_NOISE4_RPT_noise4_rpt_START (0)
#define WBBP_MPSRCH_NOISE4_RPT_noise4_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise5_rpt_reg;
    struct
    {
        unsigned long noise5_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE5_RPT_UNION;
#define WBBP_MPSRCH_NOISE5_RPT_noise5_rpt_START (0)
#define WBBP_MPSRCH_NOISE5_RPT_noise5_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise6_rpt_reg;
    struct
    {
        unsigned long noise6_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE6_RPT_UNION;
#define WBBP_MPSRCH_NOISE6_RPT_noise6_rpt_START (0)
#define WBBP_MPSRCH_NOISE6_RPT_noise6_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise7_rpt_reg;
    struct
    {
        unsigned long noise7_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE7_RPT_UNION;
#define WBBP_MPSRCH_NOISE7_RPT_noise7_rpt_START (0)
#define WBBP_MPSRCH_NOISE7_RPT_noise7_rpt_END (23)
typedef union
{
    unsigned long mpsrch_en_8_reg;
    struct
    {
        unsigned long mpsrch_en8 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_8_UNION;
#define WBBP_MPSRCH_EN_8_mpsrch_en8_START (0)
#define WBBP_MPSRCH_EN_8_mpsrch_en8_END (0)
typedef union
{
    unsigned long mpsrch_mode_8_reg;
    struct
    {
        unsigned long mpsrch_mode8_alpha_coef : 3;
        unsigned long mpsrch_mode8_freq_ind : 1;
        unsigned long mpsrch_mode8_ips : 1;
        unsigned long mpsrch_mode8_rx_ind : 1;
        unsigned long mpsrch_mode8_sel : 1;
        unsigned long mpsrch_mode8_rx_freq_sel : 1;
        unsigned long mpsrch_mode8_correct_ind : 1;
        unsigned long mpsrch_mode8_trig_ind : 1;
        unsigned long mpsrch_mode8_rxcarrier_ind : 1;
        unsigned long mpsrch_mode8_function_sel : 2;
        unsigned long mpsrch_mode8_tx_ind : 1;
        unsigned long mpsrch_mode8_interp : 1;
        unsigned long mpsrch_mode8_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_8_UNION;
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_ips_START (4)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_ips_END (4)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_sel_START (6)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_sel_END (6)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_function_sel_START (11)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_function_sel_END (12)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_interp_START (14)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_interp_END (14)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_8_mpsrch_mode8_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_8_reg;
    struct
    {
        unsigned long scram_init8 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_8_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_8_scram_init8_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_8_scram_init8_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_8_reg;
    struct
    {
        unsigned long cpich_sync8_chip_cnt : 12;
        unsigned long cpich_sync8_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_8_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_8_cpich_sync8_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_8_cpich_sync8_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_8_cpich_sync8_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_8_cpich_sync8_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_8_reg;
    struct
    {
        unsigned long win_offset8 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_8_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_8_win_offset8_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_8_win_offset8_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_8_reg;
    struct
    {
        unsigned long corr_num8 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num8 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_8_UNION;
#define WBBP_MPSRCH_CORR_PARA_8_corr_num8_START (0)
#define WBBP_MPSRCH_CORR_PARA_8_corr_num8_END (4)
#define WBBP_MPSRCH_CORR_PARA_8_nocorr_num8_START (8)
#define WBBP_MPSRCH_CORR_PARA_8_nocorr_num8_END (15)
typedef union
{
    unsigned long mpsrch_en_9_reg;
    struct
    {
        unsigned long mpsrch_en9 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_9_UNION;
#define WBBP_MPSRCH_EN_9_mpsrch_en9_START (0)
#define WBBP_MPSRCH_EN_9_mpsrch_en9_END (0)
typedef union
{
    unsigned long mpsrch_mode_9_reg;
    struct
    {
        unsigned long mpsrch_mode9_alpha_coef : 3;
        unsigned long mpsrch_mode9_freq_ind : 1;
        unsigned long mpsrch_mode9_ips : 1;
        unsigned long mpsrch_mode9_rx_ind : 1;
        unsigned long mpsrch_mode9_sel : 1;
        unsigned long mpsrch_mode9_rx_freq_sel : 1;
        unsigned long mpsrch_mode9_correct_ind : 1;
        unsigned long mpsrch_mode9_trig_ind : 1;
        unsigned long mpsrch_mode9_rxcarrier_ind : 1;
        unsigned long mpsrch_mode9_function_sel : 2;
        unsigned long mpsrch_mode9_tx_ind : 1;
        unsigned long mpsrch_mode9_interp : 1;
        unsigned long mpsrch_mode9_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_9_UNION;
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_ips_START (4)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_ips_END (4)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_sel_START (6)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_sel_END (6)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_function_sel_START (11)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_function_sel_END (12)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_interp_START (14)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_interp_END (14)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_9_mpsrch_mode9_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_9_reg;
    struct
    {
        unsigned long scram_init9 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_9_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_9_scram_init9_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_9_scram_init9_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_9_reg;
    struct
    {
        unsigned long cpich_sync9_chip_cnt : 12;
        unsigned long cpich_sync9_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_9_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_9_cpich_sync9_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_9_cpich_sync9_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_9_cpich_sync9_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_9_cpich_sync9_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_9_reg;
    struct
    {
        unsigned long win_offset9 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_9_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_9_win_offset9_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_9_win_offset9_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_9_reg;
    struct
    {
        unsigned long corr_num9 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num9 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_9_UNION;
#define WBBP_MPSRCH_CORR_PARA_9_corr_num9_START (0)
#define WBBP_MPSRCH_CORR_PARA_9_corr_num9_END (4)
#define WBBP_MPSRCH_CORR_PARA_9_nocorr_num9_START (8)
#define WBBP_MPSRCH_CORR_PARA_9_nocorr_num9_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_8th_reg;
    struct
    {
        unsigned long rssi_sum_8th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_8TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_8TH_rssi_sum_8th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_8TH_rssi_sum_8th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_8th_reg;
    struct
    {
        unsigned long dagc_sum_8th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_8TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_8TH_dagc_sum_8th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_8TH_dagc_sum_8th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_8th_reg;
    struct
    {
        unsigned long aagc_sum_8th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_8TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_8TH_aagc_sum_8th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_8TH_aagc_sum_8th_END (18)
typedef union
{
    unsigned long mpsrch_rssi_sum_9th_reg;
    struct
    {
        unsigned long rssi_sum_9th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_9TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_9TH_rssi_sum_9th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_9TH_rssi_sum_9th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_9th_reg;
    struct
    {
        unsigned long dagc_sum_9th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_9TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_9TH_dagc_sum_9th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_9TH_dagc_sum_9th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_9th_reg;
    struct
    {
        unsigned long aagc_sum_9th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_9TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_9TH_aagc_sum_9th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_9TH_aagc_sum_9th_END (18)
typedef union
{
    unsigned long mpsrch_noise8_rpt_reg;
    struct
    {
        unsigned long noise8_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE8_RPT_UNION;
#define WBBP_MPSRCH_NOISE8_RPT_noise8_rpt_START (0)
#define WBBP_MPSRCH_NOISE8_RPT_noise8_rpt_END (23)
typedef union
{
    unsigned long mpsrch_noise9_rpt_reg;
    struct
    {
        unsigned long noise9_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE9_RPT_UNION;
#define WBBP_MPSRCH_NOISE9_RPT_noise9_rpt_START (0)
#define WBBP_MPSRCH_NOISE9_RPT_noise9_rpt_END (23)
typedef union
{
    unsigned long mpsrch_dagc4_sum_0th_reg;
    struct
    {
        unsigned long dagc4_sum_0th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_0TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_0TH_dagc4_sum_0th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_0TH_dagc4_sum_0th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_1st_reg;
    struct
    {
        unsigned long dagc4_sum_1st : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_1ST_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_1ST_dagc4_sum_1st_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_1ST_dagc4_sum_1st_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_2nd_reg;
    struct
    {
        unsigned long dagc4_sum_2nd : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_2ND_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_2ND_dagc4_sum_2nd_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_2ND_dagc4_sum_2nd_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_3rd_reg;
    struct
    {
        unsigned long dagc4_sum_3rd : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_3RD_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_3RD_dagc4_sum_3rd_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_3RD_dagc4_sum_3rd_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_4th_reg;
    struct
    {
        unsigned long dagc4_sum_4th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_4TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_4TH_dagc4_sum_4th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_4TH_dagc4_sum_4th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_5th_reg;
    struct
    {
        unsigned long dagc4_sum_5th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_5TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_5TH_dagc4_sum_5th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_5TH_dagc4_sum_5th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_6th_reg;
    struct
    {
        unsigned long dagc4_sum_6th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_6TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_6TH_dagc4_sum_6th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_6TH_dagc4_sum_6th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_7th_reg;
    struct
    {
        unsigned long dagc4_sum_7th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_7TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_7TH_dagc4_sum_7th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_7TH_dagc4_sum_7th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_8th_reg;
    struct
    {
        unsigned long dagc4_sum_8th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_8TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_8TH_dagc4_sum_8th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_8TH_dagc4_sum_8th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_9th_reg;
    struct
    {
        unsigned long dagc4_sum_9th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_9TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_9TH_dagc4_sum_9th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_9TH_dagc4_sum_9th_END (18)
typedef union
{
    unsigned long rant1_sc_bypass_reg;
    struct
    {
        unsigned long rant1_sc_bypass : 2;
        unsigned long reserved_0 : 6;
        unsigned long rant1_sc_hold : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_RANT1_SC_BYPASS_UNION;
#define WBBP_RANT1_SC_BYPASS_rant1_sc_bypass_START (0)
#define WBBP_RANT1_SC_BYPASS_rant1_sc_bypass_END (1)
#define WBBP_RANT1_SC_BYPASS_rant1_sc_hold_START (8)
#define WBBP_RANT1_SC_BYPASS_rant1_sc_hold_END (8)
typedef union
{
    unsigned long rant1_sc_para_renew_reg;
    struct
    {
        unsigned long rant1_sc_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RANT1_SC_PARA_RENEW_UNION;
#define WBBP_RANT1_SC_PARA_RENEW_rant1_sc_para_renew_START (0)
#define WBBP_RANT1_SC_PARA_RENEW_rant1_sc_para_renew_END (0)
typedef union
{
    unsigned long rant1_sc_fg_en_reg;
    struct
    {
        unsigned long rant1_sc_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG_EN_UNION;
#define WBBP_RANT1_SC_FG_EN_rant1_sc_fg_en_START (0)
#define WBBP_RANT1_SC_FG_EN_rant1_sc_fg_en_END (7)
typedef union
{
    unsigned long rant1_sc_max_fg_reg;
    struct
    {
        unsigned long rant1_sc_max_fg : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_RANT1_SC_MAX_FG_UNION;
#define WBBP_RANT1_SC_MAX_FG_rant1_sc_max_fg_START (0)
#define WBBP_RANT1_SC_MAX_FG_rant1_sc_max_fg_END (2)
typedef union
{
    unsigned long rant1_sc_fg0_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg0_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG0_PST_UNION;
#define WBBP_RANT1_SC_FG0_PST_rant1_sc_fg0_pst_START (0)
#define WBBP_RANT1_SC_FG0_PST_rant1_sc_fg0_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg1_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg1_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG1_PST_UNION;
#define WBBP_RANT1_SC_FG1_PST_rant1_sc_fg1_pst_START (0)
#define WBBP_RANT1_SC_FG1_PST_rant1_sc_fg1_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg2_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg2_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG2_PST_UNION;
#define WBBP_RANT1_SC_FG2_PST_rant1_sc_fg2_pst_START (0)
#define WBBP_RANT1_SC_FG2_PST_rant1_sc_fg2_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg3_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg3_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG3_PST_UNION;
#define WBBP_RANT1_SC_FG3_PST_rant1_sc_fg3_pst_START (0)
#define WBBP_RANT1_SC_FG3_PST_rant1_sc_fg3_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg4_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg4_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG4_PST_UNION;
#define WBBP_RANT1_SC_FG4_PST_rant1_sc_fg4_pst_START (0)
#define WBBP_RANT1_SC_FG4_PST_rant1_sc_fg4_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg5_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg5_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG5_PST_UNION;
#define WBBP_RANT1_SC_FG5_PST_rant1_sc_fg5_pst_START (0)
#define WBBP_RANT1_SC_FG5_PST_rant1_sc_fg5_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg6_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg6_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG6_PST_UNION;
#define WBBP_RANT1_SC_FG6_PST_rant1_sc_fg6_pst_START (0)
#define WBBP_RANT1_SC_FG6_PST_rant1_sc_fg6_pst_END (7)
typedef union
{
    unsigned long rant1_sc_fg7_pst_reg;
    struct
    {
        unsigned long rant1_sc_fg7_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT1_SC_FG7_PST_UNION;
#define WBBP_RANT1_SC_FG7_PST_rant1_sc_fg7_pst_START (0)
#define WBBP_RANT1_SC_FG7_PST_rant1_sc_fg7_pst_END (7)
typedef union
{
    unsigned long rant2_sc_bypass_reg;
    struct
    {
        unsigned long rant2_sc_bypass : 2;
        unsigned long reserved_0 : 6;
        unsigned long rant2_sc_hold : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_RANT2_SC_BYPASS_UNION;
#define WBBP_RANT2_SC_BYPASS_rant2_sc_bypass_START (0)
#define WBBP_RANT2_SC_BYPASS_rant2_sc_bypass_END (1)
#define WBBP_RANT2_SC_BYPASS_rant2_sc_hold_START (8)
#define WBBP_RANT2_SC_BYPASS_rant2_sc_hold_END (8)
typedef union
{
    unsigned long rant2_sc_para_renew_reg;
    struct
    {
        unsigned long rant2_sc_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RANT2_SC_PARA_RENEW_UNION;
#define WBBP_RANT2_SC_PARA_RENEW_rant2_sc_para_renew_START (0)
#define WBBP_RANT2_SC_PARA_RENEW_rant2_sc_para_renew_END (0)
typedef union
{
    unsigned long rant2_sc_fg_en_reg;
    struct
    {
        unsigned long rant2_sc_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG_EN_UNION;
#define WBBP_RANT2_SC_FG_EN_rant2_sc_fg_en_START (0)
#define WBBP_RANT2_SC_FG_EN_rant2_sc_fg_en_END (7)
typedef union
{
    unsigned long rant2_sc_max_fg_reg;
    struct
    {
        unsigned long rant2_sc_max_fg : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_RANT2_SC_MAX_FG_UNION;
#define WBBP_RANT2_SC_MAX_FG_rant2_sc_max_fg_START (0)
#define WBBP_RANT2_SC_MAX_FG_rant2_sc_max_fg_END (2)
typedef union
{
    unsigned long rant2_sc_fg0_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg0_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG0_PST_UNION;
#define WBBP_RANT2_SC_FG0_PST_rant2_sc_fg0_pst_START (0)
#define WBBP_RANT2_SC_FG0_PST_rant2_sc_fg0_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg1_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg1_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG1_PST_UNION;
#define WBBP_RANT2_SC_FG1_PST_rant2_sc_fg1_pst_START (0)
#define WBBP_RANT2_SC_FG1_PST_rant2_sc_fg1_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg2_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg2_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG2_PST_UNION;
#define WBBP_RANT2_SC_FG2_PST_rant2_sc_fg2_pst_START (0)
#define WBBP_RANT2_SC_FG2_PST_rant2_sc_fg2_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg3_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg3_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG3_PST_UNION;
#define WBBP_RANT2_SC_FG3_PST_rant2_sc_fg3_pst_START (0)
#define WBBP_RANT2_SC_FG3_PST_rant2_sc_fg3_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg4_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg4_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG4_PST_UNION;
#define WBBP_RANT2_SC_FG4_PST_rant2_sc_fg4_pst_START (0)
#define WBBP_RANT2_SC_FG4_PST_rant2_sc_fg4_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg5_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg5_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG5_PST_UNION;
#define WBBP_RANT2_SC_FG5_PST_rant2_sc_fg5_pst_START (0)
#define WBBP_RANT2_SC_FG5_PST_rant2_sc_fg5_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg6_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg6_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG6_PST_UNION;
#define WBBP_RANT2_SC_FG6_PST_rant2_sc_fg6_pst_START (0)
#define WBBP_RANT2_SC_FG6_PST_rant2_sc_fg6_pst_END (7)
typedef union
{
    unsigned long rant2_sc_fg7_pst_reg;
    struct
    {
        unsigned long rant2_sc_fg7_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RANT2_SC_FG7_PST_UNION;
#define WBBP_RANT2_SC_FG7_PST_rant2_sc_fg7_pst_START (0)
#define WBBP_RANT2_SC_FG7_PST_rant2_sc_fg7_pst_END (7)
typedef union
{
    unsigned long sc_error_stepsize_reg;
    struct
    {
        unsigned long sc_error_stepsize0 : 8;
        unsigned long sc_error_stepsize1 : 8;
        unsigned long sc_error_stepsize2 : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_SC_ERROR_STEPSIZE_UNION;
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize0_START (0)
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize0_END (7)
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize1_START (8)
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize1_END (15)
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize2_START (16)
#define WBBP_SC_ERROR_STEPSIZE_sc_error_stepsize2_END (23)
typedef union
{
    unsigned long sc_offset_val_reg;
    struct
    {
        unsigned long r1_offset_val_abs : 10;
        unsigned long reserved_0 : 2;
        unsigned long r1_offset_val_sign : 1;
        unsigned long reserved_1 : 3;
        unsigned long r2_offset_val_abs : 10;
        unsigned long reserved_2 : 2;
        unsigned long r2_offset_val_sign : 1;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_SC_OFFSET_VAL_UNION;
#define WBBP_SC_OFFSET_VAL_r1_offset_val_abs_START (0)
#define WBBP_SC_OFFSET_VAL_r1_offset_val_abs_END (9)
#define WBBP_SC_OFFSET_VAL_r1_offset_val_sign_START (12)
#define WBBP_SC_OFFSET_VAL_r1_offset_val_sign_END (12)
#define WBBP_SC_OFFSET_VAL_r2_offset_val_abs_START (16)
#define WBBP_SC_OFFSET_VAL_r2_offset_val_abs_END (25)
#define WBBP_SC_OFFSET_VAL_r2_offset_val_sign_START (28)
#define WBBP_SC_OFFSET_VAL_r2_offset_val_sign_END (28)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_8_reg;
    struct
    {
        unsigned long cpich_ovsf8_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_8_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_8_cpich_ovsf8_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_8_cpich_ovsf8_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_9_reg;
    struct
    {
        unsigned long cpich_ovsf9_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_9_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_9_cpich_ovsf9_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_9_cpich_ovsf9_num_END (7)
typedef union
{
    unsigned long ic_index_reg;
    struct
    {
        unsigned long ic_index : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IC_INDEX_UNION;
#define WBBP_IC_INDEX_ic_index_START (0)
#define WBBP_IC_INDEX_ic_index_END (1)
typedef union
{
    unsigned long ic_alpha_clr_reg;
    struct
    {
        unsigned long ic_alpha_clr : 1;
        unsigned long reserved_0 : 7;
        unsigned long ic_alpha_clr_index : 2;
        unsigned long reserved_1 : 22;
    } reg;
} WBBP_IC_ALPHA_CLR_UNION;
#define WBBP_IC_ALPHA_CLR_ic_alpha_clr_START (0)
#define WBBP_IC_ALPHA_CLR_ic_alpha_clr_END (0)
#define WBBP_IC_ALPHA_CLR_ic_alpha_clr_index_START (8)
#define WBBP_IC_ALPHA_CLR_ic_alpha_clr_index_END (9)
typedef union
{
    unsigned long mpsrch_ckg_bypass_reg;
    struct
    {
        unsigned long mpsrch_ckg_bypass : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_CKG_BYPASS_UNION;
#define WBBP_MPSRCH_CKG_BYPASS_mpsrch_ckg_bypass_START (0)
#define WBBP_MPSRCH_CKG_BYPASS_mpsrch_ckg_bypass_END (8)
typedef union
{
    unsigned long sc_error_threshold0_reg;
    struct
    {
        unsigned long sc_error_threshold0 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_SC_ERROR_THRESHOLD0_UNION;
#define WBBP_SC_ERROR_THRESHOLD0_sc_error_threshold0_START (0)
#define WBBP_SC_ERROR_THRESHOLD0_sc_error_threshold0_END (23)
typedef union
{
    unsigned long sc_error_threshold1_reg;
    struct
    {
        unsigned long sc_error_threshold1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_SC_ERROR_THRESHOLD1_UNION;
#define WBBP_SC_ERROR_THRESHOLD1_sc_error_threshold1_START (0)
#define WBBP_SC_ERROR_THRESHOLD1_sc_error_threshold1_END (23)
typedef union
{
    unsigned long sc_error_threshold2_reg;
    struct
    {
        unsigned long sc_error_threshold2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_SC_ERROR_THRESHOLD2_UNION;
#define WBBP_SC_ERROR_THRESHOLD2_sc_error_threshold2_START (0)
#define WBBP_SC_ERROR_THRESHOLD2_sc_error_threshold2_END (23)
typedef union
{
    unsigned long sc_error_alpha_coef_reg;
    struct
    {
        unsigned long sc_error_alpha_coef : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SC_ERROR_ALPHA_COEF_UNION;
#define WBBP_SC_ERROR_ALPHA_COEF_sc_error_alpha_coef_START (0)
#define WBBP_SC_ERROR_ALPHA_COEF_sc_error_alpha_coef_END (2)
typedef union
{
    unsigned long sc_dif_step_integrator_en_reg;
    struct
    {
        unsigned long sc_dif_step_integrator_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SC_DIF_STEP_INTEGRATOR_EN_UNION;
#define WBBP_SC_DIF_STEP_INTEGRATOR_EN_sc_dif_step_integrator_en_START (0)
#define WBBP_SC_DIF_STEP_INTEGRATOR_EN_sc_dif_step_integrator_en_END (0)
typedef union
{
    unsigned long mpsrch_en_10_reg;
    struct
    {
        unsigned long mpsrch_en10 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_10_UNION;
#define WBBP_MPSRCH_EN_10_mpsrch_en10_START (0)
#define WBBP_MPSRCH_EN_10_mpsrch_en10_END (0)
typedef union
{
    unsigned long mpsrch_mode_10_reg;
    struct
    {
        unsigned long mpsrch_mode10_alpha_coef : 3;
        unsigned long mpsrch_mode10_freq_ind : 1;
        unsigned long mpsrch_mode10_ips : 1;
        unsigned long mpsrch_mode10_rx_ind : 1;
        unsigned long mpsrch_mode10_sel : 1;
        unsigned long mpsrch_mode10_rx_freq_sel : 1;
        unsigned long mpsrch_mode10_correct_ind : 1;
        unsigned long mpsrch_mode10_trig_ind : 1;
        unsigned long mpsrch_mode10_rxcarrier_ind : 1;
        unsigned long mpsrch_mode10_function_sel : 2;
        unsigned long mpsrch_mode10_tx_ind : 1;
        unsigned long mpsrch_mode10_interp : 1;
        unsigned long mpsrch_mode10_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_10_UNION;
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_ips_START (4)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_ips_END (4)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_sel_START (6)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_sel_END (6)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_function_sel_START (11)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_function_sel_END (12)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_interp_START (14)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_interp_END (14)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_10_mpsrch_mode10_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_10_reg;
    struct
    {
        unsigned long scram_init10 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_10_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_10_scram_init10_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_10_scram_init10_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_10_reg;
    struct
    {
        unsigned long cpich_sync10_chip_cnt : 12;
        unsigned long cpich_sync10_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_10_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_10_cpich_sync10_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_10_cpich_sync10_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_10_cpich_sync10_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_10_cpich_sync10_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_10_reg;
    struct
    {
        unsigned long win_offset10 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_10_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_10_win_offset10_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_10_win_offset10_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_10_reg;
    struct
    {
        unsigned long corr_num10 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num10 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_10_UNION;
#define WBBP_MPSRCH_CORR_PARA_10_corr_num10_START (0)
#define WBBP_MPSRCH_CORR_PARA_10_corr_num10_END (4)
#define WBBP_MPSRCH_CORR_PARA_10_nocorr_num10_START (8)
#define WBBP_MPSRCH_CORR_PARA_10_nocorr_num10_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_10th_reg;
    struct
    {
        unsigned long rssi_sum_10th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_10TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_10TH_rssi_sum_10th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_10TH_rssi_sum_10th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_10th_reg;
    struct
    {
        unsigned long dagc_sum_10th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_10TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_10TH_dagc_sum_10th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_10TH_dagc_sum_10th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_10th_reg;
    struct
    {
        unsigned long aagc_sum_10th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_10TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_10TH_aagc_sum_10th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_10TH_aagc_sum_10th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_10th_reg;
    struct
    {
        unsigned long dagc4_sum_10th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_10TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_10TH_dagc4_sum_10th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_10TH_dagc4_sum_10th_END (18)
typedef union
{
    unsigned long mpsrch_noise10_rpt_reg;
    struct
    {
        unsigned long noise10_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE10_RPT_UNION;
#define WBBP_MPSRCH_NOISE10_RPT_noise10_rpt_START (0)
#define WBBP_MPSRCH_NOISE10_RPT_noise10_rpt_END (23)
typedef union
{
    unsigned long mpsrch_en_11_reg;
    struct
    {
        unsigned long mpsrch_en11 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_11_UNION;
#define WBBP_MPSRCH_EN_11_mpsrch_en11_START (0)
#define WBBP_MPSRCH_EN_11_mpsrch_en11_END (0)
typedef union
{
    unsigned long mpsrch_mode_11_reg;
    struct
    {
        unsigned long mpsrch_mode11_alpha_coef : 3;
        unsigned long mpsrch_mode11_freq_ind : 1;
        unsigned long mpsrch_mode11_ips : 1;
        unsigned long mpsrch_mode11_rx_ind : 1;
        unsigned long mpsrch_mode11_sel : 1;
        unsigned long mpsrch_mode11_rx_freq_sel : 1;
        unsigned long mpsrch_mode11_correct_ind : 1;
        unsigned long mpsrch_mode11_trig_ind : 1;
        unsigned long mpsrch_mode11_rxcarrier_ind : 1;
        unsigned long mpsrch_mode11_function_sel : 2;
        unsigned long mpsrch_mode11_tx_ind : 1;
        unsigned long mpsrch_mode11_interp : 1;
        unsigned long mpsrch_mode11_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_11_UNION;
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_ips_START (4)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_ips_END (4)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_sel_START (6)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_sel_END (6)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_function_sel_START (11)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_function_sel_END (12)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_interp_START (14)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_interp_END (14)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_11_mpsrch_mode11_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_11_reg;
    struct
    {
        unsigned long scram_init11 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_11_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_11_scram_init11_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_11_scram_init11_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_11_reg;
    struct
    {
        unsigned long cpich_sync11_chip_cnt : 12;
        unsigned long cpich_sync11_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_11_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_11_cpich_sync11_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_11_cpich_sync11_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_11_cpich_sync11_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_11_cpich_sync11_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_11_reg;
    struct
    {
        unsigned long win_offset11 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_11_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_11_win_offset11_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_11_win_offset11_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_11_reg;
    struct
    {
        unsigned long corr_num11 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num11 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_11_UNION;
#define WBBP_MPSRCH_CORR_PARA_11_corr_num11_START (0)
#define WBBP_MPSRCH_CORR_PARA_11_corr_num11_END (4)
#define WBBP_MPSRCH_CORR_PARA_11_nocorr_num11_START (8)
#define WBBP_MPSRCH_CORR_PARA_11_nocorr_num11_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_11th_reg;
    struct
    {
        unsigned long rssi_sum_11th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_11TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_11TH_rssi_sum_11th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_11TH_rssi_sum_11th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_11th_reg;
    struct
    {
        unsigned long dagc_sum_11th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_11TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_11TH_dagc_sum_11th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_11TH_dagc_sum_11th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_11th_reg;
    struct
    {
        unsigned long aagc_sum_11th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_11TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_11TH_aagc_sum_11th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_11TH_aagc_sum_11th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_11th_reg;
    struct
    {
        unsigned long dagc4_sum_11th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_11TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_11TH_dagc4_sum_11th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_11TH_dagc4_sum_11th_END (18)
typedef union
{
    unsigned long mpsrch_noise11_rpt_reg;
    struct
    {
        unsigned long noise11_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE11_RPT_UNION;
#define WBBP_MPSRCH_NOISE11_RPT_noise11_rpt_START (0)
#define WBBP_MPSRCH_NOISE11_RPT_noise11_rpt_END (23)
typedef union
{
    unsigned long mpsrch_en_12_reg;
    struct
    {
        unsigned long mpsrch_en12 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_12_UNION;
#define WBBP_MPSRCH_EN_12_mpsrch_en12_START (0)
#define WBBP_MPSRCH_EN_12_mpsrch_en12_END (0)
typedef union
{
    unsigned long mpsrch_mode_12_reg;
    struct
    {
        unsigned long mpsrch_mode12_alpha_coef : 3;
        unsigned long mpsrch_mode12_freq_ind : 1;
        unsigned long mpsrch_mode12_ips : 1;
        unsigned long mpsrch_mode12_rx_ind : 1;
        unsigned long mpsrch_mode12_sel : 1;
        unsigned long mpsrch_mode12_rx_freq_sel : 1;
        unsigned long mpsrch_mode12_correct_ind : 1;
        unsigned long mpsrch_mode12_trig_ind : 1;
        unsigned long mpsrch_mode12_rxcarrier_ind : 1;
        unsigned long mpsrch_mode12_function_sel : 2;
        unsigned long mpsrch_mode12_tx_ind : 1;
        unsigned long mpsrch_mode12_interp : 1;
        unsigned long mpsrch_mode12_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_12_UNION;
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_ips_START (4)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_ips_END (4)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_sel_START (6)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_sel_END (6)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_function_sel_START (11)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_function_sel_END (12)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_interp_START (14)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_interp_END (14)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_12_mpsrch_mode12_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_12_reg;
    struct
    {
        unsigned long scram_init12 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_12_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_12_scram_init12_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_12_scram_init12_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_12_reg;
    struct
    {
        unsigned long cpich_sync12_chip_cnt : 12;
        unsigned long cpich_sync12_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_12_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_12_cpich_sync12_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_12_cpich_sync12_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_12_cpich_sync12_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_12_cpich_sync12_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_12_reg;
    struct
    {
        unsigned long win_offset12 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_12_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_12_win_offset12_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_12_win_offset12_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_12_reg;
    struct
    {
        unsigned long corr_num12 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num12 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_12_UNION;
#define WBBP_MPSRCH_CORR_PARA_12_corr_num12_START (0)
#define WBBP_MPSRCH_CORR_PARA_12_corr_num12_END (4)
#define WBBP_MPSRCH_CORR_PARA_12_nocorr_num12_START (8)
#define WBBP_MPSRCH_CORR_PARA_12_nocorr_num12_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_12th_reg;
    struct
    {
        unsigned long rssi_sum_12th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_12TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_12TH_rssi_sum_12th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_12TH_rssi_sum_12th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_12th_reg;
    struct
    {
        unsigned long dagc_sum_12th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_12TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_12TH_dagc_sum_12th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_12TH_dagc_sum_12th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_12th_reg;
    struct
    {
        unsigned long aagc_sum_12th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_12TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_12TH_aagc_sum_12th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_12TH_aagc_sum_12th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_12th_reg;
    struct
    {
        unsigned long dagc4_sum_12th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_12TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_12TH_dagc4_sum_12th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_12TH_dagc4_sum_12th_END (18)
typedef union
{
    unsigned long mpsrch_noise12_rpt_reg;
    struct
    {
        unsigned long noise12_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE12_RPT_UNION;
#define WBBP_MPSRCH_NOISE12_RPT_noise12_rpt_START (0)
#define WBBP_MPSRCH_NOISE12_RPT_noise12_rpt_END (23)
typedef union
{
    unsigned long mpsrch_en_13_reg;
    struct
    {
        unsigned long mpsrch_en13 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_13_UNION;
#define WBBP_MPSRCH_EN_13_mpsrch_en13_START (0)
#define WBBP_MPSRCH_EN_13_mpsrch_en13_END (0)
typedef union
{
    unsigned long mpsrch_mode_13_reg;
    struct
    {
        unsigned long mpsrch_mode13_alpha_coef : 3;
        unsigned long mpsrch_mode13_freq_ind : 1;
        unsigned long mpsrch_mode13_ips : 1;
        unsigned long mpsrch_mode13_rx_ind : 1;
        unsigned long mpsrch_mode13_sel : 1;
        unsigned long mpsrch_mode13_rx_freq_sel : 1;
        unsigned long mpsrch_mode13_correct_ind : 1;
        unsigned long mpsrch_mode13_trig_ind : 1;
        unsigned long mpsrch_mode13_rxcarrier_ind : 1;
        unsigned long mpsrch_mode13_function_sel : 2;
        unsigned long mpsrch_mode13_tx_ind : 1;
        unsigned long mpsrch_mode13_interp : 1;
        unsigned long mpsrch_mode13_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_13_UNION;
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_ips_START (4)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_ips_END (4)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_sel_START (6)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_sel_END (6)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_function_sel_START (11)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_function_sel_END (12)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_interp_START (14)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_interp_END (14)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_13_mpsrch_mode13_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_13_reg;
    struct
    {
        unsigned long scram_init13 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_13_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_13_scram_init13_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_13_scram_init13_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_13_reg;
    struct
    {
        unsigned long cpich_sync13_chip_cnt : 12;
        unsigned long cpich_sync13_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_13_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_13_cpich_sync13_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_13_cpich_sync13_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_13_cpich_sync13_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_13_cpich_sync13_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_13_reg;
    struct
    {
        unsigned long win_offset13 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_13_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_13_win_offset13_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_13_win_offset13_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_13_reg;
    struct
    {
        unsigned long corr_num13 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num13 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_13_UNION;
#define WBBP_MPSRCH_CORR_PARA_13_corr_num13_START (0)
#define WBBP_MPSRCH_CORR_PARA_13_corr_num13_END (4)
#define WBBP_MPSRCH_CORR_PARA_13_nocorr_num13_START (8)
#define WBBP_MPSRCH_CORR_PARA_13_nocorr_num13_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_13th_reg;
    struct
    {
        unsigned long rssi_sum_13th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_13TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_13TH_rssi_sum_13th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_13TH_rssi_sum_13th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_13th_reg;
    struct
    {
        unsigned long dagc_sum_13th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_13TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_13TH_dagc_sum_13th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_13TH_dagc_sum_13th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_13th_reg;
    struct
    {
        unsigned long aagc_sum_13th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_13TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_13TH_aagc_sum_13th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_13TH_aagc_sum_13th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_13th_reg;
    struct
    {
        unsigned long dagc4_sum_13th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_13TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_13TH_dagc4_sum_13th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_13TH_dagc4_sum_13th_END (18)
typedef union
{
    unsigned long mpsrch_noise13_rpt_reg;
    struct
    {
        unsigned long noise13_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE13_RPT_UNION;
#define WBBP_MPSRCH_NOISE13_RPT_noise13_rpt_START (0)
#define WBBP_MPSRCH_NOISE13_RPT_noise13_rpt_END (23)
typedef union
{
    unsigned long mpsrch_en_14_reg;
    struct
    {
        unsigned long mpsrch_en14 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPSRCH_EN_14_UNION;
#define WBBP_MPSRCH_EN_14_mpsrch_en14_START (0)
#define WBBP_MPSRCH_EN_14_mpsrch_en14_END (0)
typedef union
{
    unsigned long mpsrch_mode_14_reg;
    struct
    {
        unsigned long mpsrch_mode14_alpha_coef : 3;
        unsigned long mpsrch_mode14_freq_ind : 1;
        unsigned long mpsrch_mode14_ips : 1;
        unsigned long mpsrch_mode14_rx_ind : 1;
        unsigned long mpsrch_mode14_sel : 1;
        unsigned long mpsrch_mode14_rx_freq_sel : 1;
        unsigned long mpsrch_mode14_correct_ind : 1;
        unsigned long mpsrch_mode14_trig_ind : 1;
        unsigned long mpsrch_mode14_rxcarrier_ind : 1;
        unsigned long mpsrch_mode14_function_sel : 2;
        unsigned long mpsrch_mode14_tx_ind : 1;
        unsigned long mpsrch_mode14_interp : 1;
        unsigned long mpsrch_mode14_int_mask_bypass : 1;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_MODE_14_UNION;
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_alpha_coef_START (0)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_alpha_coef_END (2)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_freq_ind_START (3)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_freq_ind_END (3)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_ips_START (4)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_ips_END (4)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rx_ind_START (5)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rx_ind_END (5)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_sel_START (6)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_sel_END (6)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rx_freq_sel_START (7)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rx_freq_sel_END (7)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_correct_ind_START (8)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_correct_ind_END (8)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_trig_ind_START (9)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_trig_ind_END (9)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rxcarrier_ind_START (10)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_rxcarrier_ind_END (10)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_function_sel_START (11)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_function_sel_END (12)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_tx_ind_START (13)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_tx_ind_END (13)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_interp_START (14)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_interp_END (14)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_int_mask_bypass_START (15)
#define WBBP_MPSRCH_MODE_14_mpsrch_mode14_int_mask_bypass_END (15)
typedef union
{
    unsigned long mpsrch_scram_init_14_reg;
    struct
    {
        unsigned long scram_init14 : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_SCRAM_INIT_14_UNION;
#define WBBP_MPSRCH_SCRAM_INIT_14_scram_init14_START (0)
#define WBBP_MPSRCH_SCRAM_INIT_14_scram_init14_END (17)
typedef union
{
    unsigned long mpsrch_cpich_sync_14_reg;
    struct
    {
        unsigned long cpich_sync14_chip_cnt : 12;
        unsigned long cpich_sync14_slot_cnt : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_MPSRCH_CPICH_SYNC_14_UNION;
#define WBBP_MPSRCH_CPICH_SYNC_14_cpich_sync14_chip_cnt_START (0)
#define WBBP_MPSRCH_CPICH_SYNC_14_cpich_sync14_chip_cnt_END (11)
#define WBBP_MPSRCH_CPICH_SYNC_14_cpich_sync14_slot_cnt_START (12)
#define WBBP_MPSRCH_CPICH_SYNC_14_cpich_sync14_slot_cnt_END (15)
typedef union
{
    unsigned long mpsrch_win_offset_14_reg;
    struct
    {
        unsigned long win_offset14 : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_MPSRCH_WIN_OFFSET_14_UNION;
#define WBBP_MPSRCH_WIN_OFFSET_14_win_offset14_START (0)
#define WBBP_MPSRCH_WIN_OFFSET_14_win_offset14_END (8)
typedef union
{
    unsigned long mpsrch_corr_para_14_reg;
    struct
    {
        unsigned long corr_num14 : 5;
        unsigned long reserved_0 : 3;
        unsigned long nocorr_num14 : 8;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_MPSRCH_CORR_PARA_14_UNION;
#define WBBP_MPSRCH_CORR_PARA_14_corr_num14_START (0)
#define WBBP_MPSRCH_CORR_PARA_14_corr_num14_END (4)
#define WBBP_MPSRCH_CORR_PARA_14_nocorr_num14_START (8)
#define WBBP_MPSRCH_CORR_PARA_14_nocorr_num14_END (15)
typedef union
{
    unsigned long mpsrch_rssi_sum_14th_reg;
    struct
    {
        unsigned long rssi_sum_14th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_MPSRCH_RSSI_SUM_14TH_UNION;
#define WBBP_MPSRCH_RSSI_SUM_14TH_rssi_sum_14th_START (0)
#define WBBP_MPSRCH_RSSI_SUM_14TH_rssi_sum_14th_END (17)
typedef union
{
    unsigned long mpsrch_dagc_sum_14th_reg;
    struct
    {
        unsigned long dagc_sum_14th : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_MPSRCH_DAGC_SUM_14TH_UNION;
#define WBBP_MPSRCH_DAGC_SUM_14TH_dagc_sum_14th_START (0)
#define WBBP_MPSRCH_DAGC_SUM_14TH_dagc_sum_14th_END (22)
typedef union
{
    unsigned long mpsrch_aagc_sum_14th_reg;
    struct
    {
        unsigned long aagc_sum_14th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_AAGC_SUM_14TH_UNION;
#define WBBP_MPSRCH_AAGC_SUM_14TH_aagc_sum_14th_START (0)
#define WBBP_MPSRCH_AAGC_SUM_14TH_aagc_sum_14th_END (18)
typedef union
{
    unsigned long mpsrch_dagc4_sum_14th_reg;
    struct
    {
        unsigned long dagc4_sum_14th : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_MPSRCH_DAGC4_SUM_14TH_UNION;
#define WBBP_MPSRCH_DAGC4_SUM_14TH_dagc4_sum_14th_START (0)
#define WBBP_MPSRCH_DAGC4_SUM_14TH_dagc4_sum_14th_END (18)
typedef union
{
    unsigned long mpsrch_noise14_rpt_reg;
    struct
    {
        unsigned long noise14_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MPSRCH_NOISE14_RPT_UNION;
#define WBBP_MPSRCH_NOISE14_RPT_noise14_rpt_START (0)
#define WBBP_MPSRCH_NOISE14_RPT_noise14_rpt_END (23)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_sc3_reg;
    struct
    {
        unsigned long cpich_ovsf_num_sc3 : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_SC3_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_SC3_cpich_ovsf_num_sc3_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_SC3_cpich_ovsf_num_sc3_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_sc4_reg;
    struct
    {
        unsigned long cpich_ovsf_num_sc4 : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_SC4_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_SC4_cpich_ovsf_num_sc4_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_SC4_cpich_ovsf_num_sc4_END (7)
typedef union
{
    unsigned long ic_34_index_reg;
    struct
    {
        unsigned long ic_34_index : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IC_34_INDEX_UNION;
#define WBBP_IC_34_INDEX_ic_34_index_START (0)
#define WBBP_IC_34_INDEX_ic_34_index_END (1)
typedef union
{
    unsigned long ic_34_alpha_clr_reg;
    struct
    {
        unsigned long ic_34_alpha_clr : 1;
        unsigned long reserved_0 : 7;
        unsigned long ic_34_alpha_clr_index : 2;
        unsigned long reserved_1 : 22;
    } reg;
} WBBP_IC_34_ALPHA_CLR_UNION;
#define WBBP_IC_34_ALPHA_CLR_ic_34_alpha_clr_START (0)
#define WBBP_IC_34_ALPHA_CLR_ic_34_alpha_clr_END (0)
#define WBBP_IC_34_ALPHA_CLR_ic_34_alpha_clr_index_START (8)
#define WBBP_IC_34_ALPHA_CLR_ic_34_alpha_clr_index_END (9)
typedef union
{
    unsigned long mc2_rant1_sc_bypass_reg;
    struct
    {
        unsigned long mc2_rant1_sc_bypass : 2;
        unsigned long reserved_0 : 6;
        unsigned long mc2_rant1_sc_hold : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_MC2_RANT1_SC_BYPASS_UNION;
#define WBBP_MC2_RANT1_SC_BYPASS_mc2_rant1_sc_bypass_START (0)
#define WBBP_MC2_RANT1_SC_BYPASS_mc2_rant1_sc_bypass_END (1)
#define WBBP_MC2_RANT1_SC_BYPASS_mc2_rant1_sc_hold_START (8)
#define WBBP_MC2_RANT1_SC_BYPASS_mc2_rant1_sc_hold_END (8)
typedef union
{
    unsigned long mc2_rant1_sc_para_renew_reg;
    struct
    {
        unsigned long mc2_rant1_sc_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_RANT1_SC_PARA_RENEW_UNION;
#define WBBP_MC2_RANT1_SC_PARA_RENEW_mc2_rant1_sc_para_renew_START (0)
#define WBBP_MC2_RANT1_SC_PARA_RENEW_mc2_rant1_sc_para_renew_END (0)
typedef union
{
    unsigned long mc2_rant1_sc_fg_en_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG_EN_UNION;
#define WBBP_MC2_RANT1_SC_FG_EN_mc2_rant1_sc_fg_en_START (0)
#define WBBP_MC2_RANT1_SC_FG_EN_mc2_rant1_sc_fg_en_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_max_fg_reg;
    struct
    {
        unsigned long mc2_rant1_sc_max_fg : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC2_RANT1_SC_MAX_FG_UNION;
#define WBBP_MC2_RANT1_SC_MAX_FG_mc2_rant1_sc_max_fg_START (0)
#define WBBP_MC2_RANT1_SC_MAX_FG_mc2_rant1_sc_max_fg_END (2)
typedef union
{
    unsigned long mc2_rant1_sc_fg0_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg0_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG0_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG0_PST_mc2_rant1_sc_fg0_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG0_PST_mc2_rant1_sc_fg0_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg1_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg1_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG1_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG1_PST_mc2_rant1_sc_fg1_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG1_PST_mc2_rant1_sc_fg1_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg2_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg2_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG2_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG2_PST_mc2_rant1_sc_fg2_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG2_PST_mc2_rant1_sc_fg2_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg3_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg3_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG3_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG3_PST_mc2_rant1_sc_fg3_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG3_PST_mc2_rant1_sc_fg3_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg4_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg4_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG4_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG4_PST_mc2_rant1_sc_fg4_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG4_PST_mc2_rant1_sc_fg4_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg5_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg5_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG5_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG5_PST_mc2_rant1_sc_fg5_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG5_PST_mc2_rant1_sc_fg5_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg6_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg6_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG6_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG6_PST_mc2_rant1_sc_fg6_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG6_PST_mc2_rant1_sc_fg6_pst_END (7)
typedef union
{
    unsigned long mc2_rant1_sc_fg7_pst_reg;
    struct
    {
        unsigned long mc2_rant1_sc_fg7_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT1_SC_FG7_PST_UNION;
#define WBBP_MC2_RANT1_SC_FG7_PST_mc2_rant1_sc_fg7_pst_START (0)
#define WBBP_MC2_RANT1_SC_FG7_PST_mc2_rant1_sc_fg7_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_bypass_reg;
    struct
    {
        unsigned long mc2_rant2_sc_bypass : 2;
        unsigned long reserved_0 : 6;
        unsigned long mc2_rant2_sc_hold : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_MC2_RANT2_SC_BYPASS_UNION;
#define WBBP_MC2_RANT2_SC_BYPASS_mc2_rant2_sc_bypass_START (0)
#define WBBP_MC2_RANT2_SC_BYPASS_mc2_rant2_sc_bypass_END (1)
#define WBBP_MC2_RANT2_SC_BYPASS_mc2_rant2_sc_hold_START (8)
#define WBBP_MC2_RANT2_SC_BYPASS_mc2_rant2_sc_hold_END (8)
typedef union
{
    unsigned long mc2_rant2_sc_para_renew_reg;
    struct
    {
        unsigned long mc2_rant2_sc_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_RANT2_SC_PARA_RENEW_UNION;
#define WBBP_MC2_RANT2_SC_PARA_RENEW_mc2_rant2_sc_para_renew_START (0)
#define WBBP_MC2_RANT2_SC_PARA_RENEW_mc2_rant2_sc_para_renew_END (0)
typedef union
{
    unsigned long mc2_rant2_sc_fg_en_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG_EN_UNION;
#define WBBP_MC2_RANT2_SC_FG_EN_mc2_rant2_sc_fg_en_START (0)
#define WBBP_MC2_RANT2_SC_FG_EN_mc2_rant2_sc_fg_en_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_max_fg_reg;
    struct
    {
        unsigned long mc2_rant2_sc_max_fg : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC2_RANT2_SC_MAX_FG_UNION;
#define WBBP_MC2_RANT2_SC_MAX_FG_mc2_rant2_sc_max_fg_START (0)
#define WBBP_MC2_RANT2_SC_MAX_FG_mc2_rant2_sc_max_fg_END (2)
typedef union
{
    unsigned long mc2_rant2_sc_fg0_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg0_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG0_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG0_PST_mc2_rant2_sc_fg0_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG0_PST_mc2_rant2_sc_fg0_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg1_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg1_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG1_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG1_PST_mc2_rant2_sc_fg1_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG1_PST_mc2_rant2_sc_fg1_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg2_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg2_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG2_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG2_PST_mc2_rant2_sc_fg2_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG2_PST_mc2_rant2_sc_fg2_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg3_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg3_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG3_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG3_PST_mc2_rant2_sc_fg3_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG3_PST_mc2_rant2_sc_fg3_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg4_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg4_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG4_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG4_PST_mc2_rant2_sc_fg4_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG4_PST_mc2_rant2_sc_fg4_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg5_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg5_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG5_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG5_PST_mc2_rant2_sc_fg5_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG5_PST_mc2_rant2_sc_fg5_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg6_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg6_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG6_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG6_PST_mc2_rant2_sc_fg6_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG6_PST_mc2_rant2_sc_fg6_pst_END (7)
typedef union
{
    unsigned long mc2_rant2_sc_fg7_pst_reg;
    struct
    {
        unsigned long mc2_rant2_sc_fg7_pst : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MC2_RANT2_SC_FG7_PST_UNION;
#define WBBP_MC2_RANT2_SC_FG7_PST_mc2_rant2_sc_fg7_pst_START (0)
#define WBBP_MC2_RANT2_SC_FG7_PST_mc2_rant2_sc_fg7_pst_END (7)
typedef union
{
    unsigned long mc2_sc_error_stepsize_reg;
    struct
    {
        unsigned long mc2_sc_error_stepsize0 : 8;
        unsigned long mc2_sc_error_stepsize1 : 8;
        unsigned long mc2_sc_error_stepsize2 : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_MC2_SC_ERROR_STEPSIZE_UNION;
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize0_START (0)
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize0_END (7)
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize1_START (8)
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize1_END (15)
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize2_START (16)
#define WBBP_MC2_SC_ERROR_STEPSIZE_mc2_sc_error_stepsize2_END (23)
typedef union
{
    unsigned long mc2_sc_offset_val_reg;
    struct
    {
        unsigned long mc2_r1_offset_val_abs : 10;
        unsigned long reserved_0 : 2;
        unsigned long mc2_r1_offset_val_sign : 1;
        unsigned long reserved_1 : 3;
        unsigned long mc2_r2_offset_val_abs : 10;
        unsigned long reserved_2 : 2;
        unsigned long mc2_r2_offset_val_sign : 1;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_MC2_SC_OFFSET_VAL_UNION;
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r1_offset_val_abs_START (0)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r1_offset_val_abs_END (9)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r1_offset_val_sign_START (12)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r1_offset_val_sign_END (12)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r2_offset_val_abs_START (16)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r2_offset_val_abs_END (25)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r2_offset_val_sign_START (28)
#define WBBP_MC2_SC_OFFSET_VAL_mc2_r2_offset_val_sign_END (28)
typedef union
{
    unsigned long mc2_sc_error_threshold0_reg;
    struct
    {
        unsigned long mc2_sc_error_threshold0 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MC2_SC_ERROR_THRESHOLD0_UNION;
#define WBBP_MC2_SC_ERROR_THRESHOLD0_mc2_sc_error_threshold0_START (0)
#define WBBP_MC2_SC_ERROR_THRESHOLD0_mc2_sc_error_threshold0_END (23)
typedef union
{
    unsigned long mc2_sc_error_threshold1_reg;
    struct
    {
        unsigned long mc2_sc_error_threshold1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MC2_SC_ERROR_THRESHOLD1_UNION;
#define WBBP_MC2_SC_ERROR_THRESHOLD1_mc2_sc_error_threshold1_START (0)
#define WBBP_MC2_SC_ERROR_THRESHOLD1_mc2_sc_error_threshold1_END (23)
typedef union
{
    unsigned long mc2_sc_error_threshold2_reg;
    struct
    {
        unsigned long mc2_sc_error_threshold2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MC2_SC_ERROR_THRESHOLD2_UNION;
#define WBBP_MC2_SC_ERROR_THRESHOLD2_mc2_sc_error_threshold2_START (0)
#define WBBP_MC2_SC_ERROR_THRESHOLD2_mc2_sc_error_threshold2_END (23)
typedef union
{
    unsigned long mc2_sc_error_alpha_coef_reg;
    struct
    {
        unsigned long mc2_sc_error_alpha_coef : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC2_SC_ERROR_ALPHA_COEF_UNION;
#define WBBP_MC2_SC_ERROR_ALPHA_COEF_mc2_sc_error_alpha_coef_START (0)
#define WBBP_MC2_SC_ERROR_ALPHA_COEF_mc2_sc_error_alpha_coef_END (2)
typedef union
{
    unsigned long mc2_sc_dif_step_integrator_en_reg;
    struct
    {
        unsigned long mc2_sc_dif_step_integrator_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_SC_DIF_STEP_INTEGRATOR_EN_UNION;
#define WBBP_MC2_SC_DIF_STEP_INTEGRATOR_EN_mc2_sc_dif_step_integrator_en_START (0)
#define WBBP_MC2_SC_DIF_STEP_INTEGRATOR_EN_mc2_sc_dif_step_integrator_en_END (0)
typedef union
{
    unsigned long big_win_mode_reg;
    struct
    {
        unsigned long big_win_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_BIG_WIN_MODE_UNION;
#define WBBP_BIG_WIN_MODE_big_win_mode_START (0)
#define WBBP_BIG_WIN_MODE_big_win_mode_END (1)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_0_reg;
    struct
    {
        unsigned long cpich_ovsf0_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_0_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_0_cpich_ovsf0_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_0_cpich_ovsf0_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_1_reg;
    struct
    {
        unsigned long cpich_ovsf1_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_1_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_1_cpich_ovsf1_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_1_cpich_ovsf1_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_2_reg;
    struct
    {
        unsigned long cpich_ovsf2_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_2_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_2_cpich_ovsf2_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_2_cpich_ovsf2_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_3_reg;
    struct
    {
        unsigned long cpich_ovsf3_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_3_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_3_cpich_ovsf3_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_3_cpich_ovsf3_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_4_reg;
    struct
    {
        unsigned long cpich_ovsf4_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_4_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_4_cpich_ovsf4_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_4_cpich_ovsf4_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_5_reg;
    struct
    {
        unsigned long cpich_ovsf5_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_5_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_5_cpich_ovsf5_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_5_cpich_ovsf5_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_6_reg;
    struct
    {
        unsigned long cpich_ovsf6_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_6_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_6_cpich_ovsf6_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_6_cpich_ovsf6_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_7_reg;
    struct
    {
        unsigned long cpich_ovsf7_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_7_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_7_cpich_ovsf7_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_7_cpich_ovsf7_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_10_reg;
    struct
    {
        unsigned long cpich_ovsf10_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_10_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_10_cpich_ovsf10_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_10_cpich_ovsf10_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_11_reg;
    struct
    {
        unsigned long cpich_ovsf11_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_11_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_11_cpich_ovsf11_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_11_cpich_ovsf11_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_12_reg;
    struct
    {
        unsigned long cpich_ovsf12_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_12_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_12_cpich_ovsf12_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_12_cpich_ovsf12_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_13_reg;
    struct
    {
        unsigned long cpich_ovsf13_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_13_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_13_cpich_ovsf13_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_13_cpich_ovsf13_num_END (7)
typedef union
{
    unsigned long mpsrch_scpich_ovsf_14_reg;
    struct
    {
        unsigned long cpich_ovsf14_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_MPSRCH_SCPICH_OVSF_14_UNION;
#define WBBP_MPSRCH_SCPICH_OVSF_14_cpich_ovsf14_num_START (0)
#define WBBP_MPSRCH_SCPICH_OVSF_14_cpich_ovsf14_num_END (7)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_0_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_0 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_0 : 2;
        unsigned long mpsrch_noise_factor_0 : 2;
        unsigned long mpsrch_noise_calc_sel_0 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_0_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_avrg_noise_0_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_avrg_noise_0_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_energy_factor_0_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_energy_factor_0_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_noise_factor_0_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_noise_factor_0_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_noise_calc_sel_0_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_0_mpsrch_noise_calc_sel_0_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_1_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_1 : 2;
        unsigned long mpsrch_noise_factor_1 : 2;
        unsigned long mpsrch_noise_calc_sel_1 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_1_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_avrg_noise_1_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_avrg_noise_1_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_energy_factor_1_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_energy_factor_1_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_noise_factor_1_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_noise_factor_1_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_noise_calc_sel_1_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_1_mpsrch_noise_calc_sel_1_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_2_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_2 : 2;
        unsigned long mpsrch_noise_factor_2 : 2;
        unsigned long mpsrch_noise_calc_sel_2 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_2_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_avrg_noise_2_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_avrg_noise_2_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_energy_factor_2_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_energy_factor_2_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_noise_factor_2_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_noise_factor_2_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_noise_calc_sel_2_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_2_mpsrch_noise_calc_sel_2_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_3_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_3 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_3 : 2;
        unsigned long mpsrch_noise_factor_3 : 2;
        unsigned long mpsrch_noise_calc_sel_3 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_3_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_avrg_noise_3_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_avrg_noise_3_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_energy_factor_3_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_energy_factor_3_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_noise_factor_3_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_noise_factor_3_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_noise_calc_sel_3_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_3_mpsrch_noise_calc_sel_3_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_4_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_4 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_4 : 2;
        unsigned long mpsrch_noise_factor_4 : 2;
        unsigned long mpsrch_noise_calc_sel_4 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_4_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_avrg_noise_4_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_avrg_noise_4_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_energy_factor_4_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_energy_factor_4_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_noise_factor_4_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_noise_factor_4_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_noise_calc_sel_4_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_4_mpsrch_noise_calc_sel_4_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_5_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_5 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_5 : 2;
        unsigned long mpsrch_noise_factor_5 : 2;
        unsigned long mpsrch_noise_calc_sel_5 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_5_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_avrg_noise_5_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_avrg_noise_5_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_energy_factor_5_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_energy_factor_5_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_noise_factor_5_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_noise_factor_5_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_noise_calc_sel_5_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_5_mpsrch_noise_calc_sel_5_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_6_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_6 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_6 : 2;
        unsigned long mpsrch_noise_factor_6 : 2;
        unsigned long mpsrch_noise_calc_sel_6 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_6_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_avrg_noise_6_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_avrg_noise_6_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_energy_factor_6_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_energy_factor_6_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_noise_factor_6_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_noise_factor_6_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_noise_calc_sel_6_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_6_mpsrch_noise_calc_sel_6_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_7_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_7 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_7 : 2;
        unsigned long mpsrch_noise_factor_7 : 2;
        unsigned long mpsrch_noise_calc_sel_7 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_7_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_avrg_noise_7_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_avrg_noise_7_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_energy_factor_7_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_energy_factor_7_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_noise_factor_7_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_noise_factor_7_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_noise_calc_sel_7_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_7_mpsrch_noise_calc_sel_7_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_8_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_8 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_8 : 2;
        unsigned long mpsrch_noise_factor_8 : 2;
        unsigned long mpsrch_noise_calc_sel_8 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_8_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_avrg_noise_8_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_avrg_noise_8_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_energy_factor_8_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_energy_factor_8_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_noise_factor_8_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_noise_factor_8_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_noise_calc_sel_8_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_8_mpsrch_noise_calc_sel_8_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_9_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_9 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_9 : 2;
        unsigned long mpsrch_noise_factor_9 : 2;
        unsigned long mpsrch_noise_calc_sel_9 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_9_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_avrg_noise_9_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_avrg_noise_9_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_energy_factor_9_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_energy_factor_9_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_noise_factor_9_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_noise_factor_9_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_noise_calc_sel_9_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_9_mpsrch_noise_calc_sel_9_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_10_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_10 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_10 : 2;
        unsigned long mpsrch_noise_factor_10 : 2;
        unsigned long mpsrch_noise_calc_sel_10 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_10_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_avrg_noise_10_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_avrg_noise_10_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_energy_factor_10_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_energy_factor_10_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_noise_factor_10_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_noise_factor_10_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_noise_calc_sel_10_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_10_mpsrch_noise_calc_sel_10_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_11_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_11 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_11 : 2;
        unsigned long mpsrch_noise_factor_11 : 2;
        unsigned long mpsrch_noise_calc_sel_11 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_11_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_avrg_noise_11_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_avrg_noise_11_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_energy_factor_11_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_energy_factor_11_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_noise_factor_11_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_noise_factor_11_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_noise_calc_sel_11_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_11_mpsrch_noise_calc_sel_11_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_12_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_12 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_12 : 2;
        unsigned long mpsrch_noise_factor_12 : 2;
        unsigned long mpsrch_noise_calc_sel_12 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_12_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_avrg_noise_12_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_avrg_noise_12_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_energy_factor_12_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_energy_factor_12_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_noise_factor_12_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_noise_factor_12_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_noise_calc_sel_12_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_12_mpsrch_noise_calc_sel_12_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_13_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_13 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_13 : 2;
        unsigned long mpsrch_noise_factor_13 : 2;
        unsigned long mpsrch_noise_calc_sel_13 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_13_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_avrg_noise_13_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_avrg_noise_13_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_energy_factor_13_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_energy_factor_13_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_noise_factor_13_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_noise_factor_13_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_noise_calc_sel_13_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_13_mpsrch_noise_calc_sel_13_END (20)
typedef union
{
    unsigned long mpsrch_fgsel_ctrl_14_reg;
    struct
    {
        unsigned long mpsrch_avrg_noise_14 : 12;
        unsigned long reserved_0 : 4;
        unsigned long mpsrch_energy_factor_14 : 2;
        unsigned long mpsrch_noise_factor_14 : 2;
        unsigned long mpsrch_noise_calc_sel_14 : 1;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_MPSRCH_FGSEL_CTRL_14_UNION;
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_avrg_noise_14_START (0)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_avrg_noise_14_END (11)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_energy_factor_14_START (16)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_energy_factor_14_END (17)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_noise_factor_14_START (18)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_noise_factor_14_END (19)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_noise_calc_sel_14_START (20)
#define WBBP_MPSRCH_FGSEL_CTRL_14_mpsrch_noise_calc_sel_14_END (20)
typedef union
{
    unsigned long meet_gap_ind_out_reg;
    struct
    {
        unsigned long meet_gap_ind_out : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_MEET_GAP_IND_OUT_UNION;
#define WBBP_MEET_GAP_IND_OUT_meet_gap_ind_out_START (0)
#define WBBP_MEET_GAP_IND_OUT_meet_gap_ind_out_END (14)
typedef union
{
    unsigned long mpsrch_rpt_ram_00_reg;
    struct
    {
        unsigned long mpsrch0_fng0_energy : 16;
        unsigned long mpsrch0_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_00_UNION;
#define WBBP_MPSRCH_RPT_RAM_00_mpsrch0_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_00_mpsrch0_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_00_mpsrch0_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_00_mpsrch0_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_01_reg;
    struct
    {
        unsigned long mpsrch1_fng0_energy : 16;
        unsigned long mpsrch1_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_01_UNION;
#define WBBP_MPSRCH_RPT_RAM_01_mpsrch1_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_01_mpsrch1_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_01_mpsrch1_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_01_mpsrch1_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_02_reg;
    struct
    {
        unsigned long mpsrch2_fng0_energy : 16;
        unsigned long mpsrch2_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_02_UNION;
#define WBBP_MPSRCH_RPT_RAM_02_mpsrch2_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_02_mpsrch2_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_02_mpsrch2_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_02_mpsrch2_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_03_reg;
    struct
    {
        unsigned long mpsrch3_fng0_energy : 16;
        unsigned long mpsrch3_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_03_UNION;
#define WBBP_MPSRCH_RPT_RAM_03_mpsrch3_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_03_mpsrch3_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_03_mpsrch3_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_03_mpsrch3_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_04_reg;
    struct
    {
        unsigned long mpsrch4_fng0_energy : 16;
        unsigned long mpsrch4_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_04_UNION;
#define WBBP_MPSRCH_RPT_RAM_04_mpsrch4_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_04_mpsrch4_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_04_mpsrch4_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_04_mpsrch4_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_05_reg;
    struct
    {
        unsigned long mpsrch5_fng0_energy : 16;
        unsigned long mpsrch5_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_05_UNION;
#define WBBP_MPSRCH_RPT_RAM_05_mpsrch5_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_05_mpsrch5_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_05_mpsrch5_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_05_mpsrch5_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_06_reg;
    struct
    {
        unsigned long mpsrch6_fng0_energy : 16;
        unsigned long mpsrch6_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_06_UNION;
#define WBBP_MPSRCH_RPT_RAM_06_mpsrch6_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_06_mpsrch6_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_06_mpsrch6_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_06_mpsrch6_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_07_reg;
    struct
    {
        unsigned long mpsrch7_fng0_energy : 16;
        unsigned long mpsrch7_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_07_UNION;
#define WBBP_MPSRCH_RPT_RAM_07_mpsrch7_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_07_mpsrch7_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_07_mpsrch7_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_07_mpsrch7_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_08_reg;
    struct
    {
        unsigned long mpsrch8_fng0_energy : 16;
        unsigned long mpsrch8_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_08_UNION;
#define WBBP_MPSRCH_RPT_RAM_08_mpsrch8_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_08_mpsrch8_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_08_mpsrch8_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_08_mpsrch8_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_09_reg;
    struct
    {
        unsigned long mpsrch9_fng0_energy : 16;
        unsigned long mpsrch9_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_09_UNION;
#define WBBP_MPSRCH_RPT_RAM_09_mpsrch9_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_09_mpsrch9_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_09_mpsrch9_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_09_mpsrch9_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_10_reg;
    struct
    {
        unsigned long mpsrch10_fng0_energy : 16;
        unsigned long mpsrch10_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_10_UNION;
#define WBBP_MPSRCH_RPT_RAM_10_mpsrch10_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_10_mpsrch10_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_10_mpsrch10_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_10_mpsrch10_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_11_reg;
    struct
    {
        unsigned long mpsrch11_fng0_energy : 16;
        unsigned long mpsrch11_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_11_UNION;
#define WBBP_MPSRCH_RPT_RAM_11_mpsrch11_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_11_mpsrch11_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_11_mpsrch11_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_11_mpsrch11_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_12_reg;
    struct
    {
        unsigned long mpsrch12_fng0_energy : 16;
        unsigned long mpsrch12_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_12_UNION;
#define WBBP_MPSRCH_RPT_RAM_12_mpsrch12_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_12_mpsrch12_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_12_mpsrch12_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_12_mpsrch12_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_13_reg;
    struct
    {
        unsigned long mpsrch13_fng0_energy : 16;
        unsigned long mpsrch13_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_13_UNION;
#define WBBP_MPSRCH_RPT_RAM_13_mpsrch13_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_13_mpsrch13_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_13_mpsrch13_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_13_mpsrch13_fng0_phase_END (25)
typedef union
{
    unsigned long mpsrch_rpt_ram_14_reg;
    struct
    {
        unsigned long mpsrch14_fng0_energy : 16;
        unsigned long mpsrch14_fng0_phase : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_MPSRCH_RPT_RAM_14_UNION;
#define WBBP_MPSRCH_RPT_RAM_14_mpsrch14_fng0_energy_START (0)
#define WBBP_MPSRCH_RPT_RAM_14_mpsrch14_fng0_energy_END (15)
#define WBBP_MPSRCH_RPT_RAM_14_mpsrch14_fng0_phase_START (16)
#define WBBP_MPSRCH_RPT_RAM_14_mpsrch14_fng0_phase_END (25)
typedef union
{
    unsigned long step1_fail_threshold_reg;
    struct
    {
        unsigned long step1_fail_threshold : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_STEP1_FAIL_THRESHOLD_UNION;
#define WBBP_STEP1_FAIL_THRESHOLD_step1_fail_threshold_START (0)
#define WBBP_STEP1_FAIL_THRESHOLD_step1_fail_threshold_END (6)
typedef union
{
    unsigned long scram_num_intra_reg;
    struct
    {
        unsigned long scram_num_intra : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_SCRAM_NUM_INTRA_UNION;
#define WBBP_SCRAM_NUM_INTRA_scram_num_intra_START (0)
#define WBBP_SCRAM_NUM_INTRA_scram_num_intra_END (4)
typedef union
{
    unsigned long scram_num_inter_reg;
    struct
    {
        unsigned long scram_num_inter : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_SCRAM_NUM_INTER_UNION;
#define WBBP_SCRAM_NUM_INTER_scram_num_inter_START (0)
#define WBBP_SCRAM_NUM_INTER_scram_num_inter_END (4)
typedef union
{
    unsigned long step1_threshold_intra_reg;
    struct
    {
        unsigned long step1_threshold_intra : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_STEP1_THRESHOLD_INTRA_UNION;
#define WBBP_STEP1_THRESHOLD_INTRA_step1_threshold_intra_START (0)
#define WBBP_STEP1_THRESHOLD_INTRA_step1_threshold_intra_END (15)
typedef union
{
    unsigned long step1_threshold_inter_reg;
    struct
    {
        unsigned long step1_threshold_inter : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_STEP1_THRESHOLD_INTER_UNION;
#define WBBP_STEP1_THRESHOLD_INTER_step1_threshold_inter_START (0)
#define WBBP_STEP1_THRESHOLD_INTER_step1_threshold_inter_END (15)
typedef union
{
    unsigned long step2_threshold_reg;
    struct
    {
        unsigned long step2_threshold : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_STEP2_THRESHOLD_UNION;
#define WBBP_STEP2_THRESHOLD_step2_threshold_START (0)
#define WBBP_STEP2_THRESHOLD_step2_threshold_END (15)
typedef union
{
    unsigned long step3_threshold_reg;
    struct
    {
        unsigned long step3_threshold : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_STEP3_THRESHOLD_UNION;
#define WBBP_STEP3_THRESHOLD_step3_threshold_START (0)
#define WBBP_STEP3_THRESHOLD_step3_threshold_END (15)
typedef union
{
    unsigned long stepb_threshold_reg;
    struct
    {
        unsigned long stepb_threshold : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_STEPB_THRESHOLD_UNION;
#define WBBP_STEPB_THRESHOLD_stepb_threshold_START (0)
#define WBBP_STEPB_THRESHOLD_stepb_threshold_END (15)
typedef union
{
    unsigned long step1_ncorre_len_intra_reg;
    struct
    {
        unsigned long step1_ncorre_len_intra : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_STEP1_NCORRE_LEN_INTRA_UNION;
#define WBBP_STEP1_NCORRE_LEN_INTRA_step1_ncorre_len_intra_START (0)
#define WBBP_STEP1_NCORRE_LEN_INTRA_step1_ncorre_len_intra_END (6)
typedef union
{
    unsigned long step1_ncorre_len_inter_reg;
    struct
    {
        unsigned long step1_ncorre_len_inter : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_STEP1_NCORRE_LEN_INTER_UNION;
#define WBBP_STEP1_NCORRE_LEN_INTER_step1_ncorre_len_inter_START (0)
#define WBBP_STEP1_NCORRE_LEN_INTER_step1_ncorre_len_inter_END (6)
typedef union
{
    unsigned long step2_rsdec_len_reg;
    struct
    {
        unsigned long step2_rsdec_len : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_STEP2_RSDEC_LEN_UNION;
#define WBBP_STEP2_RSDEC_LEN_step2_rsdec_len_START (0)
#define WBBP_STEP2_RSDEC_LEN_step2_rsdec_len_END (6)
typedef union
{
    unsigned long step3_ncorre_len_reg;
    struct
    {
        unsigned long step3_ncorre_len : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_STEP3_NCORRE_LEN_UNION;
#define WBBP_STEP3_NCORRE_LEN_step3_ncorre_len_START (0)
#define WBBP_STEP3_NCORRE_LEN_step3_ncorre_len_END (6)
typedef union
{
    unsigned long step3_corre_len_reg;
    struct
    {
        unsigned long step3_corre_len : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_STEP3_CORRE_LEN_UNION;
#define WBBP_STEP3_CORRE_LEN_step3_corre_len_START (0)
#define WBBP_STEP3_CORRE_LEN_step3_corre_len_END (2)
typedef union
{
    unsigned long stepb_corre_len_reg;
    struct
    {
        unsigned long stepb_corre_len : 4;
        unsigned long reserved_0 : 12;
        unsigned long stepb_ncorre_len : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_STEPB_CORRE_LEN_UNION;
#define WBBP_STEPB_CORRE_LEN_stepb_corre_len_START (0)
#define WBBP_STEPB_CORRE_LEN_stepb_corre_len_END (3)
#define WBBP_STEPB_CORRE_LEN_stepb_ncorre_len_START (16)
#define WBBP_STEPB_CORRE_LEN_stepb_ncorre_len_END (20)
typedef union
{
    unsigned long init_cs_en_reg;
    struct
    {
        unsigned long init_cs_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_INIT_CS_EN_UNION;
#define WBBP_INIT_CS_EN_init_cs_en_START (0)
#define WBBP_INIT_CS_EN_init_cs_en_END (0)
typedef union
{
    unsigned long intra_cs2_en_reg;
    struct
    {
        unsigned long intra_cs2_en : 1;
        unsigned long intra_cs3_open : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_INTRA_CS2_EN_UNION;
#define WBBP_INTRA_CS2_EN_intra_cs2_en_START (0)
#define WBBP_INTRA_CS2_EN_intra_cs2_en_END (0)
#define WBBP_INTRA_CS2_EN_intra_cs3_open_START (1)
#define WBBP_INTRA_CS2_EN_intra_cs3_open_END (1)
typedef union
{
    unsigned long intra_cs3_en_reg;
    struct
    {
        unsigned long intra_cs3_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_INTRA_CS3_EN_UNION;
#define WBBP_INTRA_CS3_EN_intra_cs3_en_START (0)
#define WBBP_INTRA_CS3_EN_intra_cs3_en_END (0)
typedef union
{
    unsigned long inter_cs2_en_reg;
    struct
    {
        unsigned long inter_cs2_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_INTER_CS2_EN_UNION;
#define WBBP_INTER_CS2_EN_inter_cs2_en_START (0)
#define WBBP_INTER_CS2_EN_inter_cs2_en_END (0)
typedef union
{
    unsigned long step23_start_reg;
    struct
    {
        unsigned long dsp_step23_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_STEP23_START_UNION;
#define WBBP_STEP23_START_dsp_step23_start_START (0)
#define WBBP_STEP23_START_dsp_step23_start_END (0)
typedef union
{
    unsigned long afc_lck_reg;
    struct
    {
        unsigned long afc_lck : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_AFC_LCK_UNION;
#define WBBP_AFC_LCK_afc_lck_START (0)
#define WBBP_AFC_LCK_afc_lck_END (0)
typedef union
{
    unsigned long step1_data_sel_reg;
    struct
    {
        unsigned long step1_data_sel_intra : 1;
        unsigned long step1_data_sel_inter : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_STEP1_DATA_SEL_UNION;
#define WBBP_STEP1_DATA_SEL_step1_data_sel_intra_START (0)
#define WBBP_STEP1_DATA_SEL_step1_data_sel_intra_END (0)
#define WBBP_STEP1_DATA_SEL_step1_data_sel_inter_START (1)
#define WBBP_STEP1_DATA_SEL_step1_data_sel_inter_END (1)
typedef union
{
    unsigned long step23_data_sel_reg;
    struct
    {
        unsigned long step23_data_sel : 1;
        unsigned long step23_drx_mode : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_STEP23_DATA_SEL_UNION;
#define WBBP_STEP23_DATA_SEL_step23_data_sel_START (0)
#define WBBP_STEP23_DATA_SEL_step23_data_sel_END (0)
#define WBBP_STEP23_DATA_SEL_step23_drx_mode_START (1)
#define WBBP_STEP23_DATA_SEL_step23_drx_mode_END (1)
typedef union
{
    unsigned long step1_intra_sel_reg;
    struct
    {
        unsigned long step1_intra_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_STEP1_INTRA_SEL_UNION;
#define WBBP_STEP1_INTRA_SEL_step1_intra_sel_START (0)
#define WBBP_STEP1_INTRA_SEL_step1_intra_sel_END (0)
typedef union
{
    unsigned long step23_intra_sel_reg;
    struct
    {
        unsigned long step23_intra_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_STEP23_INTRA_SEL_UNION;
#define WBBP_STEP23_INTRA_SEL_step23_intra_sel_START (0)
#define WBBP_STEP23_INTRA_SEL_step23_intra_sel_END (0)
typedef union
{
    unsigned long cs3_valcnt_reg;
    struct
    {
        unsigned long cs3_valcnt : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_CS3_VALCNT_UNION;
#define WBBP_CS3_VALCNT_cs3_valcnt_START (0)
#define WBBP_CS3_VALCNT_cs3_valcnt_END (5)
typedef union
{
    unsigned long cs2_valcnt_intra_reg;
    struct
    {
        unsigned long cs2_valcnt_intra : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_CS2_VALCNT_INTRA_UNION;
#define WBBP_CS2_VALCNT_INTRA_cs2_valcnt_intra_START (0)
#define WBBP_CS2_VALCNT_INTRA_cs2_valcnt_intra_END (5)
typedef union
{
    unsigned long cs2_valcnt_inter_reg;
    struct
    {
        unsigned long cs2_valcnt_inter : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_CS2_VALCNT_INTER_UNION;
#define WBBP_CS2_VALCNT_INTER_cs2_valcnt_inter_START (0)
#define WBBP_CS2_VALCNT_INTER_cs2_valcnt_inter_END (5)
typedef union
{
    unsigned long cs_clk_bypass_reg;
    struct
    {
        unsigned long step23_clk_bypass : 1;
        unsigned long stepb_clk_bypass : 1;
        unsigned long step1_clk_bypass : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_CS_CLK_BYPASS_UNION;
#define WBBP_CS_CLK_BYPASS_step23_clk_bypass_START (0)
#define WBBP_CS_CLK_BYPASS_step23_clk_bypass_END (0)
#define WBBP_CS_CLK_BYPASS_stepb_clk_bypass_START (1)
#define WBBP_CS_CLK_BYPASS_stepb_clk_bypass_END (1)
#define WBBP_CS_CLK_BYPASS_step1_clk_bypass_START (2)
#define WBBP_CS_CLK_BYPASS_step1_clk_bypass_END (2)
typedef union
{
    unsigned long cs2_fail_intra_reg;
    struct
    {
        unsigned long cs2_normal_fail_intra : 1;
        unsigned long cs2_step1_fail_intra : 1;
        unsigned long cs2_save_fail_intra : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_CS2_FAIL_INTRA_UNION;
#define WBBP_CS2_FAIL_INTRA_cs2_normal_fail_intra_START (0)
#define WBBP_CS2_FAIL_INTRA_cs2_normal_fail_intra_END (0)
#define WBBP_CS2_FAIL_INTRA_cs2_step1_fail_intra_START (1)
#define WBBP_CS2_FAIL_INTRA_cs2_step1_fail_intra_END (1)
#define WBBP_CS2_FAIL_INTRA_cs2_save_fail_intra_START (2)
#define WBBP_CS2_FAIL_INTRA_cs2_save_fail_intra_END (2)
typedef union
{
    unsigned long cs2_fail_inter_reg;
    struct
    {
        unsigned long cs2_normal_fail_inter : 1;
        unsigned long cs2_step1_fail_inter : 1;
        unsigned long cs2_save_fail_inter : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_CS2_FAIL_INTER_UNION;
#define WBBP_CS2_FAIL_INTER_cs2_normal_fail_inter_START (0)
#define WBBP_CS2_FAIL_INTER_cs2_normal_fail_inter_END (0)
#define WBBP_CS2_FAIL_INTER_cs2_step1_fail_inter_START (1)
#define WBBP_CS2_FAIL_INTER_cs2_step1_fail_inter_END (1)
#define WBBP_CS2_FAIL_INTER_cs2_save_fail_inter_START (2)
#define WBBP_CS2_FAIL_INTER_cs2_save_fail_inter_END (2)
typedef union
{
    unsigned long step1_ram1_reg;
    struct
    {
        unsigned long step1_ram1_slot_energy : 15;
        unsigned long reserved_0 : 1;
        unsigned long step1_ram1_slot_phase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_STEP1_RAM1_UNION;
#define WBBP_STEP1_RAM1_step1_ram1_slot_energy_START (0)
#define WBBP_STEP1_RAM1_step1_ram1_slot_energy_END (14)
#define WBBP_STEP1_RAM1_step1_ram1_slot_phase_START (16)
#define WBBP_STEP1_RAM1_step1_ram1_slot_phase_END (28)
typedef union
{
    unsigned long step1_ram2_reg;
    struct
    {
        unsigned long step1_ram2_slot_energy : 15;
        unsigned long reserved_0 : 1;
        unsigned long step1_ram2_slot_phase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_STEP1_RAM2_UNION;
#define WBBP_STEP1_RAM2_step1_ram2_slot_energy_START (0)
#define WBBP_STEP1_RAM2_step1_ram2_slot_energy_END (14)
#define WBBP_STEP1_RAM2_step1_ram2_slot_phase_START (16)
#define WBBP_STEP1_RAM2_step1_ram2_slot_phase_END (28)
typedef union
{
    unsigned long cs2_ram_intra_00_reg;
    struct
    {
        unsigned long cs2_intra_cell_energy : 16;
        unsigned long cs2_intra_cell_scram_no : 9;
        unsigned long reserved : 7;
    } reg;
} WBBP_CS2_RAM_INTRA_00_UNION;
#define WBBP_CS2_RAM_INTRA_00_cs2_intra_cell_energy_START (0)
#define WBBP_CS2_RAM_INTRA_00_cs2_intra_cell_energy_END (15)
#define WBBP_CS2_RAM_INTRA_00_cs2_intra_cell_scram_no_START (16)
#define WBBP_CS2_RAM_INTRA_00_cs2_intra_cell_scram_no_END (24)
typedef union
{
    unsigned long cs2_ram_intra_01_reg;
    struct
    {
        unsigned long cs2_intra_cell_slot_no : 4;
        unsigned long reserved_0 : 12;
        unsigned long cs2_intra_cell_slot_phase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_CS2_RAM_INTRA_01_UNION;
#define WBBP_CS2_RAM_INTRA_01_cs2_intra_cell_slot_no_START (0)
#define WBBP_CS2_RAM_INTRA_01_cs2_intra_cell_slot_no_END (3)
#define WBBP_CS2_RAM_INTRA_01_cs2_intra_cell_slot_phase_START (16)
#define WBBP_CS2_RAM_INTRA_01_cs2_intra_cell_slot_phase_END (28)
typedef union
{
    unsigned long cs2_ram_inter_00_reg;
    struct
    {
        unsigned long cs2_inter_cell_energy : 16;
        unsigned long cs2_inter_cell_scram_no : 9;
        unsigned long reserved : 7;
    } reg;
} WBBP_CS2_RAM_INTER_00_UNION;
#define WBBP_CS2_RAM_INTER_00_cs2_inter_cell_energy_START (0)
#define WBBP_CS2_RAM_INTER_00_cs2_inter_cell_energy_END (15)
#define WBBP_CS2_RAM_INTER_00_cs2_inter_cell_scram_no_START (16)
#define WBBP_CS2_RAM_INTER_00_cs2_inter_cell_scram_no_END (24)
typedef union
{
    unsigned long cs2_ram_inter_01_reg;
    struct
    {
        unsigned long cs2_inter_cell_slot_no : 4;
        unsigned long reserved_0 : 12;
        unsigned long cs2_inter_cell_slot_phase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_CS2_RAM_INTER_01_UNION;
#define WBBP_CS2_RAM_INTER_01_cs2_inter_cell_slot_no_START (0)
#define WBBP_CS2_RAM_INTER_01_cs2_inter_cell_slot_no_END (3)
#define WBBP_CS2_RAM_INTER_01_cs2_inter_cell_slot_phase_START (16)
#define WBBP_CS2_RAM_INTER_01_cs2_inter_cell_slot_phase_END (28)
typedef union
{
    unsigned long cs3_ram_00_reg;
    struct
    {
        unsigned long cs3_cell_energy : 16;
        unsigned long cs3_cell_scram_no : 9;
        unsigned long reserved : 7;
    } reg;
} WBBP_CS3_RAM_00_UNION;
#define WBBP_CS3_RAM_00_cs3_cell_energy_START (0)
#define WBBP_CS3_RAM_00_cs3_cell_energy_END (15)
#define WBBP_CS3_RAM_00_cs3_cell_scram_no_START (16)
#define WBBP_CS3_RAM_00_cs3_cell_scram_no_END (24)
typedef union
{
    unsigned long cs3_ram_01_reg;
    struct
    {
        unsigned long cs3_cell_slot_no : 4;
        unsigned long reserved_0 : 12;
        unsigned long cs3_cell_slot_phase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_CS3_RAM_01_UNION;
#define WBBP_CS3_RAM_01_cs3_cell_slot_no_START (0)
#define WBBP_CS3_RAM_01_cs3_cell_slot_no_END (3)
#define WBBP_CS3_RAM_01_cs3_cell_slot_phase_START (16)
#define WBBP_CS3_RAM_01_cs3_cell_slot_phase_END (28)
typedef union
{
    unsigned long fg0_inf_reg;
    struct
    {
        unsigned long cpu_fg0_sample_pst : 2;
        unsigned long cpu_fg0_chip_pst : 12;
        unsigned long cpu_fg0_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg0_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG0_INF_UNION;
#define WBBP_FG0_INF_cpu_fg0_sample_pst_START (0)
#define WBBP_FG0_INF_cpu_fg0_sample_pst_END (1)
#define WBBP_FG0_INF_cpu_fg0_chip_pst_START (2)
#define WBBP_FG0_INF_cpu_fg0_chip_pst_END (13)
#define WBBP_FG0_INF_cpu_fg0_slot_pst_START (14)
#define WBBP_FG0_INF_cpu_fg0_slot_pst_END (17)
#define WBBP_FG0_INF_cpu_fg0_rl_no_START (24)
#define WBBP_FG0_INF_cpu_fg0_rl_no_END (26)
typedef union
{
    unsigned long fg1_inf_reg;
    struct
    {
        unsigned long cpu_fg1_sample_pst : 2;
        unsigned long cpu_fg1_chip_pst : 12;
        unsigned long cpu_fg1_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg1_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG1_INF_UNION;
#define WBBP_FG1_INF_cpu_fg1_sample_pst_START (0)
#define WBBP_FG1_INF_cpu_fg1_sample_pst_END (1)
#define WBBP_FG1_INF_cpu_fg1_chip_pst_START (2)
#define WBBP_FG1_INF_cpu_fg1_chip_pst_END (13)
#define WBBP_FG1_INF_cpu_fg1_slot_pst_START (14)
#define WBBP_FG1_INF_cpu_fg1_slot_pst_END (17)
#define WBBP_FG1_INF_cpu_fg1_rl_no_START (24)
#define WBBP_FG1_INF_cpu_fg1_rl_no_END (26)
typedef union
{
    unsigned long fg2_inf_reg;
    struct
    {
        unsigned long cpu_fg2_sample_pst : 2;
        unsigned long cpu_fg2_chip_pst : 12;
        unsigned long cpu_fg2_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg2_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG2_INF_UNION;
#define WBBP_FG2_INF_cpu_fg2_sample_pst_START (0)
#define WBBP_FG2_INF_cpu_fg2_sample_pst_END (1)
#define WBBP_FG2_INF_cpu_fg2_chip_pst_START (2)
#define WBBP_FG2_INF_cpu_fg2_chip_pst_END (13)
#define WBBP_FG2_INF_cpu_fg2_slot_pst_START (14)
#define WBBP_FG2_INF_cpu_fg2_slot_pst_END (17)
#define WBBP_FG2_INF_cpu_fg2_rl_no_START (24)
#define WBBP_FG2_INF_cpu_fg2_rl_no_END (26)
typedef union
{
    unsigned long fg3_inf_reg;
    struct
    {
        unsigned long cpu_fg3_sample_pst : 2;
        unsigned long cpu_fg3_chip_pst : 12;
        unsigned long cpu_fg3_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg3_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG3_INF_UNION;
#define WBBP_FG3_INF_cpu_fg3_sample_pst_START (0)
#define WBBP_FG3_INF_cpu_fg3_sample_pst_END (1)
#define WBBP_FG3_INF_cpu_fg3_chip_pst_START (2)
#define WBBP_FG3_INF_cpu_fg3_chip_pst_END (13)
#define WBBP_FG3_INF_cpu_fg3_slot_pst_START (14)
#define WBBP_FG3_INF_cpu_fg3_slot_pst_END (17)
#define WBBP_FG3_INF_cpu_fg3_rl_no_START (24)
#define WBBP_FG3_INF_cpu_fg3_rl_no_END (26)
typedef union
{
    unsigned long fg4_inf_reg;
    struct
    {
        unsigned long cpu_fg4_sample_pst : 2;
        unsigned long cpu_fg4_chip_pst : 12;
        unsigned long cpu_fg4_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg4_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG4_INF_UNION;
#define WBBP_FG4_INF_cpu_fg4_sample_pst_START (0)
#define WBBP_FG4_INF_cpu_fg4_sample_pst_END (1)
#define WBBP_FG4_INF_cpu_fg4_chip_pst_START (2)
#define WBBP_FG4_INF_cpu_fg4_chip_pst_END (13)
#define WBBP_FG4_INF_cpu_fg4_slot_pst_START (14)
#define WBBP_FG4_INF_cpu_fg4_slot_pst_END (17)
#define WBBP_FG4_INF_cpu_fg4_rl_no_START (24)
#define WBBP_FG4_INF_cpu_fg4_rl_no_END (26)
typedef union
{
    unsigned long fg5_inf_reg;
    struct
    {
        unsigned long cpu_fg5_sample_pst : 2;
        unsigned long cpu_fg5_chip_pst : 12;
        unsigned long cpu_fg5_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg5_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG5_INF_UNION;
#define WBBP_FG5_INF_cpu_fg5_sample_pst_START (0)
#define WBBP_FG5_INF_cpu_fg5_sample_pst_END (1)
#define WBBP_FG5_INF_cpu_fg5_chip_pst_START (2)
#define WBBP_FG5_INF_cpu_fg5_chip_pst_END (13)
#define WBBP_FG5_INF_cpu_fg5_slot_pst_START (14)
#define WBBP_FG5_INF_cpu_fg5_slot_pst_END (17)
#define WBBP_FG5_INF_cpu_fg5_rl_no_START (24)
#define WBBP_FG5_INF_cpu_fg5_rl_no_END (26)
typedef union
{
    unsigned long fg6_inf_reg;
    struct
    {
        unsigned long cpu_fg6_sample_pst : 2;
        unsigned long cpu_fg6_chip_pst : 12;
        unsigned long cpu_fg6_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg6_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG6_INF_UNION;
#define WBBP_FG6_INF_cpu_fg6_sample_pst_START (0)
#define WBBP_FG6_INF_cpu_fg6_sample_pst_END (1)
#define WBBP_FG6_INF_cpu_fg6_chip_pst_START (2)
#define WBBP_FG6_INF_cpu_fg6_chip_pst_END (13)
#define WBBP_FG6_INF_cpu_fg6_slot_pst_START (14)
#define WBBP_FG6_INF_cpu_fg6_slot_pst_END (17)
#define WBBP_FG6_INF_cpu_fg6_rl_no_START (24)
#define WBBP_FG6_INF_cpu_fg6_rl_no_END (26)
typedef union
{
    unsigned long fg7_inf_reg;
    struct
    {
        unsigned long cpu_fg7_sample_pst : 2;
        unsigned long cpu_fg7_chip_pst : 12;
        unsigned long cpu_fg7_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg7_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG7_INF_UNION;
#define WBBP_FG7_INF_cpu_fg7_sample_pst_START (0)
#define WBBP_FG7_INF_cpu_fg7_sample_pst_END (1)
#define WBBP_FG7_INF_cpu_fg7_chip_pst_START (2)
#define WBBP_FG7_INF_cpu_fg7_chip_pst_END (13)
#define WBBP_FG7_INF_cpu_fg7_slot_pst_START (14)
#define WBBP_FG7_INF_cpu_fg7_slot_pst_END (17)
#define WBBP_FG7_INF_cpu_fg7_rl_no_START (24)
#define WBBP_FG7_INF_cpu_fg7_rl_no_END (26)
typedef union
{
    unsigned long fg8_inf_reg;
    struct
    {
        unsigned long cpu_fg8_sample_pst : 2;
        unsigned long cpu_fg8_chip_pst : 12;
        unsigned long cpu_fg8_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg8_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG8_INF_UNION;
#define WBBP_FG8_INF_cpu_fg8_sample_pst_START (0)
#define WBBP_FG8_INF_cpu_fg8_sample_pst_END (1)
#define WBBP_FG8_INF_cpu_fg8_chip_pst_START (2)
#define WBBP_FG8_INF_cpu_fg8_chip_pst_END (13)
#define WBBP_FG8_INF_cpu_fg8_slot_pst_START (14)
#define WBBP_FG8_INF_cpu_fg8_slot_pst_END (17)
#define WBBP_FG8_INF_cpu_fg8_rl_no_START (24)
#define WBBP_FG8_INF_cpu_fg8_rl_no_END (26)
typedef union
{
    unsigned long fg9_inf_reg;
    struct
    {
        unsigned long cpu_fg9_sample_pst : 2;
        unsigned long cpu_fg9_chip_pst : 12;
        unsigned long cpu_fg9_slot_pst : 4;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fg9_rl_no : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_FG9_INF_UNION;
#define WBBP_FG9_INF_cpu_fg9_sample_pst_START (0)
#define WBBP_FG9_INF_cpu_fg9_sample_pst_END (1)
#define WBBP_FG9_INF_cpu_fg9_chip_pst_START (2)
#define WBBP_FG9_INF_cpu_fg9_chip_pst_END (13)
#define WBBP_FG9_INF_cpu_fg9_slot_pst_START (14)
#define WBBP_FG9_INF_cpu_fg9_slot_pst_END (17)
#define WBBP_FG9_INF_cpu_fg9_rl_no_START (24)
#define WBBP_FG9_INF_cpu_fg9_rl_no_END (26)
typedef union
{
    unsigned long fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_fg0_ud_acute_ind : 1;
        unsigned long cpu_fg1_ud_acute_ind : 1;
        unsigned long cpu_fg2_ud_acute_ind : 1;
        unsigned long cpu_fg3_ud_acute_ind : 1;
        unsigned long cpu_fg4_ud_acute_ind : 1;
        unsigned long cpu_fg5_ud_acute_ind : 1;
        unsigned long cpu_fg6_ud_acute_ind : 1;
        unsigned long cpu_fg7_ud_acute_ind : 1;
        unsigned long cpu_fg8_ud_acute_ind : 1;
        unsigned long cpu_fg9_ud_acute_ind : 1;
        unsigned long cpu_fgx_priwin_ud_acute_ind : 1;
        unsigned long cpu_fgx_softwin_ud_acute_ind : 1;
        unsigned long cpu_fg12_ud_acute_ind : 1;
        unsigned long cpu_fg13_ud_acute_ind : 1;
        unsigned long cpu_fg14_ud_acute_ind : 1;
        unsigned long reserved : 17;
    } reg;
} WBBP_FG_UD_ACUTE_IND_UNION;
#define WBBP_FG_UD_ACUTE_IND_cpu_fg0_ud_acute_ind_START (0)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg0_ud_acute_ind_END (0)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg1_ud_acute_ind_START (1)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg1_ud_acute_ind_END (1)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg2_ud_acute_ind_START (2)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg2_ud_acute_ind_END (2)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg3_ud_acute_ind_START (3)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg3_ud_acute_ind_END (3)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg4_ud_acute_ind_START (4)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg4_ud_acute_ind_END (4)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg5_ud_acute_ind_START (5)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg5_ud_acute_ind_END (5)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg6_ud_acute_ind_START (6)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg6_ud_acute_ind_END (6)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg7_ud_acute_ind_START (7)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg7_ud_acute_ind_END (7)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg8_ud_acute_ind_START (8)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg8_ud_acute_ind_END (8)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg9_ud_acute_ind_START (9)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg9_ud_acute_ind_END (9)
#define WBBP_FG_UD_ACUTE_IND_cpu_fgx_priwin_ud_acute_ind_START (10)
#define WBBP_FG_UD_ACUTE_IND_cpu_fgx_priwin_ud_acute_ind_END (10)
#define WBBP_FG_UD_ACUTE_IND_cpu_fgx_softwin_ud_acute_ind_START (11)
#define WBBP_FG_UD_ACUTE_IND_cpu_fgx_softwin_ud_acute_ind_END (11)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg12_ud_acute_ind_START (12)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg12_ud_acute_ind_END (12)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg13_ud_acute_ind_START (13)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg13_ud_acute_ind_END (13)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg14_ud_acute_ind_START (14)
#define WBBP_FG_UD_ACUTE_IND_cpu_fg14_ud_acute_ind_END (14)
typedef union
{
    unsigned long fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_fg0_ud_flag : 1;
        unsigned long cpu_fg1_ud_flag : 1;
        unsigned long cpu_fg2_ud_flag : 1;
        unsigned long cpu_fg3_ud_flag : 1;
        unsigned long cpu_fg4_ud_flag : 1;
        unsigned long cpu_fg5_ud_flag : 1;
        unsigned long cpu_fg6_ud_flag : 1;
        unsigned long cpu_fg7_ud_flag : 1;
        unsigned long cpu_fg8_ud_flag : 1;
        unsigned long cpu_fg9_ud_flag : 1;
        unsigned long cpu_fgx_priwin_ud_flag : 1;
        unsigned long cpu_fgx_softwin_ud_flag : 1;
        unsigned long cpu_fg12_ud_flag : 1;
        unsigned long cpu_fg13_ud_flag : 1;
        unsigned long cpu_fg14_ud_flag : 1;
        unsigned long reserved : 17;
    } reg;
} WBBP_FG_UD_FLAG_UNION;
#define WBBP_FG_UD_FLAG_cpu_fg0_ud_flag_START (0)
#define WBBP_FG_UD_FLAG_cpu_fg0_ud_flag_END (0)
#define WBBP_FG_UD_FLAG_cpu_fg1_ud_flag_START (1)
#define WBBP_FG_UD_FLAG_cpu_fg1_ud_flag_END (1)
#define WBBP_FG_UD_FLAG_cpu_fg2_ud_flag_START (2)
#define WBBP_FG_UD_FLAG_cpu_fg2_ud_flag_END (2)
#define WBBP_FG_UD_FLAG_cpu_fg3_ud_flag_START (3)
#define WBBP_FG_UD_FLAG_cpu_fg3_ud_flag_END (3)
#define WBBP_FG_UD_FLAG_cpu_fg4_ud_flag_START (4)
#define WBBP_FG_UD_FLAG_cpu_fg4_ud_flag_END (4)
#define WBBP_FG_UD_FLAG_cpu_fg5_ud_flag_START (5)
#define WBBP_FG_UD_FLAG_cpu_fg5_ud_flag_END (5)
#define WBBP_FG_UD_FLAG_cpu_fg6_ud_flag_START (6)
#define WBBP_FG_UD_FLAG_cpu_fg6_ud_flag_END (6)
#define WBBP_FG_UD_FLAG_cpu_fg7_ud_flag_START (7)
#define WBBP_FG_UD_FLAG_cpu_fg7_ud_flag_END (7)
#define WBBP_FG_UD_FLAG_cpu_fg8_ud_flag_START (8)
#define WBBP_FG_UD_FLAG_cpu_fg8_ud_flag_END (8)
#define WBBP_FG_UD_FLAG_cpu_fg9_ud_flag_START (9)
#define WBBP_FG_UD_FLAG_cpu_fg9_ud_flag_END (9)
#define WBBP_FG_UD_FLAG_cpu_fgx_priwin_ud_flag_START (10)
#define WBBP_FG_UD_FLAG_cpu_fgx_priwin_ud_flag_END (10)
#define WBBP_FG_UD_FLAG_cpu_fgx_softwin_ud_flag_START (11)
#define WBBP_FG_UD_FLAG_cpu_fgx_softwin_ud_flag_END (11)
#define WBBP_FG_UD_FLAG_cpu_fg12_ud_flag_START (12)
#define WBBP_FG_UD_FLAG_cpu_fg12_ud_flag_END (12)
#define WBBP_FG_UD_FLAG_cpu_fg13_ud_flag_START (13)
#define WBBP_FG_UD_FLAG_cpu_fg13_ud_flag_END (13)
#define WBBP_FG_UD_FLAG_cpu_fg14_ud_flag_START (14)
#define WBBP_FG_UD_FLAG_cpu_fg14_ud_flag_END (14)
typedef union
{
    unsigned long fg_en_reg;
    struct
    {
        unsigned long cpu_fg0_en : 1;
        unsigned long cpu_fg1_en : 1;
        unsigned long cpu_fg2_en : 1;
        unsigned long cpu_fg3_en : 1;
        unsigned long cpu_fg4_en : 1;
        unsigned long cpu_fg5_en : 1;
        unsigned long cpu_fg6_en : 1;
        unsigned long cpu_fg7_en : 1;
        unsigned long cpu_fg8_en : 1;
        unsigned long cpu_fg9_en : 1;
        unsigned long cpu_fg12_en : 1;
        unsigned long cpu_fg13_en : 1;
        unsigned long cpu_fg14_en : 1;
        unsigned long reserved : 19;
    } reg;
} WBBP_FG_EN_UNION;
#define WBBP_FG_EN_cpu_fg0_en_START (0)
#define WBBP_FG_EN_cpu_fg0_en_END (0)
#define WBBP_FG_EN_cpu_fg1_en_START (1)
#define WBBP_FG_EN_cpu_fg1_en_END (1)
#define WBBP_FG_EN_cpu_fg2_en_START (2)
#define WBBP_FG_EN_cpu_fg2_en_END (2)
#define WBBP_FG_EN_cpu_fg3_en_START (3)
#define WBBP_FG_EN_cpu_fg3_en_END (3)
#define WBBP_FG_EN_cpu_fg4_en_START (4)
#define WBBP_FG_EN_cpu_fg4_en_END (4)
#define WBBP_FG_EN_cpu_fg5_en_START (5)
#define WBBP_FG_EN_cpu_fg5_en_END (5)
#define WBBP_FG_EN_cpu_fg6_en_START (6)
#define WBBP_FG_EN_cpu_fg6_en_END (6)
#define WBBP_FG_EN_cpu_fg7_en_START (7)
#define WBBP_FG_EN_cpu_fg7_en_END (7)
#define WBBP_FG_EN_cpu_fg8_en_START (8)
#define WBBP_FG_EN_cpu_fg8_en_END (8)
#define WBBP_FG_EN_cpu_fg9_en_START (9)
#define WBBP_FG_EN_cpu_fg9_en_END (9)
#define WBBP_FG_EN_cpu_fg12_en_START (10)
#define WBBP_FG_EN_cpu_fg12_en_END (10)
#define WBBP_FG_EN_cpu_fg13_en_START (11)
#define WBBP_FG_EN_cpu_fg13_en_END (11)
#define WBBP_FG_EN_cpu_fg14_en_START (12)
#define WBBP_FG_EN_cpu_fg14_en_END (12)
typedef union
{
    unsigned long fg12_inf_reg;
    struct
    {
        unsigned long cpu_fg12_sample_pst : 2;
        unsigned long cpu_fg12_chip_pst : 12;
        unsigned long cpu_fg12_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_FG12_INF_UNION;
#define WBBP_FG12_INF_cpu_fg12_sample_pst_START (0)
#define WBBP_FG12_INF_cpu_fg12_sample_pst_END (1)
#define WBBP_FG12_INF_cpu_fg12_chip_pst_START (2)
#define WBBP_FG12_INF_cpu_fg12_chip_pst_END (13)
#define WBBP_FG12_INF_cpu_fg12_slot_pst_START (14)
#define WBBP_FG12_INF_cpu_fg12_slot_pst_END (17)
typedef union
{
    unsigned long fg13_inf_reg;
    struct
    {
        unsigned long cpu_fg13_sample_pst : 2;
        unsigned long cpu_fg13_chip_pst : 12;
        unsigned long cpu_fg13_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_FG13_INF_UNION;
#define WBBP_FG13_INF_cpu_fg13_sample_pst_START (0)
#define WBBP_FG13_INF_cpu_fg13_sample_pst_END (1)
#define WBBP_FG13_INF_cpu_fg13_chip_pst_START (2)
#define WBBP_FG13_INF_cpu_fg13_chip_pst_END (13)
#define WBBP_FG13_INF_cpu_fg13_slot_pst_START (14)
#define WBBP_FG13_INF_cpu_fg13_slot_pst_END (17)
typedef union
{
    unsigned long fg14_inf_reg;
    struct
    {
        unsigned long cpu_fg14_sample_pst : 2;
        unsigned long cpu_fg14_chip_pst : 12;
        unsigned long cpu_fg14_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_FG14_INF_UNION;
#define WBBP_FG14_INF_cpu_fg14_sample_pst_START (0)
#define WBBP_FG14_INF_cpu_fg14_sample_pst_END (1)
#define WBBP_FG14_INF_cpu_fg14_chip_pst_START (2)
#define WBBP_FG14_INF_cpu_fg14_chip_pst_END (13)
#define WBBP_FG14_INF_cpu_fg14_slot_pst_START (14)
#define WBBP_FG14_INF_cpu_fg14_slot_pst_END (17)
typedef union
{
    unsigned long fg_ant_ind_reg;
    struct
    {
        unsigned long cpu_fg0_ant_ind : 1;
        unsigned long cpu_fg1_ant_ind : 1;
        unsigned long cpu_fg2_ant_ind : 1;
        unsigned long cpu_fg3_ant_ind : 1;
        unsigned long cpu_fg4_ant_ind : 1;
        unsigned long cpu_fg5_ant_ind : 1;
        unsigned long cpu_fg6_ant_ind : 1;
        unsigned long cpu_fg7_ant_ind : 1;
        unsigned long cpu_fg8_ant_ind : 1;
        unsigned long cpu_fg9_ant_ind : 1;
        unsigned long cpu_fg12_ant_ind : 1;
        unsigned long cpu_fg13_ant_ind : 1;
        unsigned long cpu_fg14_ant_ind : 1;
        unsigned long reserved : 19;
    } reg;
} WBBP_FG_ANT_IND_UNION;
#define WBBP_FG_ANT_IND_cpu_fg0_ant_ind_START (0)
#define WBBP_FG_ANT_IND_cpu_fg0_ant_ind_END (0)
#define WBBP_FG_ANT_IND_cpu_fg1_ant_ind_START (1)
#define WBBP_FG_ANT_IND_cpu_fg1_ant_ind_END (1)
#define WBBP_FG_ANT_IND_cpu_fg2_ant_ind_START (2)
#define WBBP_FG_ANT_IND_cpu_fg2_ant_ind_END (2)
#define WBBP_FG_ANT_IND_cpu_fg3_ant_ind_START (3)
#define WBBP_FG_ANT_IND_cpu_fg3_ant_ind_END (3)
#define WBBP_FG_ANT_IND_cpu_fg4_ant_ind_START (4)
#define WBBP_FG_ANT_IND_cpu_fg4_ant_ind_END (4)
#define WBBP_FG_ANT_IND_cpu_fg5_ant_ind_START (5)
#define WBBP_FG_ANT_IND_cpu_fg5_ant_ind_END (5)
#define WBBP_FG_ANT_IND_cpu_fg6_ant_ind_START (6)
#define WBBP_FG_ANT_IND_cpu_fg6_ant_ind_END (6)
#define WBBP_FG_ANT_IND_cpu_fg7_ant_ind_START (7)
#define WBBP_FG_ANT_IND_cpu_fg7_ant_ind_END (7)
#define WBBP_FG_ANT_IND_cpu_fg8_ant_ind_START (8)
#define WBBP_FG_ANT_IND_cpu_fg8_ant_ind_END (8)
#define WBBP_FG_ANT_IND_cpu_fg9_ant_ind_START (9)
#define WBBP_FG_ANT_IND_cpu_fg9_ant_ind_END (9)
#define WBBP_FG_ANT_IND_cpu_fg12_ant_ind_START (10)
#define WBBP_FG_ANT_IND_cpu_fg12_ant_ind_END (10)
#define WBBP_FG_ANT_IND_cpu_fg13_ant_ind_START (11)
#define WBBP_FG_ANT_IND_cpu_fg13_ant_ind_END (11)
#define WBBP_FG_ANT_IND_cpu_fg14_ant_ind_START (12)
#define WBBP_FG_ANT_IND_cpu_fg14_ant_ind_END (12)
typedef union
{
    unsigned long rl0123_efd_slotformat_reg;
    struct
    {
        unsigned long cpu_rl0_efd_slotformat : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl1_efd_slotformat : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl2_efd_slotformat : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl3_efd_slotformat : 4;
        unsigned long reserved_3 : 4;
    } reg;
} WBBP_RL0123_EFD_SLOTFORMAT_UNION;
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl0_efd_slotformat_START (0)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl0_efd_slotformat_END (3)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl1_efd_slotformat_START (8)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl1_efd_slotformat_END (11)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl2_efd_slotformat_START (16)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl2_efd_slotformat_END (19)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl3_efd_slotformat_START (24)
#define WBBP_RL0123_EFD_SLOTFORMAT_cpu_rl3_efd_slotformat_END (27)
typedef union
{
    unsigned long rl45_efd_slotformat_reg;
    struct
    {
        unsigned long cpu_rl4_efd_slotformat : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl5_efd_slotformat : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_RL45_EFD_SLOTFORMAT_UNION;
#define WBBP_RL45_EFD_SLOTFORMAT_cpu_rl4_efd_slotformat_START (0)
#define WBBP_RL45_EFD_SLOTFORMAT_cpu_rl4_efd_slotformat_END (3)
#define WBBP_RL45_EFD_SLOTFORMAT_cpu_rl5_efd_slotformat_START (8)
#define WBBP_RL45_EFD_SLOTFORMAT_cpu_rl5_efd_slotformat_END (11)
typedef union
{
    unsigned long efd_tpc_pos_reg;
    struct
    {
        unsigned long cpu_tpc_mrc_pos : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_tpc_out_pos : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_EFD_TPC_POS_UNION;
#define WBBP_EFD_TPC_POS_cpu_tpc_mrc_pos_START (0)
#define WBBP_EFD_TPC_POS_cpu_tpc_mrc_pos_END (11)
#define WBBP_EFD_TPC_POS_cpu_tpc_out_pos_START (16)
#define WBBP_EFD_TPC_POS_cpu_tpc_out_pos_END (27)
typedef union
{
    unsigned long dl_rls_rl_mask0_reg;
    struct
    {
        unsigned long cpu_dl_rl0_rls_no : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_dl_rl1_rls_no : 3;
        unsigned long reserved_1 : 5;
        unsigned long cpu_dl_rl2_rls_no : 3;
        unsigned long reserved_2 : 13;
    } reg;
} WBBP_DL_RLS_RL_MASK0_UNION;
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl0_rls_no_START (0)
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl0_rls_no_END (2)
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl1_rls_no_START (8)
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl1_rls_no_END (10)
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl2_rls_no_START (16)
#define WBBP_DL_RLS_RL_MASK0_cpu_dl_rl2_rls_no_END (18)
typedef union
{
    unsigned long dl_rls_rl_mask1_reg;
    struct
    {
        unsigned long cpu_dl_rl3_rls_no : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_dl_rl4_rls_no : 3;
        unsigned long reserved_1 : 5;
        unsigned long cpu_dl_rl5_rls_no : 3;
        unsigned long reserved_2 : 13;
    } reg;
} WBBP_DL_RLS_RL_MASK1_UNION;
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl3_rls_no_START (0)
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl3_rls_no_END (2)
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl4_rls_no_START (8)
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl4_rls_no_END (10)
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl5_rls_no_START (16)
#define WBBP_DL_RLS_RL_MASK1_cpu_dl_rl5_rls_no_END (18)
typedef union
{
    unsigned long edch_serv_rl_no_reg;
    struct
    {
        unsigned long cpu_edch_serv_rl_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_EDCH_SERV_RL_NO_UNION;
#define WBBP_EDCH_SERV_RL_NO_cpu_edch_serv_rl_no_START (0)
#define WBBP_EDCH_SERV_RL_NO_cpu_edch_serv_rl_no_END (2)
typedef union
{
    unsigned long rgch_rl_mask_reg;
    struct
    {
        unsigned long cpu_rg_serv_rls_rl_mask : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_rg_act_rl_mask : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_RGCH_RL_MASK_UNION;
#define WBBP_RGCH_RL_MASK_cpu_rg_serv_rls_rl_mask_START (0)
#define WBBP_RGCH_RL_MASK_cpu_rg_serv_rls_rl_mask_END (5)
#define WBBP_RGCH_RL_MASK_cpu_rg_act_rl_mask_START (8)
#define WBBP_RGCH_RL_MASK_cpu_rg_act_rl_mask_END (13)
typedef union
{
    unsigned long hich_rl_mask_reg;
    struct
    {
        unsigned long cpu_hi_act_rl_mask : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_HICH_RL_MASK_UNION;
#define WBBP_HICH_RL_MASK_cpu_hi_act_rl_mask_START (0)
#define WBBP_HICH_RL_MASK_cpu_hi_act_rl_mask_END (5)
typedef union
{
    unsigned long ch_ud_ind_reg;
    struct
    {
        unsigned long cpu_ch_ud_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CH_UD_IND_UNION;
#define WBBP_CH_UD_IND_cpu_ch_ud_ind_START (0)
#define WBBP_CH_UD_IND_cpu_ch_ud_ind_END (0)
typedef union
{
    unsigned long fg_ud_ind_reg;
    struct
    {
        unsigned long cpu_fg_ud_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FG_UD_IND_UNION;
#define WBBP_FG_UD_IND_cpu_fg_ud_ind_START (0)
#define WBBP_FG_UD_IND_cpu_fg_ud_ind_END (0)
typedef union
{
    unsigned long hich_noise_factor01_reg;
    struct
    {
        unsigned long cpu_hi_rls0_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_hi_rls1_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_HICH_NOISE_FACTOR01_UNION;
#define WBBP_HICH_NOISE_FACTOR01_cpu_hi_rls0_noise_factor_START (0)
#define WBBP_HICH_NOISE_FACTOR01_cpu_hi_rls0_noise_factor_END (12)
#define WBBP_HICH_NOISE_FACTOR01_cpu_hi_rls1_noise_factor_START (16)
#define WBBP_HICH_NOISE_FACTOR01_cpu_hi_rls1_noise_factor_END (28)
typedef union
{
    unsigned long hich_noise_factor23_reg;
    struct
    {
        unsigned long cpu_hi_rls2_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_hi_rls3_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_HICH_NOISE_FACTOR23_UNION;
#define WBBP_HICH_NOISE_FACTOR23_cpu_hi_rls2_noise_factor_START (0)
#define WBBP_HICH_NOISE_FACTOR23_cpu_hi_rls2_noise_factor_END (12)
#define WBBP_HICH_NOISE_FACTOR23_cpu_hi_rls3_noise_factor_START (16)
#define WBBP_HICH_NOISE_FACTOR23_cpu_hi_rls3_noise_factor_END (28)
typedef union
{
    unsigned long hich_noise_factor45_reg;
    struct
    {
        unsigned long cpu_hi_rls4_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_hi_rls5_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_HICH_NOISE_FACTOR45_UNION;
#define WBBP_HICH_NOISE_FACTOR45_cpu_hi_rls4_noise_factor_START (0)
#define WBBP_HICH_NOISE_FACTOR45_cpu_hi_rls4_noise_factor_END (12)
#define WBBP_HICH_NOISE_FACTOR45_cpu_hi_rls5_noise_factor_START (16)
#define WBBP_HICH_NOISE_FACTOR45_cpu_hi_rls5_noise_factor_END (28)
typedef union
{
    unsigned long rgch_noise_factor01_reg;
    struct
    {
        unsigned long cpu_rg_rl0_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rg_rl1_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_RGCH_NOISE_FACTOR01_UNION;
#define WBBP_RGCH_NOISE_FACTOR01_cpu_rg_rl0_noise_factor_START (0)
#define WBBP_RGCH_NOISE_FACTOR01_cpu_rg_rl0_noise_factor_END (12)
#define WBBP_RGCH_NOISE_FACTOR01_cpu_rg_rl1_noise_factor_START (16)
#define WBBP_RGCH_NOISE_FACTOR01_cpu_rg_rl1_noise_factor_END (28)
typedef union
{
    unsigned long rgch_noise_factor23_reg;
    struct
    {
        unsigned long cpu_rg_rl2_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rg_rl3_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_RGCH_NOISE_FACTOR23_UNION;
#define WBBP_RGCH_NOISE_FACTOR23_cpu_rg_rl2_noise_factor_START (0)
#define WBBP_RGCH_NOISE_FACTOR23_cpu_rg_rl2_noise_factor_END (12)
#define WBBP_RGCH_NOISE_FACTOR23_cpu_rg_rl3_noise_factor_START (16)
#define WBBP_RGCH_NOISE_FACTOR23_cpu_rg_rl3_noise_factor_END (28)
typedef union
{
    unsigned long rgch_noise_factor45_reg;
    struct
    {
        unsigned long cpu_rg_rl4_noise_factor : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rg_rl5_noise_factor : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_RGCH_NOISE_FACTOR45_UNION;
#define WBBP_RGCH_NOISE_FACTOR45_cpu_rg_rl4_noise_factor_START (0)
#define WBBP_RGCH_NOISE_FACTOR45_cpu_rg_rl4_noise_factor_END (12)
#define WBBP_RGCH_NOISE_FACTOR45_cpu_rg_rl5_noise_factor_START (16)
#define WBBP_RGCH_NOISE_FACTOR45_cpu_rg_rl5_noise_factor_END (28)
typedef union
{
    unsigned long pri_wintop_pst_reg;
    struct
    {
        unsigned long cpu_pri_wintop_sample_pst : 2;
        unsigned long cpu_pri_wintop_chip_pst : 12;
        unsigned long cpu_pri_wintop_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_PRI_WINTOP_PST_UNION;
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_sample_pst_START (0)
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_sample_pst_END (1)
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_chip_pst_START (2)
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_chip_pst_END (13)
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_slot_pst_START (14)
#define WBBP_PRI_WINTOP_PST_cpu_pri_wintop_slot_pst_END (17)
typedef union
{
    unsigned long pri_winend_pst_reg;
    struct
    {
        unsigned long cpu_pri_winend_sample_pst : 2;
        unsigned long cpu_pri_winend_chip_pst : 12;
        unsigned long cpu_pri_winend_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_PRI_WINEND_PST_UNION;
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_sample_pst_START (0)
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_sample_pst_END (1)
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_chip_pst_START (2)
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_chip_pst_END (13)
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_slot_pst_START (14)
#define WBBP_PRI_WINEND_PST_cpu_pri_winend_slot_pst_END (17)
typedef union
{
    unsigned long soft_wintop_pst_reg;
    struct
    {
        unsigned long cpu_soft_wintop_sample_pst : 2;
        unsigned long cpu_soft_wintop_chip_pst : 12;
        unsigned long cpu_soft_wintop_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_SOFT_WINTOP_PST_UNION;
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_sample_pst_START (0)
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_sample_pst_END (1)
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_chip_pst_START (2)
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_chip_pst_END (13)
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_slot_pst_START (14)
#define WBBP_SOFT_WINTOP_PST_cpu_soft_wintop_slot_pst_END (17)
typedef union
{
    unsigned long soft_winend_pst_reg;
    struct
    {
        unsigned long cpu_soft_winend_sample_pst : 2;
        unsigned long cpu_soft_winend_chip_pst : 12;
        unsigned long cpu_soft_winend_slot_pst : 4;
        unsigned long reserved : 14;
    } reg;
} WBBP_SOFT_WINEND_PST_UNION;
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_sample_pst_START (0)
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_sample_pst_END (1)
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_chip_pst_START (2)
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_chip_pst_END (13)
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_slot_pst_START (14)
#define WBBP_SOFT_WINEND_PST_cpu_soft_winend_slot_pst_END (17)
typedef union
{
    unsigned long hi_rls0_rpt_l_reg;
    struct
    {
        unsigned long hi_rls0_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls0_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls0_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls0_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS0_RPT_L_UNION;
#define WBBP_HI_RLS0_RPT_L_hi_rls0_value_cpu_START (0)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_value_cpu_END (1)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_cfn_cpu_START (16)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_cfn_cpu_END (18)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_valid_cpu_START (31)
#define WBBP_HI_RLS0_RPT_L_hi_rls0_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls0_rpt_h_reg;
    struct
    {
        unsigned long hi_rls0_soft_cpu : 16;
        unsigned long hi_rls0_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS0_RPT_H_UNION;
#define WBBP_HI_RLS0_RPT_H_hi_rls0_soft_cpu_START (0)
#define WBBP_HI_RLS0_RPT_H_hi_rls0_soft_cpu_END (15)
#define WBBP_HI_RLS0_RPT_H_hi_rls0_noi_cpu_START (16)
#define WBBP_HI_RLS0_RPT_H_hi_rls0_noi_cpu_END (31)
typedef union
{
    unsigned long hi_rls1_rpt_l_reg;
    struct
    {
        unsigned long hi_rls1_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls1_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls1_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls1_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS1_RPT_L_UNION;
#define WBBP_HI_RLS1_RPT_L_hi_rls1_value_cpu_START (0)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_value_cpu_END (1)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_cfn_cpu_START (16)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_cfn_cpu_END (18)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_valid_cpu_START (31)
#define WBBP_HI_RLS1_RPT_L_hi_rls1_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls1_rpt_h_reg;
    struct
    {
        unsigned long hi_rls1_soft_cpu : 16;
        unsigned long hi_rls1_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS1_RPT_H_UNION;
#define WBBP_HI_RLS1_RPT_H_hi_rls1_soft_cpu_START (0)
#define WBBP_HI_RLS1_RPT_H_hi_rls1_soft_cpu_END (15)
#define WBBP_HI_RLS1_RPT_H_hi_rls1_noi_cpu_START (16)
#define WBBP_HI_RLS1_RPT_H_hi_rls1_noi_cpu_END (31)
typedef union
{
    unsigned long hi_rls2_rpt_l_reg;
    struct
    {
        unsigned long hi_rls2_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls2_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls2_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls2_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS2_RPT_L_UNION;
#define WBBP_HI_RLS2_RPT_L_hi_rls2_value_cpu_START (0)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_value_cpu_END (1)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_cfn_cpu_START (16)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_cfn_cpu_END (18)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_valid_cpu_START (31)
#define WBBP_HI_RLS2_RPT_L_hi_rls2_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls2_rpt_h_reg;
    struct
    {
        unsigned long hi_rls2_soft_cpu : 16;
        unsigned long hi_rls2_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS2_RPT_H_UNION;
#define WBBP_HI_RLS2_RPT_H_hi_rls2_soft_cpu_START (0)
#define WBBP_HI_RLS2_RPT_H_hi_rls2_soft_cpu_END (15)
#define WBBP_HI_RLS2_RPT_H_hi_rls2_noi_cpu_START (16)
#define WBBP_HI_RLS2_RPT_H_hi_rls2_noi_cpu_END (31)
typedef union
{
    unsigned long hi_rls3_rpt_l_reg;
    struct
    {
        unsigned long hi_rls3_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls3_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls3_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls3_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS3_RPT_L_UNION;
#define WBBP_HI_RLS3_RPT_L_hi_rls3_value_cpu_START (0)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_value_cpu_END (1)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_cfn_cpu_START (16)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_cfn_cpu_END (18)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_valid_cpu_START (31)
#define WBBP_HI_RLS3_RPT_L_hi_rls3_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls3_rpt_h_reg;
    struct
    {
        unsigned long hi_rls3_soft_cpu : 16;
        unsigned long hi_rls3_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS3_RPT_H_UNION;
#define WBBP_HI_RLS3_RPT_H_hi_rls3_soft_cpu_START (0)
#define WBBP_HI_RLS3_RPT_H_hi_rls3_soft_cpu_END (15)
#define WBBP_HI_RLS3_RPT_H_hi_rls3_noi_cpu_START (16)
#define WBBP_HI_RLS3_RPT_H_hi_rls3_noi_cpu_END (31)
typedef union
{
    unsigned long hi_rls4_rpt_l_reg;
    struct
    {
        unsigned long hi_rls4_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls4_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls4_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls4_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS4_RPT_L_UNION;
#define WBBP_HI_RLS4_RPT_L_hi_rls4_value_cpu_START (0)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_value_cpu_END (1)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_cfn_cpu_START (16)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_cfn_cpu_END (18)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_valid_cpu_START (31)
#define WBBP_HI_RLS4_RPT_L_hi_rls4_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls4_rpt_h_reg;
    struct
    {
        unsigned long hi_rls4_soft_cpu : 16;
        unsigned long hi_rls4_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS4_RPT_H_UNION;
#define WBBP_HI_RLS4_RPT_H_hi_rls4_soft_cpu_START (0)
#define WBBP_HI_RLS4_RPT_H_hi_rls4_soft_cpu_END (15)
#define WBBP_HI_RLS4_RPT_H_hi_rls4_noi_cpu_START (16)
#define WBBP_HI_RLS4_RPT_H_hi_rls4_noi_cpu_END (31)
typedef union
{
    unsigned long hi_rls5_rpt_l_reg;
    struct
    {
        unsigned long hi_rls5_value_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long hi_rls5_cfn_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long hi_rls5_subfrm_no_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long hi_rls5_valid_cpu : 1;
    } reg;
} WBBP_HI_RLS5_RPT_L_UNION;
#define WBBP_HI_RLS5_RPT_L_hi_rls5_value_cpu_START (0)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_value_cpu_END (1)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_cfn_cpu_START (16)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_cfn_cpu_END (18)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_subfrm_no_cpu_START (20)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_subfrm_no_cpu_END (22)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_valid_cpu_START (31)
#define WBBP_HI_RLS5_RPT_L_hi_rls5_valid_cpu_END (31)
typedef union
{
    unsigned long hi_rls5_rpt_h_reg;
    struct
    {
        unsigned long hi_rls5_soft_cpu : 16;
        unsigned long hi_rls5_noi_cpu : 16;
    } reg;
} WBBP_HI_RLS5_RPT_H_UNION;
#define WBBP_HI_RLS5_RPT_H_hi_rls5_soft_cpu_START (0)
#define WBBP_HI_RLS5_RPT_H_hi_rls5_soft_cpu_END (15)
#define WBBP_HI_RLS5_RPT_H_hi_rls5_noi_cpu_START (16)
#define WBBP_HI_RLS5_RPT_H_hi_rls5_noi_cpu_END (31)
typedef union
{
    unsigned long rg_rl0_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl0_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl0_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl0_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl0_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL0_RPT0_L_UNION;
#define WBBP_RG_RL0_RPT0_L_rg_rl0_value0_cpu_START (0)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_value0_cpu_END (1)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_cfn0_cpu_START (16)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_cfn0_cpu_END (18)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_valid0_cpu_START (31)
#define WBBP_RG_RL0_RPT0_L_rg_rl0_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl0_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl0_soft0_cpu : 16;
        unsigned long rg_rl0_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL0_RPT0_H_UNION;
#define WBBP_RG_RL0_RPT0_H_rg_rl0_soft0_cpu_START (0)
#define WBBP_RG_RL0_RPT0_H_rg_rl0_soft0_cpu_END (15)
#define WBBP_RG_RL0_RPT0_H_rg_rl0_noi0_cpu_START (16)
#define WBBP_RG_RL0_RPT0_H_rg_rl0_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl1_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl1_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl1_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl1_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl1_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL1_RPT0_L_UNION;
#define WBBP_RG_RL1_RPT0_L_rg_rl1_value0_cpu_START (0)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_value0_cpu_END (1)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_cfn0_cpu_START (16)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_cfn0_cpu_END (18)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_valid0_cpu_START (31)
#define WBBP_RG_RL1_RPT0_L_rg_rl1_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl1_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl1_soft0_cpu : 16;
        unsigned long rg_rl1_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL1_RPT0_H_UNION;
#define WBBP_RG_RL1_RPT0_H_rg_rl1_soft0_cpu_START (0)
#define WBBP_RG_RL1_RPT0_H_rg_rl1_soft0_cpu_END (15)
#define WBBP_RG_RL1_RPT0_H_rg_rl1_noi0_cpu_START (16)
#define WBBP_RG_RL1_RPT0_H_rg_rl1_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl2_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl2_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl2_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl2_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl2_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL2_RPT0_L_UNION;
#define WBBP_RG_RL2_RPT0_L_rg_rl2_value0_cpu_START (0)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_value0_cpu_END (1)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_cfn0_cpu_START (16)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_cfn0_cpu_END (18)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_valid0_cpu_START (31)
#define WBBP_RG_RL2_RPT0_L_rg_rl2_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl2_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl2_soft0_cpu : 16;
        unsigned long rg_rl2_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL2_RPT0_H_UNION;
#define WBBP_RG_RL2_RPT0_H_rg_rl2_soft0_cpu_START (0)
#define WBBP_RG_RL2_RPT0_H_rg_rl2_soft0_cpu_END (15)
#define WBBP_RG_RL2_RPT0_H_rg_rl2_noi0_cpu_START (16)
#define WBBP_RG_RL2_RPT0_H_rg_rl2_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl3_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl3_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl3_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl3_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl3_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL3_RPT0_L_UNION;
#define WBBP_RG_RL3_RPT0_L_rg_rl3_value0_cpu_START (0)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_value0_cpu_END (1)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_cfn0_cpu_START (16)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_cfn0_cpu_END (18)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_valid0_cpu_START (31)
#define WBBP_RG_RL3_RPT0_L_rg_rl3_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl3_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl3_soft0_cpu : 16;
        unsigned long rg_rl3_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL3_RPT0_H_UNION;
#define WBBP_RG_RL3_RPT0_H_rg_rl3_soft0_cpu_START (0)
#define WBBP_RG_RL3_RPT0_H_rg_rl3_soft0_cpu_END (15)
#define WBBP_RG_RL3_RPT0_H_rg_rl3_noi0_cpu_START (16)
#define WBBP_RG_RL3_RPT0_H_rg_rl3_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl4_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl4_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl4_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl4_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl4_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL4_RPT0_L_UNION;
#define WBBP_RG_RL4_RPT0_L_rg_rl4_value0_cpu_START (0)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_value0_cpu_END (1)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_cfn0_cpu_START (16)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_cfn0_cpu_END (18)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_valid0_cpu_START (31)
#define WBBP_RG_RL4_RPT0_L_rg_rl4_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl4_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl4_soft0_cpu : 16;
        unsigned long rg_rl4_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL4_RPT0_H_UNION;
#define WBBP_RG_RL4_RPT0_H_rg_rl4_soft0_cpu_START (0)
#define WBBP_RG_RL4_RPT0_H_rg_rl4_soft0_cpu_END (15)
#define WBBP_RG_RL4_RPT0_H_rg_rl4_noi0_cpu_START (16)
#define WBBP_RG_RL4_RPT0_H_rg_rl4_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl5_rpt0_l_reg;
    struct
    {
        unsigned long rg_rl5_value0_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl5_cfn0_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl5_subfrm_no0_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl5_valid0_cpu : 1;
    } reg;
} WBBP_RG_RL5_RPT0_L_UNION;
#define WBBP_RG_RL5_RPT0_L_rg_rl5_value0_cpu_START (0)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_value0_cpu_END (1)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_cfn0_cpu_START (16)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_cfn0_cpu_END (18)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_subfrm_no0_cpu_START (20)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_subfrm_no0_cpu_END (22)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_valid0_cpu_START (31)
#define WBBP_RG_RL5_RPT0_L_rg_rl5_valid0_cpu_END (31)
typedef union
{
    unsigned long rg_rl5_rpt0_h_reg;
    struct
    {
        unsigned long rg_rl5_soft0_cpu : 16;
        unsigned long rg_rl5_noi0_cpu : 16;
    } reg;
} WBBP_RG_RL5_RPT0_H_UNION;
#define WBBP_RG_RL5_RPT0_H_rg_rl5_soft0_cpu_START (0)
#define WBBP_RG_RL5_RPT0_H_rg_rl5_soft0_cpu_END (15)
#define WBBP_RG_RL5_RPT0_H_rg_rl5_noi0_cpu_START (16)
#define WBBP_RG_RL5_RPT0_H_rg_rl5_noi0_cpu_END (31)
typedef union
{
    unsigned long rg_rl0_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl0_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl0_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl0_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl0_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL0_RPT1_L_UNION;
#define WBBP_RG_RL0_RPT1_L_rg_rl0_value1_cpu_START (0)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_value1_cpu_END (1)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_cfn1_cpu_START (16)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_cfn1_cpu_END (18)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_valid1_cpu_START (31)
#define WBBP_RG_RL0_RPT1_L_rg_rl0_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl0_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl0_soft1_cpu : 16;
        unsigned long rg_rl0_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL0_RPT1_H_UNION;
#define WBBP_RG_RL0_RPT1_H_rg_rl0_soft1_cpu_START (0)
#define WBBP_RG_RL0_RPT1_H_rg_rl0_soft1_cpu_END (15)
#define WBBP_RG_RL0_RPT1_H_rg_rl0_noi1_cpu_START (16)
#define WBBP_RG_RL0_RPT1_H_rg_rl0_noi1_cpu_END (31)
typedef union
{
    unsigned long rg_rl1_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl1_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl1_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl1_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl1_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL1_RPT1_L_UNION;
#define WBBP_RG_RL1_RPT1_L_rg_rl1_value1_cpu_START (0)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_value1_cpu_END (1)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_cfn1_cpu_START (16)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_cfn1_cpu_END (18)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_valid1_cpu_START (31)
#define WBBP_RG_RL1_RPT1_L_rg_rl1_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl1_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl1_soft1_cpu : 16;
        unsigned long rg_rl1_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL1_RPT1_H_UNION;
#define WBBP_RG_RL1_RPT1_H_rg_rl1_soft1_cpu_START (0)
#define WBBP_RG_RL1_RPT1_H_rg_rl1_soft1_cpu_END (15)
#define WBBP_RG_RL1_RPT1_H_rg_rl1_noi1_cpu_START (16)
#define WBBP_RG_RL1_RPT1_H_rg_rl1_noi1_cpu_END (31)
typedef union
{
    unsigned long rg_rl2_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl2_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl2_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl2_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl2_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL2_RPT1_L_UNION;
#define WBBP_RG_RL2_RPT1_L_rg_rl2_value1_cpu_START (0)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_value1_cpu_END (1)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_cfn1_cpu_START (16)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_cfn1_cpu_END (18)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_valid1_cpu_START (31)
#define WBBP_RG_RL2_RPT1_L_rg_rl2_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl2_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl2_soft1_cpu : 16;
        unsigned long rg_rl2_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL2_RPT1_H_UNION;
#define WBBP_RG_RL2_RPT1_H_rg_rl2_soft1_cpu_START (0)
#define WBBP_RG_RL2_RPT1_H_rg_rl2_soft1_cpu_END (15)
#define WBBP_RG_RL2_RPT1_H_rg_rl2_noi1_cpu_START (16)
#define WBBP_RG_RL2_RPT1_H_rg_rl2_noi1_cpu_END (31)
typedef union
{
    unsigned long rg_rl3_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl3_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl3_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl3_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl3_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL3_RPT1_L_UNION;
#define WBBP_RG_RL3_RPT1_L_rg_rl3_value1_cpu_START (0)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_value1_cpu_END (1)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_cfn1_cpu_START (16)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_cfn1_cpu_END (18)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_valid1_cpu_START (31)
#define WBBP_RG_RL3_RPT1_L_rg_rl3_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl3_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl3_soft1_cpu : 16;
        unsigned long rg_rl3_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL3_RPT1_H_UNION;
#define WBBP_RG_RL3_RPT1_H_rg_rl3_soft1_cpu_START (0)
#define WBBP_RG_RL3_RPT1_H_rg_rl3_soft1_cpu_END (15)
#define WBBP_RG_RL3_RPT1_H_rg_rl3_noi1_cpu_START (16)
#define WBBP_RG_RL3_RPT1_H_rg_rl3_noi1_cpu_END (31)
typedef union
{
    unsigned long rg_rl4_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl4_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl4_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl4_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl4_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL4_RPT1_L_UNION;
#define WBBP_RG_RL4_RPT1_L_rg_rl4_value1_cpu_START (0)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_value1_cpu_END (1)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_cfn1_cpu_START (16)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_cfn1_cpu_END (18)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_valid1_cpu_START (31)
#define WBBP_RG_RL4_RPT1_L_rg_rl4_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl4_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl4_soft1_cpu : 16;
        unsigned long rg_rl4_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL4_RPT1_H_UNION;
#define WBBP_RG_RL4_RPT1_H_rg_rl4_soft1_cpu_START (0)
#define WBBP_RG_RL4_RPT1_H_rg_rl4_soft1_cpu_END (15)
#define WBBP_RG_RL4_RPT1_H_rg_rl4_noi1_cpu_START (16)
#define WBBP_RG_RL4_RPT1_H_rg_rl4_noi1_cpu_END (31)
typedef union
{
    unsigned long rg_rl5_rpt1_l_reg;
    struct
    {
        unsigned long rg_rl5_value1_cpu : 2;
        unsigned long reserved_0 : 14;
        unsigned long rg_rl5_cfn1_cpu : 3;
        unsigned long reserved_1 : 1;
        unsigned long rg_rl5_subfrm_no1_cpu : 3;
        unsigned long reserved_2 : 8;
        unsigned long rg_rl5_valid1_cpu : 1;
    } reg;
} WBBP_RG_RL5_RPT1_L_UNION;
#define WBBP_RG_RL5_RPT1_L_rg_rl5_value1_cpu_START (0)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_value1_cpu_END (1)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_cfn1_cpu_START (16)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_cfn1_cpu_END (18)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_subfrm_no1_cpu_START (20)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_subfrm_no1_cpu_END (22)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_valid1_cpu_START (31)
#define WBBP_RG_RL5_RPT1_L_rg_rl5_valid1_cpu_END (31)
typedef union
{
    unsigned long rg_rl5_rpt1_h_reg;
    struct
    {
        unsigned long rg_rl5_soft1_cpu : 16;
        unsigned long rg_rl5_noi1_cpu : 16;
    } reg;
} WBBP_RG_RL5_RPT1_H_UNION;
#define WBBP_RG_RL5_RPT1_H_rg_rl5_soft1_cpu_START (0)
#define WBBP_RG_RL5_RPT1_H_rg_rl5_soft1_cpu_END (15)
#define WBBP_RG_RL5_RPT1_H_rg_rl5_noi1_cpu_START (16)
#define WBBP_RG_RL5_RPT1_H_rg_rl5_noi1_cpu_END (31)
typedef union
{
    unsigned long rl0_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl0_mi_cpst : 8;
        unsigned long cpu_rl0_rg_hi_cpst : 8;
        unsigned long cpu_rl0_sdf_sym_cpst : 4;
        unsigned long cpu_rl0_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL0_CHIPOFFSET_UNION;
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_mi_cpst_START (0)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_mi_cpst_END (7)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_rg_hi_cpst_START (8)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_rg_hi_cpst_END (15)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_sdf_sym_cpst_START (16)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_sdf_sym_cpst_END (19)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_sdf_slot_cpst_START (20)
#define WBBP_RL0_CHIPOFFSET_cpu_rl0_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long rl1_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl1_mi_cpst : 8;
        unsigned long cpu_rl1_rg_hi_cpst : 8;
        unsigned long cpu_rl1_sdf_sym_cpst : 4;
        unsigned long cpu_rl1_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL1_CHIPOFFSET_UNION;
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_mi_cpst_START (0)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_mi_cpst_END (7)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_rg_hi_cpst_START (8)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_rg_hi_cpst_END (15)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_sdf_sym_cpst_START (16)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_sdf_sym_cpst_END (19)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_sdf_slot_cpst_START (20)
#define WBBP_RL1_CHIPOFFSET_cpu_rl1_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long rl2_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl2_mi_cpst : 8;
        unsigned long cpu_rl2_rg_hi_cpst : 8;
        unsigned long cpu_rl2_sdf_sym_cpst : 4;
        unsigned long cpu_rl2_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL2_CHIPOFFSET_UNION;
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_mi_cpst_START (0)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_mi_cpst_END (7)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_rg_hi_cpst_START (8)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_rg_hi_cpst_END (15)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_sdf_sym_cpst_START (16)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_sdf_sym_cpst_END (19)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_sdf_slot_cpst_START (20)
#define WBBP_RL2_CHIPOFFSET_cpu_rl2_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long rl3_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl3_mi_cpst : 8;
        unsigned long cpu_rl3_rg_hi_cpst : 8;
        unsigned long cpu_rl3_sdf_sym_cpst : 4;
        unsigned long cpu_rl3_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL3_CHIPOFFSET_UNION;
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_mi_cpst_START (0)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_mi_cpst_END (7)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_rg_hi_cpst_START (8)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_rg_hi_cpst_END (15)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_sdf_sym_cpst_START (16)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_sdf_sym_cpst_END (19)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_sdf_slot_cpst_START (20)
#define WBBP_RL3_CHIPOFFSET_cpu_rl3_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long rl4_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl4_mi_cpst : 8;
        unsigned long cpu_rl4_rg_hi_cpst : 8;
        unsigned long cpu_rl4_sdf_sym_cpst : 4;
        unsigned long cpu_rl4_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL4_CHIPOFFSET_UNION;
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_mi_cpst_START (0)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_mi_cpst_END (7)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_rg_hi_cpst_START (8)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_rg_hi_cpst_END (15)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_sdf_sym_cpst_START (16)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_sdf_sym_cpst_END (19)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_sdf_slot_cpst_START (20)
#define WBBP_RL4_CHIPOFFSET_cpu_rl4_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long rl5_chipoffset_reg;
    struct
    {
        unsigned long cpu_rl5_mi_cpst : 8;
        unsigned long cpu_rl5_rg_hi_cpst : 8;
        unsigned long cpu_rl5_sdf_sym_cpst : 4;
        unsigned long cpu_rl5_sdf_slot_cpst : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_RL5_CHIPOFFSET_UNION;
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_mi_cpst_START (0)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_mi_cpst_END (7)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_rg_hi_cpst_START (8)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_rg_hi_cpst_END (15)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_sdf_sym_cpst_START (16)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_sdf_sym_cpst_END (19)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_sdf_slot_cpst_START (20)
#define WBBP_RL5_CHIPOFFSET_cpu_rl5_sdf_slot_cpst_END (23)
typedef union
{
    unsigned long pich_chipoffset_reg;
    struct
    {
        unsigned long cpu_pi_sym_cpst : 4;
        unsigned long cpu_pi_slot_cpst : 4;
        unsigned long reserved : 24;
    } reg;
} WBBP_PICH_CHIPOFFSET_UNION;
#define WBBP_PICH_CHIPOFFSET_cpu_pi_sym_cpst_START (0)
#define WBBP_PICH_CHIPOFFSET_cpu_pi_sym_cpst_END (3)
#define WBBP_PICH_CHIPOFFSET_cpu_pi_slot_cpst_START (4)
#define WBBP_PICH_CHIPOFFSET_cpu_pi_slot_cpst_END (7)
typedef union
{
    unsigned long rl0_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl0_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL0_PRI_SCRAM_INI_UNION;
#define WBBP_RL0_PRI_SCRAM_INI_cpu_rl0_pri_scram_ini_START (0)
#define WBBP_RL0_PRI_SCRAM_INI_cpu_rl0_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl1_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl1_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL1_PRI_SCRAM_INI_UNION;
#define WBBP_RL1_PRI_SCRAM_INI_cpu_rl1_pri_scram_ini_START (0)
#define WBBP_RL1_PRI_SCRAM_INI_cpu_rl1_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl2_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl2_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL2_PRI_SCRAM_INI_UNION;
#define WBBP_RL2_PRI_SCRAM_INI_cpu_rl2_pri_scram_ini_START (0)
#define WBBP_RL2_PRI_SCRAM_INI_cpu_rl2_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl3_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl3_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL3_PRI_SCRAM_INI_UNION;
#define WBBP_RL3_PRI_SCRAM_INI_cpu_rl3_pri_scram_ini_START (0)
#define WBBP_RL3_PRI_SCRAM_INI_cpu_rl3_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl4_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl4_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL4_PRI_SCRAM_INI_UNION;
#define WBBP_RL4_PRI_SCRAM_INI_cpu_rl4_pri_scram_ini_START (0)
#define WBBP_RL4_PRI_SCRAM_INI_cpu_rl4_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl5_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl5_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL5_PRI_SCRAM_INI_UNION;
#define WBBP_RL5_PRI_SCRAM_INI_cpu_rl5_pri_scram_ini_START (0)
#define WBBP_RL5_PRI_SCRAM_INI_cpu_rl5_pri_scram_ini_END (17)
typedef union
{
    unsigned long rl6_pri_scram_ini_reg;
    struct
    {
        unsigned long cpu_rl6_pri_scram_ini : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_RL6_PRI_SCRAM_INI_UNION;
#define WBBP_RL6_PRI_SCRAM_INI_cpu_rl6_pri_scram_ini_START (0)
#define WBBP_RL6_PRI_SCRAM_INI_cpu_rl6_pri_scram_ini_END (17)
typedef union
{
    unsigned long pri_scram_ud_flag_reg;
    struct
    {
        unsigned long cpu_pri_scram_ud_flag : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_SCRAM_UD_FLAG_UNION;
#define WBBP_PRI_SCRAM_UD_FLAG_cpu_pri_scram_ud_flag_START (0)
#define WBBP_PRI_SCRAM_UD_FLAG_cpu_pri_scram_ud_flag_END (6)
typedef union
{
    unsigned long rl0_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl0_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl0_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl0_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl0_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL0_SCRAM_IND_UNION;
#define WBBP_RL0_SCRAM_IND_cpu_rl0_hi_scram_ps_ind_START (0)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_hi_scram_ps_ind_END (3)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_rg_scram_ps_ind_START (8)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_rg_scram_ps_ind_END (11)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_sdf_scram_ps_ind_START (16)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_sdf_scram_ps_ind_END (19)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_scram_lr_ind_START (24)
#define WBBP_RL0_SCRAM_IND_cpu_rl0_scram_lr_ind_END (25)
typedef union
{
    unsigned long rl1_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl1_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl1_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl1_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl1_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL1_SCRAM_IND_UNION;
#define WBBP_RL1_SCRAM_IND_cpu_rl1_hi_scram_ps_ind_START (0)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_hi_scram_ps_ind_END (3)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_rg_scram_ps_ind_START (8)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_rg_scram_ps_ind_END (11)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_sdf_scram_ps_ind_START (16)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_sdf_scram_ps_ind_END (19)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_scram_lr_ind_START (24)
#define WBBP_RL1_SCRAM_IND_cpu_rl1_scram_lr_ind_END (25)
typedef union
{
    unsigned long rl2_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl2_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl2_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl2_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl2_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL2_SCRAM_IND_UNION;
#define WBBP_RL2_SCRAM_IND_cpu_rl2_hi_scram_ps_ind_START (0)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_hi_scram_ps_ind_END (3)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_rg_scram_ps_ind_START (8)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_rg_scram_ps_ind_END (11)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_sdf_scram_ps_ind_START (16)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_sdf_scram_ps_ind_END (19)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_scram_lr_ind_START (24)
#define WBBP_RL2_SCRAM_IND_cpu_rl2_scram_lr_ind_END (25)
typedef union
{
    unsigned long rl3_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl3_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl3_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl3_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl3_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL3_SCRAM_IND_UNION;
#define WBBP_RL3_SCRAM_IND_cpu_rl3_hi_scram_ps_ind_START (0)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_hi_scram_ps_ind_END (3)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_rg_scram_ps_ind_START (8)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_rg_scram_ps_ind_END (11)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_sdf_scram_ps_ind_START (16)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_sdf_scram_ps_ind_END (19)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_scram_lr_ind_START (24)
#define WBBP_RL3_SCRAM_IND_cpu_rl3_scram_lr_ind_END (25)
typedef union
{
    unsigned long rl4_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl4_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl4_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl4_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl4_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL4_SCRAM_IND_UNION;
#define WBBP_RL4_SCRAM_IND_cpu_rl4_hi_scram_ps_ind_START (0)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_hi_scram_ps_ind_END (3)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_rg_scram_ps_ind_START (8)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_rg_scram_ps_ind_END (11)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_sdf_scram_ps_ind_START (16)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_sdf_scram_ps_ind_END (19)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_scram_lr_ind_START (24)
#define WBBP_RL4_SCRAM_IND_cpu_rl4_scram_lr_ind_END (25)
typedef union
{
    unsigned long rl5_scram_ind_reg;
    struct
    {
        unsigned long cpu_rl5_hi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl5_rg_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl5_sdf_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl5_scram_lr_ind : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL5_SCRAM_IND_UNION;
#define WBBP_RL5_SCRAM_IND_cpu_rl5_hi_scram_ps_ind_START (0)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_hi_scram_ps_ind_END (3)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_rg_scram_ps_ind_START (8)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_rg_scram_ps_ind_END (11)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_sdf_scram_ps_ind_START (16)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_sdf_scram_ps_ind_END (19)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_scram_lr_ind_START (24)
#define WBBP_RL5_SCRAM_IND_cpu_rl5_scram_lr_ind_END (25)
typedef union
{
    unsigned long pri_rl_inf_reg;
    struct
    {
        unsigned long cpu_pri_rl_no : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ag_scram_ps_ind : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_PRI_RL_INF_UNION;
#define WBBP_PRI_RL_INF_cpu_pri_rl_no_START (0)
#define WBBP_PRI_RL_INF_cpu_pri_rl_no_END (2)
#define WBBP_PRI_RL_INF_cpu_ag_scram_ps_ind_START (8)
#define WBBP_PRI_RL_INF_cpu_ag_scram_ps_ind_END (11)
typedef union
{
    unsigned long pri_scram_num_reg;
    struct
    {
        unsigned long cpu_scram_num : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_PRI_SCRAM_NUM_UNION;
#define WBBP_PRI_SCRAM_NUM_cpu_scram_num_START (0)
#define WBBP_PRI_SCRAM_NUM_cpu_scram_num_END (5)
typedef union
{
    unsigned long rl0_div_mode_reg;
    struct
    {
        unsigned long cpu_rl0_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl0_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl0_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl0_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL0_DIV_MODE_UNION;
#define WBBP_RL0_DIV_MODE_cpu_rl0_cpi_div_mode_START (0)
#define WBBP_RL0_DIV_MODE_cpu_rl0_cpi_div_mode_END (1)
#define WBBP_RL0_DIV_MODE_cpu_rl0_dp_div_mode_START (8)
#define WBBP_RL0_DIV_MODE_cpu_rl0_dp_div_mode_END (9)
#define WBBP_RL0_DIV_MODE_cpu_rl0_sccp_div_mode_START (16)
#define WBBP_RL0_DIV_MODE_cpu_rl0_sccp_div_mode_END (17)
#define WBBP_RL0_DIV_MODE_cpu_rl0_upa_div_mode_START (24)
#define WBBP_RL0_DIV_MODE_cpu_rl0_upa_div_mode_END (25)
typedef union
{
    unsigned long rl1_div_mode_reg;
    struct
    {
        unsigned long cpu_rl1_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl1_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl1_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl1_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL1_DIV_MODE_UNION;
#define WBBP_RL1_DIV_MODE_cpu_rl1_cpi_div_mode_START (0)
#define WBBP_RL1_DIV_MODE_cpu_rl1_cpi_div_mode_END (1)
#define WBBP_RL1_DIV_MODE_cpu_rl1_dp_div_mode_START (8)
#define WBBP_RL1_DIV_MODE_cpu_rl1_dp_div_mode_END (9)
#define WBBP_RL1_DIV_MODE_cpu_rl1_sccp_div_mode_START (16)
#define WBBP_RL1_DIV_MODE_cpu_rl1_sccp_div_mode_END (17)
#define WBBP_RL1_DIV_MODE_cpu_rl1_upa_div_mode_START (24)
#define WBBP_RL1_DIV_MODE_cpu_rl1_upa_div_mode_END (25)
typedef union
{
    unsigned long rl2_div_mode_reg;
    struct
    {
        unsigned long cpu_rl2_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl2_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl2_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl2_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL2_DIV_MODE_UNION;
#define WBBP_RL2_DIV_MODE_cpu_rl2_cpi_div_mode_START (0)
#define WBBP_RL2_DIV_MODE_cpu_rl2_cpi_div_mode_END (1)
#define WBBP_RL2_DIV_MODE_cpu_rl2_dp_div_mode_START (8)
#define WBBP_RL2_DIV_MODE_cpu_rl2_dp_div_mode_END (9)
#define WBBP_RL2_DIV_MODE_cpu_rl2_sccp_div_mode_START (16)
#define WBBP_RL2_DIV_MODE_cpu_rl2_sccp_div_mode_END (17)
#define WBBP_RL2_DIV_MODE_cpu_rl2_upa_div_mode_START (24)
#define WBBP_RL2_DIV_MODE_cpu_rl2_upa_div_mode_END (25)
typedef union
{
    unsigned long rl3_div_mode_reg;
    struct
    {
        unsigned long cpu_rl3_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl3_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl3_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl3_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL3_DIV_MODE_UNION;
#define WBBP_RL3_DIV_MODE_cpu_rl3_cpi_div_mode_START (0)
#define WBBP_RL3_DIV_MODE_cpu_rl3_cpi_div_mode_END (1)
#define WBBP_RL3_DIV_MODE_cpu_rl3_dp_div_mode_START (8)
#define WBBP_RL3_DIV_MODE_cpu_rl3_dp_div_mode_END (9)
#define WBBP_RL3_DIV_MODE_cpu_rl3_sccp_div_mode_START (16)
#define WBBP_RL3_DIV_MODE_cpu_rl3_sccp_div_mode_END (17)
#define WBBP_RL3_DIV_MODE_cpu_rl3_upa_div_mode_START (24)
#define WBBP_RL3_DIV_MODE_cpu_rl3_upa_div_mode_END (25)
typedef union
{
    unsigned long rl4_div_mode_reg;
    struct
    {
        unsigned long cpu_rl4_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl4_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl4_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl4_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL4_DIV_MODE_UNION;
#define WBBP_RL4_DIV_MODE_cpu_rl4_cpi_div_mode_START (0)
#define WBBP_RL4_DIV_MODE_cpu_rl4_cpi_div_mode_END (1)
#define WBBP_RL4_DIV_MODE_cpu_rl4_dp_div_mode_START (8)
#define WBBP_RL4_DIV_MODE_cpu_rl4_dp_div_mode_END (9)
#define WBBP_RL4_DIV_MODE_cpu_rl4_sccp_div_mode_START (16)
#define WBBP_RL4_DIV_MODE_cpu_rl4_sccp_div_mode_END (17)
#define WBBP_RL4_DIV_MODE_cpu_rl4_upa_div_mode_START (24)
#define WBBP_RL4_DIV_MODE_cpu_rl4_upa_div_mode_END (25)
typedef union
{
    unsigned long rl5_div_mode_reg;
    struct
    {
        unsigned long cpu_rl5_cpi_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_rl5_dp_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_rl5_sccp_div_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_rl5_upa_div_mode : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RL5_DIV_MODE_UNION;
#define WBBP_RL5_DIV_MODE_cpu_rl5_cpi_div_mode_START (0)
#define WBBP_RL5_DIV_MODE_cpu_rl5_cpi_div_mode_END (1)
#define WBBP_RL5_DIV_MODE_cpu_rl5_dp_div_mode_START (8)
#define WBBP_RL5_DIV_MODE_cpu_rl5_dp_div_mode_END (9)
#define WBBP_RL5_DIV_MODE_cpu_rl5_sccp_div_mode_START (16)
#define WBBP_RL5_DIV_MODE_cpu_rl5_sccp_div_mode_END (17)
#define WBBP_RL5_DIV_MODE_cpu_rl5_upa_div_mode_START (24)
#define WBBP_RL5_DIV_MODE_cpu_rl5_upa_div_mode_END (25)
typedef union
{
    unsigned long rl6_div_mode_reg;
    struct
    {
        unsigned long cpu_rl6_cpi_div_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_RL6_DIV_MODE_UNION;
#define WBBP_RL6_DIV_MODE_cpu_rl6_cpi_div_mode_START (0)
#define WBBP_RL6_DIV_MODE_cpu_rl6_cpi_div_mode_END (1)
typedef union
{
    unsigned long serv_rl_div_mode_reg;
    struct
    {
        unsigned long cpu_piai_div_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_dummy0_div_mode : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_dummy1_div_mode : 2;
        unsigned long reserved_2 : 14;
    } reg;
} WBBP_SERV_RL_DIV_MODE_UNION;
#define WBBP_SERV_RL_DIV_MODE_cpu_piai_div_mode_START (0)
#define WBBP_SERV_RL_DIV_MODE_cpu_piai_div_mode_END (1)
#define WBBP_SERV_RL_DIV_MODE_cpu_dummy0_div_mode_START (8)
#define WBBP_SERV_RL_DIV_MODE_cpu_dummy0_div_mode_END (9)
#define WBBP_SERV_RL_DIV_MODE_cpu_dummy1_div_mode_START (16)
#define WBBP_SERV_RL_DIV_MODE_cpu_dummy1_div_mode_END (17)
typedef union
{
    unsigned long rl_cpi_scram_ind0_reg;
    struct
    {
        unsigned long cpu_rl0_cpi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl1_cpi_scram_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_rl2_cpi_scram_ps_ind : 4;
        unsigned long reserved_2 : 4;
        unsigned long cpu_rl3_cpi_scram_ps_ind : 4;
        unsigned long reserved_3 : 4;
    } reg;
} WBBP_RL_CPI_SCRAM_IND0_UNION;
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl0_cpi_scram_ps_ind_START (0)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl0_cpi_scram_ps_ind_END (3)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl1_cpi_scram_ps_ind_START (8)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl1_cpi_scram_ps_ind_END (11)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl2_cpi_scram_ps_ind_START (16)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl2_cpi_scram_ps_ind_END (19)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl3_cpi_scram_ps_ind_START (24)
#define WBBP_RL_CPI_SCRAM_IND0_cpu_rl3_cpi_scram_ps_ind_END (27)
typedef union
{
    unsigned long rl_cpi_scram_ind1_reg;
    struct
    {
        unsigned long cpu_rl4_cpi_scram_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_rl5_cpi_scram_ps_ind : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_RL_CPI_SCRAM_IND1_UNION;
#define WBBP_RL_CPI_SCRAM_IND1_cpu_rl4_cpi_scram_ps_ind_START (0)
#define WBBP_RL_CPI_SCRAM_IND1_cpu_rl4_cpi_scram_ps_ind_END (3)
#define WBBP_RL_CPI_SCRAM_IND1_cpu_rl5_cpi_scram_ps_ind_START (8)
#define WBBP_RL_CPI_SCRAM_IND1_cpu_rl5_cpi_scram_ps_ind_END (11)
typedef union
{
    unsigned long cpi_rl01_ovsf_reg;
    struct
    {
        unsigned long cpu_cpi_rl0_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_cpi_rl1_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_CPI_RL01_OVSF_UNION;
#define WBBP_CPI_RL01_OVSF_cpu_cpi_rl0_ovsf_START (0)
#define WBBP_CPI_RL01_OVSF_cpu_cpi_rl0_ovsf_END (8)
#define WBBP_CPI_RL01_OVSF_cpu_cpi_rl1_ovsf_START (16)
#define WBBP_CPI_RL01_OVSF_cpu_cpi_rl1_ovsf_END (24)
typedef union
{
    unsigned long cpi_rl23_ovsf_reg;
    struct
    {
        unsigned long cpu_cpi_rl2_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_cpi_rl3_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_CPI_RL23_OVSF_UNION;
#define WBBP_CPI_RL23_OVSF_cpu_cpi_rl2_ovsf_START (0)
#define WBBP_CPI_RL23_OVSF_cpu_cpi_rl2_ovsf_END (8)
#define WBBP_CPI_RL23_OVSF_cpu_cpi_rl3_ovsf_START (16)
#define WBBP_CPI_RL23_OVSF_cpu_cpi_rl3_ovsf_END (24)
typedef union
{
    unsigned long cpi_rl45_ovsf_reg;
    struct
    {
        unsigned long cpu_cpi_rl4_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_cpi_rl5_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_CPI_RL45_OVSF_UNION;
#define WBBP_CPI_RL45_OVSF_cpu_cpi_rl4_ovsf_START (0)
#define WBBP_CPI_RL45_OVSF_cpu_cpi_rl4_ovsf_END (8)
#define WBBP_CPI_RL45_OVSF_cpu_cpi_rl5_ovsf_START (16)
#define WBBP_CPI_RL45_OVSF_cpu_cpi_rl5_ovsf_END (24)
typedef union
{
    unsigned long sdfch_rl01_ovsf_reg;
    struct
    {
        unsigned long cpu_sdf_rl0_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_sdf_rl1_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_SDFCH_RL01_OVSF_UNION;
#define WBBP_SDFCH_RL01_OVSF_cpu_sdf_rl0_ovsf_START (0)
#define WBBP_SDFCH_RL01_OVSF_cpu_sdf_rl0_ovsf_END (8)
#define WBBP_SDFCH_RL01_OVSF_cpu_sdf_rl1_ovsf_START (16)
#define WBBP_SDFCH_RL01_OVSF_cpu_sdf_rl1_ovsf_END (24)
typedef union
{
    unsigned long sdfch_rl23_ovsf_reg;
    struct
    {
        unsigned long cpu_sdf_rl2_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_sdf_rl3_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_SDFCH_RL23_OVSF_UNION;
#define WBBP_SDFCH_RL23_OVSF_cpu_sdf_rl2_ovsf_START (0)
#define WBBP_SDFCH_RL23_OVSF_cpu_sdf_rl2_ovsf_END (8)
#define WBBP_SDFCH_RL23_OVSF_cpu_sdf_rl3_ovsf_START (16)
#define WBBP_SDFCH_RL23_OVSF_cpu_sdf_rl3_ovsf_END (24)
typedef union
{
    unsigned long sdfch_rl45_ovsf_reg;
    struct
    {
        unsigned long cpu_sdf_rl4_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_sdf_rl5_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_SDFCH_RL45_OVSF_UNION;
#define WBBP_SDFCH_RL45_OVSF_cpu_sdf_rl4_ovsf_START (0)
#define WBBP_SDFCH_RL45_OVSF_cpu_sdf_rl4_ovsf_END (8)
#define WBBP_SDFCH_RL45_OVSF_cpu_sdf_rl5_ovsf_START (16)
#define WBBP_SDFCH_RL45_OVSF_cpu_sdf_rl5_ovsf_END (24)
typedef union
{
    unsigned long dpch_sync_threshold_reg;
    struct
    {
        unsigned long cpu_dpch_sync_config : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_qout : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_qin : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_DPCH_SYNC_THRESHOLD_UNION;
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_dpch_sync_config_START (0)
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_dpch_sync_config_END (0)
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_qout_START (8)
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_qout_END (13)
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_qin_START (16)
#define WBBP_DPCH_SYNC_THRESHOLD_cpu_qin_END (21)
typedef union
{
    unsigned long dfch_info_ind_reg;
    struct
    {
        unsigned long cpu_dl_slotformat_index : 7;
        unsigned long reserved_0 : 1;
        unsigned long cpu_sd_dl_sf : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_DFCH_INFO_IND_UNION;
#define WBBP_DFCH_INFO_IND_cpu_dl_slotformat_index_START (0)
#define WBBP_DFCH_INFO_IND_cpu_dl_slotformat_index_END (6)
#define WBBP_DFCH_INFO_IND_cpu_sd_dl_sf_START (8)
#define WBBP_DFCH_INFO_IND_cpu_sd_dl_sf_END (10)
typedef union
{
    unsigned long hich_rl01_ovsf_reg;
    struct
    {
        unsigned long cpu_hi_rl0_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_hi_rl1_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_HICH_RL01_OVSF_UNION;
#define WBBP_HICH_RL01_OVSF_cpu_hi_rl0_ovsf_START (0)
#define WBBP_HICH_RL01_OVSF_cpu_hi_rl0_ovsf_END (8)
#define WBBP_HICH_RL01_OVSF_cpu_hi_rl1_ovsf_START (16)
#define WBBP_HICH_RL01_OVSF_cpu_hi_rl1_ovsf_END (24)
typedef union
{
    unsigned long hi_mrc_time_reg;
    struct
    {
        unsigned long cpu_hi_mrc_chip_time_10ms : 12;
        unsigned long cpu_hi_mrc_slot_time_10ms : 4;
        unsigned long cpu_hi_mrc_chip_time_2ms : 12;
        unsigned long cpu_hi_mrc_slot_time_2ms : 2;
        unsigned long reserved : 2;
    } reg;
} WBBP_HI_MRC_TIME_UNION;
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_chip_time_10ms_START (0)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_chip_time_10ms_END (11)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_slot_time_10ms_START (12)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_slot_time_10ms_END (15)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_chip_time_2ms_START (16)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_chip_time_2ms_END (27)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_slot_time_2ms_START (28)
#define WBBP_HI_MRC_TIME_cpu_hi_mrc_slot_time_2ms_END (29)
typedef union
{
    unsigned long hich_rl23_ovsf_reg;
    struct
    {
        unsigned long cpu_hi_rl2_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_hi_rl3_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_HICH_RL23_OVSF_UNION;
#define WBBP_HICH_RL23_OVSF_cpu_hi_rl2_ovsf_START (0)
#define WBBP_HICH_RL23_OVSF_cpu_hi_rl2_ovsf_END (8)
#define WBBP_HICH_RL23_OVSF_cpu_hi_rl3_ovsf_START (16)
#define WBBP_HICH_RL23_OVSF_cpu_hi_rl3_ovsf_END (24)
typedef union
{
    unsigned long hich_rl45_ovsf_reg;
    struct
    {
        unsigned long cpu_hi_rl4_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_hi_rl5_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_HICH_RL45_OVSF_UNION;
#define WBBP_HICH_RL45_OVSF_cpu_hi_rl4_ovsf_START (0)
#define WBBP_HICH_RL45_OVSF_cpu_hi_rl4_ovsf_END (8)
#define WBBP_HICH_RL45_OVSF_cpu_hi_rl5_ovsf_START (16)
#define WBBP_HICH_RL45_OVSF_cpu_hi_rl5_ovsf_END (24)
typedef union
{
    unsigned long hich_sig0_reg;
    struct
    {
        unsigned long cpu_hi_rl0_sig_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_hi_rl1_sig_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_hi_rl2_sig_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_HICH_SIG0_UNION;
#define WBBP_HICH_SIG0_cpu_hi_rl0_sig_index_START (0)
#define WBBP_HICH_SIG0_cpu_hi_rl0_sig_index_END (5)
#define WBBP_HICH_SIG0_cpu_hi_rl1_sig_index_START (8)
#define WBBP_HICH_SIG0_cpu_hi_rl1_sig_index_END (13)
#define WBBP_HICH_SIG0_cpu_hi_rl2_sig_index_START (16)
#define WBBP_HICH_SIG0_cpu_hi_rl2_sig_index_END (21)
typedef union
{
    unsigned long hich_sig1_reg;
    struct
    {
        unsigned long cpu_hi_rl3_sig_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_hi_rl4_sig_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_hi_rl5_sig_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_HICH_SIG1_UNION;
#define WBBP_HICH_SIG1_cpu_hi_rl3_sig_index_START (0)
#define WBBP_HICH_SIG1_cpu_hi_rl3_sig_index_END (5)
#define WBBP_HICH_SIG1_cpu_hi_rl4_sig_index_START (8)
#define WBBP_HICH_SIG1_cpu_hi_rl4_sig_index_END (13)
#define WBBP_HICH_SIG1_cpu_hi_rl5_sig_index_START (16)
#define WBBP_HICH_SIG1_cpu_hi_rl5_sig_index_END (21)
typedef union
{
    unsigned long rgch_mich_rl01_ovsf_reg;
    struct
    {
        unsigned long cpu_rg_mi_rl0_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rg_mi_rl1_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_RGCH_MICH_RL01_OVSF_UNION;
#define WBBP_RGCH_MICH_RL01_OVSF_cpu_rg_mi_rl0_ovsf_START (0)
#define WBBP_RGCH_MICH_RL01_OVSF_cpu_rg_mi_rl0_ovsf_END (8)
#define WBBP_RGCH_MICH_RL01_OVSF_cpu_rg_mi_rl1_ovsf_START (16)
#define WBBP_RGCH_MICH_RL01_OVSF_cpu_rg_mi_rl1_ovsf_END (24)
typedef union
{
    unsigned long rgch_mich_rl23_ovsf_reg;
    struct
    {
        unsigned long cpu_rg_mi_rl2_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rg_mi_rl3_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_RGCH_MICH_RL23_OVSF_UNION;
#define WBBP_RGCH_MICH_RL23_OVSF_cpu_rg_mi_rl2_ovsf_START (0)
#define WBBP_RGCH_MICH_RL23_OVSF_cpu_rg_mi_rl2_ovsf_END (8)
#define WBBP_RGCH_MICH_RL23_OVSF_cpu_rg_mi_rl3_ovsf_START (16)
#define WBBP_RGCH_MICH_RL23_OVSF_cpu_rg_mi_rl3_ovsf_END (24)
typedef union
{
    unsigned long rgch_mich_rl45_ovsf_reg;
    struct
    {
        unsigned long cpu_rg_mi_rl4_ovsf : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rg_mi_rl5_ovsf : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_RGCH_MICH_RL45_OVSF_UNION;
#define WBBP_RGCH_MICH_RL45_OVSF_cpu_rg_mi_rl4_ovsf_START (0)
#define WBBP_RGCH_MICH_RL45_OVSF_cpu_rg_mi_rl4_ovsf_END (8)
#define WBBP_RGCH_MICH_RL45_OVSF_cpu_rg_mi_rl5_ovsf_START (16)
#define WBBP_RGCH_MICH_RL45_OVSF_cpu_rg_mi_rl5_ovsf_END (24)
typedef union
{
    unsigned long rgch_sig0_reg;
    struct
    {
        unsigned long cpu_rg_rl0_sig_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_rg_rl1_sig_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_rg_rl2_sig_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_RGCH_SIG0_UNION;
#define WBBP_RGCH_SIG0_cpu_rg_rl0_sig_index_START (0)
#define WBBP_RGCH_SIG0_cpu_rg_rl0_sig_index_END (5)
#define WBBP_RGCH_SIG0_cpu_rg_rl1_sig_index_START (8)
#define WBBP_RGCH_SIG0_cpu_rg_rl1_sig_index_END (13)
#define WBBP_RGCH_SIG0_cpu_rg_rl2_sig_index_START (16)
#define WBBP_RGCH_SIG0_cpu_rg_rl2_sig_index_END (21)
typedef union
{
    unsigned long rgch_sig1_reg;
    struct
    {
        unsigned long cpu_rg_rl3_sig_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_rg_rl4_sig_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_rg_rl5_sig_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_RGCH_SIG1_UNION;
#define WBBP_RGCH_SIG1_cpu_rg_rl3_sig_index_START (0)
#define WBBP_RGCH_SIG1_cpu_rg_rl3_sig_index_END (5)
#define WBBP_RGCH_SIG1_cpu_rg_rl4_sig_index_START (8)
#define WBBP_RGCH_SIG1_cpu_rg_rl4_sig_index_END (13)
#define WBBP_RGCH_SIG1_cpu_rg_rl5_sig_index_START (16)
#define WBBP_RGCH_SIG1_cpu_rg_rl5_sig_index_END (21)
typedef union
{
    unsigned long pich_info_reg;
    struct
    {
        unsigned long cpu_pi_st : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_pi_mode : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_PICH_INFO_UNION;
#define WBBP_PICH_INFO_cpu_pi_st_START (0)
#define WBBP_PICH_INFO_cpu_pi_st_END (8)
#define WBBP_PICH_INFO_cpu_pi_mode_START (16)
#define WBBP_PICH_INFO_cpu_pi_mode_END (20)
typedef union
{
    unsigned long aich_info_reg;
    struct
    {
        unsigned long cpu_ai_threshold : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_AICH_INFO_UNION;
#define WBBP_AICH_INFO_cpu_ai_threshold_START (0)
#define WBBP_AICH_INFO_cpu_ai_threshold_END (9)
typedef union
{
    unsigned long aich_pich_ovsf_reg;
    struct
    {
        unsigned long cpu_ai_pi_ovsf : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_AICH_PICH_OVSF_UNION;
#define WBBP_AICH_PICH_OVSF_cpu_ai_pi_ovsf_START (0)
#define WBBP_AICH_PICH_OVSF_cpu_ai_pi_ovsf_END (8)
typedef union
{
    unsigned long agch_ovsf_reg;
    struct
    {
        unsigned long cpu_ag_ovsf : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_AGCH_OVSF_UNION;
#define WBBP_AGCH_OVSF_cpu_ag_ovsf_START (0)
#define WBBP_AGCH_OVSF_cpu_ag_ovsf_END (8)
typedef union
{
    unsigned long pccpch_dem_rl_no_reg;
    struct
    {
        unsigned long cpu_pccp_dem_rl_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_PCCPCH_DEM_RL_NO_UNION;
#define WBBP_PCCPCH_DEM_RL_NO_cpu_pccp_dem_rl_no_START (0)
#define WBBP_PCCPCH_DEM_RL_NO_cpu_pccp_dem_rl_no_END (2)
typedef union
{
    unsigned long ch_dem_en_reg;
    struct
    {
        unsigned long cpu_ch_cpi_en : 1;
        unsigned long cpu_ch_dp_en : 1;
        unsigned long cpu_ch_sccp_en : 1;
        unsigned long cpu_ch_sch_en : 1;
        unsigned long cpu_ch_pccp_en : 1;
        unsigned long cpu_ch_pi_en : 1;
        unsigned long cpu_ch_ai_en : 1;
        unsigned long cpu_ch_fdp_en : 1;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ch_rg_en : 1;
        unsigned long cpu_ch_ag_en : 1;
        unsigned long cpu_ch_hi_en : 1;
        unsigned long reserved_1 : 16;
    } reg;
} WBBP_CH_DEM_EN_UNION;
#define WBBP_CH_DEM_EN_cpu_ch_cpi_en_START (0)
#define WBBP_CH_DEM_EN_cpu_ch_cpi_en_END (0)
#define WBBP_CH_DEM_EN_cpu_ch_dp_en_START (1)
#define WBBP_CH_DEM_EN_cpu_ch_dp_en_END (1)
#define WBBP_CH_DEM_EN_cpu_ch_sccp_en_START (2)
#define WBBP_CH_DEM_EN_cpu_ch_sccp_en_END (2)
#define WBBP_CH_DEM_EN_cpu_ch_sch_en_START (3)
#define WBBP_CH_DEM_EN_cpu_ch_sch_en_END (3)
#define WBBP_CH_DEM_EN_cpu_ch_pccp_en_START (4)
#define WBBP_CH_DEM_EN_cpu_ch_pccp_en_END (4)
#define WBBP_CH_DEM_EN_cpu_ch_pi_en_START (5)
#define WBBP_CH_DEM_EN_cpu_ch_pi_en_END (5)
#define WBBP_CH_DEM_EN_cpu_ch_ai_en_START (6)
#define WBBP_CH_DEM_EN_cpu_ch_ai_en_END (6)
#define WBBP_CH_DEM_EN_cpu_ch_fdp_en_START (7)
#define WBBP_CH_DEM_EN_cpu_ch_fdp_en_END (7)
#define WBBP_CH_DEM_EN_cpu_ch_rg_en_START (13)
#define WBBP_CH_DEM_EN_cpu_ch_rg_en_END (13)
#define WBBP_CH_DEM_EN_cpu_ch_ag_en_START (14)
#define WBBP_CH_DEM_EN_cpu_ch_ag_en_END (14)
#define WBBP_CH_DEM_EN_cpu_ch_hi_en_START (15)
#define WBBP_CH_DEM_EN_cpu_ch_hi_en_END (15)
typedef union
{
    unsigned long edch_tti_ind_reg;
    struct
    {
        unsigned long cpu_ul_ed_tti_ind : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_hirg_rpt_mode : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_EDCH_TTI_IND_UNION;
#define WBBP_EDCH_TTI_IND_cpu_ul_ed_tti_ind_START (0)
#define WBBP_EDCH_TTI_IND_cpu_ul_ed_tti_ind_END (0)
#define WBBP_EDCH_TTI_IND_cpu_hirg_rpt_mode_START (8)
#define WBBP_EDCH_TTI_IND_cpu_hirg_rpt_mode_END (8)
typedef union
{
    unsigned long hich_rl_rls_no0_reg;
    struct
    {
        unsigned long cpu_hi_rl0_rls_no : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_hi_rl1_rls_no : 3;
        unsigned long reserved_1 : 5;
        unsigned long cpu_hi_rl2_rls_no : 3;
        unsigned long reserved_2 : 13;
    } reg;
} WBBP_HICH_RL_RLS_NO0_UNION;
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl0_rls_no_START (0)
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl0_rls_no_END (2)
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl1_rls_no_START (8)
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl1_rls_no_END (10)
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl2_rls_no_START (16)
#define WBBP_HICH_RL_RLS_NO0_cpu_hi_rl2_rls_no_END (18)
typedef union
{
    unsigned long hich_rl_rls_no1_reg;
    struct
    {
        unsigned long cpu_hi_rl3_rls_no : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_hi_rl4_rls_no : 3;
        unsigned long reserved_1 : 5;
        unsigned long cpu_hi_rl5_rls_no : 3;
        unsigned long reserved_2 : 13;
    } reg;
} WBBP_HICH_RL_RLS_NO1_UNION;
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl3_rls_no_START (0)
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl3_rls_no_END (2)
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl4_rls_no_START (8)
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl4_rls_no_END (10)
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl5_rls_no_START (16)
#define WBBP_HICH_RL_RLS_NO1_cpu_hi_rl5_rls_no_END (18)
typedef union
{
    unsigned long vctxo_init_reg;
    struct
    {
        unsigned long cpu_vctxo_init : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_VCTXO_INIT_UNION;
#define WBBP_VCTXO_INIT_cpu_vctxo_init_START (0)
#define WBBP_VCTXO_INIT_cpu_vctxo_init_END (15)
typedef union
{
    unsigned long vctxo_init_en_reg;
    struct
    {
        unsigned long cpu_vctxo_init_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_VCTXO_INIT_EN_UNION;
#define WBBP_VCTXO_INIT_EN_cpu_vctxo_init_en_START (0)
#define WBBP_VCTXO_INIT_EN_cpu_vctxo_init_en_END (0)
typedef union
{
    unsigned long afc_status_init_reg;
    struct
    {
        unsigned long cpu_afc_status_init : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_afc_force_hold : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_AFC_STATUS_INIT_UNION;
#define WBBP_AFC_STATUS_INIT_cpu_afc_status_init_START (0)
#define WBBP_AFC_STATUS_INIT_cpu_afc_status_init_END (0)
#define WBBP_AFC_STATUS_INIT_cpu_afc_force_hold_START (16)
#define WBBP_AFC_STATUS_INIT_cpu_afc_force_hold_END (16)
typedef union
{
    unsigned long afc_en_reg;
    struct
    {
        unsigned long cpu_afc_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_AFC_EN_UNION;
#define WBBP_AFC_EN_cpu_afc_en_START (0)
#define WBBP_AFC_EN_cpu_afc_en_END (0)
typedef union
{
    unsigned long afc_coe_init_reg;
    struct
    {
        unsigned long cpu_afc_lpf0_1c : 2;
        unsigned long cpu_afc_lpf1_1c : 2;
        unsigned long cpu_afc_lpf0_2c : 3;
        unsigned long cpu_afc_lpf1_2c : 3;
        unsigned long cpu_afc_integ0_n : 3;
        unsigned long cpu_afc_integ1_n : 3;
        unsigned long cpu_afc_lock1_i_kd : 7;
        unsigned long cpu_afc_lock1_q_kd : 7;
        unsigned long reserved : 2;
    } reg;
} WBBP_AFC_COE_INIT_UNION;
#define WBBP_AFC_COE_INIT_cpu_afc_lpf0_1c_START (0)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf0_1c_END (1)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf1_1c_START (2)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf1_1c_END (3)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf0_2c_START (4)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf0_2c_END (6)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf1_2c_START (7)
#define WBBP_AFC_COE_INIT_cpu_afc_lpf1_2c_END (9)
#define WBBP_AFC_COE_INIT_cpu_afc_integ0_n_START (10)
#define WBBP_AFC_COE_INIT_cpu_afc_integ0_n_END (12)
#define WBBP_AFC_COE_INIT_cpu_afc_integ1_n_START (13)
#define WBBP_AFC_COE_INIT_cpu_afc_integ1_n_END (15)
#define WBBP_AFC_COE_INIT_cpu_afc_lock1_i_kd_START (16)
#define WBBP_AFC_COE_INIT_cpu_afc_lock1_i_kd_END (22)
#define WBBP_AFC_COE_INIT_cpu_afc_lock1_q_kd_START (23)
#define WBBP_AFC_COE_INIT_cpu_afc_lock1_q_kd_END (29)
typedef union
{
    unsigned long afc_pwm_sel_reg;
    struct
    {
        unsigned long cpu_afc_pwm_sel : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_afc_width_sel : 1;
        unsigned long cpu_afc_tcxo_sel : 1;
        unsigned long reserved_1 : 2;
        unsigned long cpu_afc_q_sel : 1;
        unsigned long reserved_2 : 23;
    } reg;
} WBBP_AFC_PWM_SEL_UNION;
#define WBBP_AFC_PWM_SEL_cpu_afc_pwm_sel_START (0)
#define WBBP_AFC_PWM_SEL_cpu_afc_pwm_sel_END (0)
#define WBBP_AFC_PWM_SEL_cpu_afc_width_sel_START (4)
#define WBBP_AFC_PWM_SEL_cpu_afc_width_sel_END (4)
#define WBBP_AFC_PWM_SEL_cpu_afc_tcxo_sel_START (5)
#define WBBP_AFC_PWM_SEL_cpu_afc_tcxo_sel_END (5)
#define WBBP_AFC_PWM_SEL_cpu_afc_q_sel_START (8)
#define WBBP_AFC_PWM_SEL_cpu_afc_q_sel_END (8)
typedef union
{
    unsigned long afc_status_reg;
    struct
    {
        unsigned long vctxo_curr_cpu : 16;
        unsigned long afc_lock_ind_cpu : 1;
        unsigned long reserved_0 : 7;
        unsigned long afc_lock_ind1_cpu : 1;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_AFC_STATUS_UNION;
#define WBBP_AFC_STATUS_vctxo_curr_cpu_START (0)
#define WBBP_AFC_STATUS_vctxo_curr_cpu_END (15)
#define WBBP_AFC_STATUS_afc_lock_ind_cpu_START (16)
#define WBBP_AFC_STATUS_afc_lock_ind_cpu_END (16)
#define WBBP_AFC_STATUS_afc_lock_ind1_cpu_START (24)
#define WBBP_AFC_STATUS_afc_lock_ind1_cpu_END (24)
typedef union
{
    unsigned long afc_status_rpt_reg;
    struct
    {
        unsigned long vctxo_curr_rpt : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_AFC_STATUS_RPT_UNION;
#define WBBP_AFC_STATUS_RPT_vctxo_curr_rpt_START (0)
#define WBBP_AFC_STATUS_RPT_vctxo_curr_rpt_END (17)
typedef union
{
    unsigned long afc_lock_frm_num_reg;
    struct
    {
        unsigned long afc_lock_frm_num : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_AFC_LOCK_FRM_NUM_UNION;
#define WBBP_AFC_LOCK_FRM_NUM_afc_lock_frm_num_START (0)
#define WBBP_AFC_LOCK_FRM_NUM_afc_lock_frm_num_END (15)
typedef union
{
    unsigned long afc_change_en_reg;
    struct
    {
        unsigned long cpu_afc_change_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_AFC_CHANGE_EN_UNION;
#define WBBP_AFC_CHANGE_EN_cpu_afc_change_en_START (0)
#define WBBP_AFC_CHANGE_EN_cpu_afc_change_en_END (0)
typedef union
{
    unsigned long afc_status_tcxo_reg;
    struct
    {
        unsigned long vctxo_curr_tcxo_cpu : 17;
        unsigned long reserved : 15;
    } reg;
} WBBP_AFC_STATUS_TCXO_UNION;
#define WBBP_AFC_STATUS_TCXO_vctxo_curr_tcxo_cpu_START (0)
#define WBBP_AFC_STATUS_TCXO_vctxo_curr_tcxo_cpu_END (16)
typedef union
{
    unsigned long powerctrl_en_reg;
    struct
    {
        unsigned long cpu_powerctrl_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_POWERCTRL_EN_UNION;
#define WBBP_POWERCTRL_EN_cpu_powerctrl_en_START (0)
#define WBBP_POWERCTRL_EN_cpu_powerctrl_en_END (0)
typedef union
{
    unsigned long ss_threshold_reg;
    struct
    {
        unsigned long cpu_ss_threshold : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_SS_THRESHOLD_UNION;
#define WBBP_SS_THRESHOLD_cpu_ss_threshold_START (0)
#define WBBP_SS_THRESHOLD_cpu_ss_threshold_END (18)
typedef union
{
    unsigned long mrc_threshold_reg;
    struct
    {
        unsigned long cpu_mrc_threshold : 18;
        unsigned long eco_noise_mux_mode : 1;
        unsigned long eco_sig_mux_mode : 1;
        unsigned long reserved : 12;
    } reg;
} WBBP_MRC_THRESHOLD_UNION;
#define WBBP_MRC_THRESHOLD_cpu_mrc_threshold_START (0)
#define WBBP_MRC_THRESHOLD_cpu_mrc_threshold_END (17)
#define WBBP_MRC_THRESHOLD_eco_noise_mux_mode_START (18)
#define WBBP_MRC_THRESHOLD_eco_noise_mux_mode_END (18)
#define WBBP_MRC_THRESHOLD_eco_sig_mux_mode_START (19)
#define WBBP_MRC_THRESHOLD_eco_sig_mux_mode_END (19)
typedef union
{
    unsigned long int_threshold_reg;
    struct
    {
        unsigned long cpu_int_threshold : 21;
        unsigned long reserved : 11;
    } reg;
} WBBP_INT_THRESHOLD_UNION;
#define WBBP_INT_THRESHOLD_cpu_int_threshold_START (0)
#define WBBP_INT_THRESHOLD_cpu_int_threshold_END (20)
typedef union
{
    unsigned long algorithm_tpc_reg;
    struct
    {
        unsigned long cpu_algorithm_dltpc : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_algorithm_ultpc : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_ALGORITHM_TPC_UNION;
#define WBBP_ALGORITHM_TPC_cpu_algorithm_dltpc_START (0)
#define WBBP_ALGORITHM_TPC_cpu_algorithm_dltpc_END (0)
#define WBBP_ALGORITHM_TPC_cpu_algorithm_ultpc_START (8)
#define WBBP_ALGORITHM_TPC_cpu_algorithm_ultpc_END (8)
typedef union
{
    unsigned long pre_len_reg;
    struct
    {
        unsigned long cpu_pre_len : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_PRE_LEN_UNION;
#define WBBP_PRE_LEN_cpu_pre_len_START (0)
#define WBBP_PRE_LEN_cpu_pre_len_END (2)
typedef union
{
    unsigned long cld1_slot_delay_reg;
    struct
    {
        unsigned long cpu_cld1_slot_delay : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CLD1_SLOT_DELAY_UNION;
#define WBBP_CLD1_SLOT_DELAY_cpu_cld1_slot_delay_START (0)
#define WBBP_CLD1_SLOT_DELAY_cpu_cld1_slot_delay_END (0)
typedef union
{
    unsigned long ml_threshold_reg;
    struct
    {
        unsigned long cpu_ml_threshold : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_ML_THRESHOLD_UNION;
#define WBBP_ML_THRESHOLD_cpu_ml_threshold_START (0)
#define WBBP_ML_THRESHOLD_cpu_ml_threshold_END (5)
typedef union
{
    unsigned long sir_target_reg;
    struct
    {
        unsigned long cpu_sir_target : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_SIR_TARGET_UNION;
#define WBBP_SIR_TARGET_cpu_sir_target_START (0)
#define WBBP_SIR_TARGET_cpu_sir_target_END (15)
typedef union
{
    unsigned long handover_ind_reg;
    struct
    {
        unsigned long cpu_handover_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HANDOVER_IND_UNION;
#define WBBP_HANDOVER_IND_cpu_handover_ind_START (0)
#define WBBP_HANDOVER_IND_cpu_handover_ind_END (0)
typedef union
{
    unsigned long fg_noise_factor_reg;
    struct
    {
        unsigned long cpu_fg_noise_factor : 4;
        unsigned long reserved_0 : 12;
        unsigned long cpu_serv_rl_weight : 2;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_FG_NOISE_FACTOR_UNION;
#define WBBP_FG_NOISE_FACTOR_cpu_fg_noise_factor_START (0)
#define WBBP_FG_NOISE_FACTOR_cpu_fg_noise_factor_END (3)
#define WBBP_FG_NOISE_FACTOR_cpu_serv_rl_weight_START (16)
#define WBBP_FG_NOISE_FACTOR_cpu_serv_rl_weight_END (17)
typedef union
{
    unsigned long fg_force_lock_reg;
    struct
    {
        unsigned long cpu_fg_force_lock : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FG_FORCE_LOCK_UNION;
#define WBBP_FG_FORCE_LOCK_cpu_fg_force_lock_START (0)
#define WBBP_FG_FORCE_LOCK_cpu_fg_force_lock_END (0)
typedef union
{
    unsigned long aigorithm_step_reg;
    struct
    {
        unsigned long cpu_algorithm_step : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_AIGORITHM_STEP_UNION;
#define WBBP_AIGORITHM_STEP_cpu_algorithm_step_START (0)
#define WBBP_AIGORITHM_STEP_cpu_algorithm_step_END (1)
typedef union
{
    unsigned long pch_fach_ind_reg;
    struct
    {
        unsigned long cpu_pch_fach_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PCH_FACH_IND_UNION;
#define WBBP_PCH_FACH_IND_cpu_pch_fach_ind_START (0)
#define WBBP_PCH_FACH_IND_cpu_pch_fach_ind_END (0)
typedef union
{
    unsigned long r99_rxdiv_mode_reg;
    struct
    {
        unsigned long cpu_r99_rxdiv_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_R99_RXDIV_MODE_UNION;
#define WBBP_R99_RXDIV_MODE_cpu_r99_rxdiv_mode_START (0)
#define WBBP_R99_RXDIV_MODE_cpu_r99_rxdiv_mode_END (0)
typedef union
{
    unsigned long afc_noise_factor_reg;
    struct
    {
        unsigned long cpu_afc_lock_noise_factor : 4;
        unsigned long reserved_0 : 12;
        unsigned long cpu_afc_unlock_noise_factor : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_afc_lock_cnt : 3;
        unsigned long reserved_2 : 5;
    } reg;
} WBBP_AFC_NOISE_FACTOR_UNION;
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_lock_noise_factor_START (0)
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_lock_noise_factor_END (3)
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_unlock_noise_factor_START (16)
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_unlock_noise_factor_END (19)
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_lock_cnt_START (24)
#define WBBP_AFC_NOISE_FACTOR_cpu_afc_lock_cnt_END (26)
typedef union
{
    unsigned long pc_noise_alpha_coe_reg;
    struct
    {
        unsigned long cpu_noise_alpha_coe : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_h_rs_coe : 1;
        unsigned long reserved_1 : 7;
        unsigned long cpu_pc_preci_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_power_alpha_sel : 3;
        unsigned long reserved_3 : 5;
    } reg;
} WBBP_PC_NOISE_ALPHA_COE_UNION;
#define WBBP_PC_NOISE_ALPHA_COE_cpu_noise_alpha_coe_START (0)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_noise_alpha_coe_END (1)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_h_rs_coe_START (8)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_h_rs_coe_END (8)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_pc_preci_mode_START (16)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_pc_preci_mode_END (17)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_power_alpha_sel_START (24)
#define WBBP_PC_NOISE_ALPHA_COE_cpu_power_alpha_sel_END (26)
typedef union
{
    unsigned long tpc_hold_threshold_reg;
    struct
    {
        unsigned long cpu_tpc_hold_threshold : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_TPC_HOLD_THRESHOLD_UNION;
#define WBBP_TPC_HOLD_THRESHOLD_cpu_tpc_hold_threshold_START (0)
#define WBBP_TPC_HOLD_THRESHOLD_cpu_tpc_hold_threshold_END (15)
typedef union
{
    unsigned long cpu_ctrl_threshold_reg;
    struct
    {
        unsigned long cpu_pilot_err_threshold : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_CPU_CTRL_THRESHOLD_UNION;
#define WBBP_CPU_CTRL_THRESHOLD_cpu_pilot_err_threshold_START (0)
#define WBBP_CPU_CTRL_THRESHOLD_cpu_pilot_err_threshold_END (8)
typedef union
{
    unsigned long cpu_tpc_ctrl_en_reg;
    struct
    {
        unsigned long cpu_tpc_ctrl_ber_en : 1;
        unsigned long cpu_tpc_ctrl_slot_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_CPU_TPC_CTRL_EN_UNION;
#define WBBP_CPU_TPC_CTRL_EN_cpu_tpc_ctrl_ber_en_START (0)
#define WBBP_CPU_TPC_CTRL_EN_cpu_tpc_ctrl_ber_en_END (0)
#define WBBP_CPU_TPC_CTRL_EN_cpu_tpc_ctrl_slot_en_START (1)
#define WBBP_CPU_TPC_CTRL_EN_cpu_tpc_ctrl_slot_en_END (1)
typedef union
{
    unsigned long tpc_soft_compare_reg;
    struct
    {
        unsigned long tpc_soft_compare : 3;
        unsigned long tpc_ser_valid_ind : 1;
        unsigned long tpc_ser_rls_no : 3;
        unsigned long reserved : 25;
    } reg;
} WBBP_TPC_SOFT_COMPARE_UNION;
#define WBBP_TPC_SOFT_COMPARE_tpc_soft_compare_START (0)
#define WBBP_TPC_SOFT_COMPARE_tpc_soft_compare_END (2)
#define WBBP_TPC_SOFT_COMPARE_tpc_ser_valid_ind_START (3)
#define WBBP_TPC_SOFT_COMPARE_tpc_ser_valid_ind_END (3)
#define WBBP_TPC_SOFT_COMPARE_tpc_ser_rls_no_START (4)
#define WBBP_TPC_SOFT_COMPARE_tpc_ser_rls_no_END (6)
typedef union
{
    unsigned long ademod_value_reg;
    struct
    {
        unsigned long ademod_value_cpu : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_ADEMOD_VALUE_UNION;
#define WBBP_ADEMOD_VALUE_ademod_value_cpu_START (0)
#define WBBP_ADEMOD_VALUE_ademod_value_cpu_END (1)
typedef union
{
    unsigned long ai_value_reg;
    struct
    {
        unsigned long ai_value_cpu : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_AI_VALUE_UNION;
#define WBBP_AI_VALUE_ai_value_cpu_START (0)
#define WBBP_AI_VALUE_ai_value_cpu_END (1)
typedef union
{
    unsigned long pi_value_reg;
    struct
    {
        unsigned long pi_value_cpu : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_PI_VALUE_UNION;
#define WBBP_PI_VALUE_pi_value_cpu_START (0)
#define WBBP_PI_VALUE_pi_value_cpu_END (1)
typedef union
{
    unsigned long sync_state_report_reg;
    struct
    {
        unsigned long pilot_total_bit_cpu : 13;
        unsigned long reserved_0 : 3;
        unsigned long pilot_error_bit_cpu : 13;
        unsigned long reserved_1 : 1;
        unsigned long demod_outsync_ind_cpu : 1;
        unsigned long demod_sync_ind_cpu : 1;
    } reg;
} WBBP_SYNC_STATE_REPORT_UNION;
#define WBBP_SYNC_STATE_REPORT_pilot_total_bit_cpu_START (0)
#define WBBP_SYNC_STATE_REPORT_pilot_total_bit_cpu_END (12)
#define WBBP_SYNC_STATE_REPORT_pilot_error_bit_cpu_START (16)
#define WBBP_SYNC_STATE_REPORT_pilot_error_bit_cpu_END (28)
#define WBBP_SYNC_STATE_REPORT_demod_outsync_ind_cpu_START (30)
#define WBBP_SYNC_STATE_REPORT_demod_outsync_ind_cpu_END (30)
#define WBBP_SYNC_STATE_REPORT_demod_sync_ind_cpu_START (31)
#define WBBP_SYNC_STATE_REPORT_demod_sync_ind_cpu_END (31)
typedef union
{
    unsigned long dpch_pilotnum_slot_reg;
    struct
    {
        unsigned long pilot_num_slot_cpu : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_DPCH_PILOTNUM_SLOT_UNION;
#define WBBP_DPCH_PILOTNUM_SLOT_pilot_num_slot_cpu_START (0)
#define WBBP_DPCH_PILOTNUM_SLOT_pilot_num_slot_cpu_END (5)
typedef union
{
    unsigned long data_num_cm_reg;
    struct
    {
        unsigned long data_num_cm_cpu : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_DATA_NUM_CM_UNION;
#define WBBP_DATA_NUM_CM_data_num_cm_cpu_START (0)
#define WBBP_DATA_NUM_CM_data_num_cm_cpu_END (10)
typedef union
{
    unsigned long data_num_normal_reg;
    struct
    {
        unsigned long data_num_normal_cpu : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_DATA_NUM_NORMAL_UNION;
#define WBBP_DATA_NUM_NORMAL_data_num_normal_cpu_START (0)
#define WBBP_DATA_NUM_NORMAL_data_num_normal_cpu_END (10)
typedef union
{
    unsigned long ctu_rl_dy_ind_reg;
    struct
    {
        unsigned long ctu_rl_dy_ind : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_CTU_RL_DY_IND_UNION;
#define WBBP_CTU_RL_DY_IND_ctu_rl_dy_ind_START (0)
#define WBBP_CTU_RL_DY_IND_ctu_rl_dy_ind_END (15)
typedef union
{
    unsigned long ai_soft_value_reg;
    struct
    {
        unsigned long ai_soft_value : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_AI_SOFT_VALUE_UNION;
#define WBBP_AI_SOFT_VALUE_ai_soft_value_START (0)
#define WBBP_AI_SOFT_VALUE_ai_soft_value_END (10)
typedef union
{
    unsigned long pi_soft_value_reg;
    struct
    {
        unsigned long pi_soft_value : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PI_SOFT_VALUE_UNION;
#define WBBP_PI_SOFT_VALUE_pi_soft_value_START (0)
#define WBBP_PI_SOFT_VALUE_pi_soft_value_END (9)
typedef union
{
    unsigned long dpdch_power_rpt_reg;
    struct
    {
        unsigned long dpdch_power_rpt : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_DPDCH_POWER_RPT_UNION;
#define WBBP_DPDCH_POWER_RPT_dpdch_power_rpt_START (0)
#define WBBP_DPDCH_POWER_RPT_dpdch_power_rpt_END (24)
typedef union
{
    unsigned long tpc_power_rpt_reg;
    struct
    {
        unsigned long tpc_power_rpt : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_TPC_POWER_RPT_UNION;
#define WBBP_TPC_POWER_RPT_tpc_power_rpt_START (0)
#define WBBP_TPC_POWER_RPT_tpc_power_rpt_END (17)
typedef union
{
    unsigned long pilot_power_rpt_reg;
    struct
    {
        unsigned long pilot_power_rpt : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_PILOT_POWER_RPT_UNION;
#define WBBP_PILOT_POWER_RPT_pilot_power_rpt_START (0)
#define WBBP_PILOT_POWER_RPT_pilot_power_rpt_END (18)
typedef union
{
    unsigned long tpc_report_reg;
    struct
    {
        unsigned long tpc_total_bit_cpu : 13;
        unsigned long reserved_0 : 3;
        unsigned long tpc_error_bit_cpu : 13;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_TPC_REPORT_UNION;
#define WBBP_TPC_REPORT_tpc_total_bit_cpu_START (0)
#define WBBP_TPC_REPORT_tpc_total_bit_cpu_END (12)
#define WBBP_TPC_REPORT_tpc_error_bit_cpu_START (16)
#define WBBP_TPC_REPORT_tpc_error_bit_cpu_END (28)
typedef union
{
    unsigned long sch_soft_value_reg;
    struct
    {
        unsigned long sch_soft_value : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_SCH_SOFT_VALUE_UNION;
#define WBBP_SCH_SOFT_VALUE_sch_soft_value_START (0)
#define WBBP_SCH_SOFT_VALUE_sch_soft_value_END (18)
typedef union
{
    unsigned long pilot_frm_report_reg;
    struct
    {
        unsigned long pilot_num_frame_cpu : 9;
        unsigned long reserved_0 : 7;
        unsigned long err_pilot_num_frame_cpu : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PILOT_FRM_REPORT_UNION;
#define WBBP_PILOT_FRM_REPORT_pilot_num_frame_cpu_START (0)
#define WBBP_PILOT_FRM_REPORT_pilot_num_frame_cpu_END (8)
#define WBBP_PILOT_FRM_REPORT_err_pilot_num_frame_cpu_START (16)
#define WBBP_PILOT_FRM_REPORT_err_pilot_num_frame_cpu_END (24)
typedef union
{
    unsigned long fgs_lock_ind_reg;
    struct
    {
        unsigned long fgs_lock_ind_cpu : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_FGS_LOCK_IND_UNION;
#define WBBP_FGS_LOCK_IND_fgs_lock_ind_cpu_START (0)
#define WBBP_FGS_LOCK_IND_fgs_lock_ind_cpu_END (14)
typedef union
{
    unsigned long fgs_pow_0f_reg;
    struct
    {
        unsigned long fgs_pow_0f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_0F_UNION;
#define WBBP_FGS_POW_0F_fgs_pow_0f_cpu_START (0)
#define WBBP_FGS_POW_0F_fgs_pow_0f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_1f_reg;
    struct
    {
        unsigned long fgs_pow_1f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_1F_UNION;
#define WBBP_FGS_POW_1F_fgs_pow_1f_cpu_START (0)
#define WBBP_FGS_POW_1F_fgs_pow_1f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_2f_reg;
    struct
    {
        unsigned long fgs_pow_2f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_2F_UNION;
#define WBBP_FGS_POW_2F_fgs_pow_2f_cpu_START (0)
#define WBBP_FGS_POW_2F_fgs_pow_2f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_3f_reg;
    struct
    {
        unsigned long fgs_pow_3f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_3F_UNION;
#define WBBP_FGS_POW_3F_fgs_pow_3f_cpu_START (0)
#define WBBP_FGS_POW_3F_fgs_pow_3f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_4f_reg;
    struct
    {
        unsigned long fgs_pow_4f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_4F_UNION;
#define WBBP_FGS_POW_4F_fgs_pow_4f_cpu_START (0)
#define WBBP_FGS_POW_4F_fgs_pow_4f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_5f_reg;
    struct
    {
        unsigned long fgs_pow_5f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_5F_UNION;
#define WBBP_FGS_POW_5F_fgs_pow_5f_cpu_START (0)
#define WBBP_FGS_POW_5F_fgs_pow_5f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_6f_reg;
    struct
    {
        unsigned long fgs_pow_6f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_6F_UNION;
#define WBBP_FGS_POW_6F_fgs_pow_6f_cpu_START (0)
#define WBBP_FGS_POW_6F_fgs_pow_6f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_7f_reg;
    struct
    {
        unsigned long fgs_pow_7f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_7F_UNION;
#define WBBP_FGS_POW_7F_fgs_pow_7f_cpu_START (0)
#define WBBP_FGS_POW_7F_fgs_pow_7f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_8f_reg;
    struct
    {
        unsigned long fgs_pow_8f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_8F_UNION;
#define WBBP_FGS_POW_8F_fgs_pow_8f_cpu_START (0)
#define WBBP_FGS_POW_8F_fgs_pow_8f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_9f_reg;
    struct
    {
        unsigned long fgs_pow_9f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_9F_UNION;
#define WBBP_FGS_POW_9F_fgs_pow_9f_cpu_START (0)
#define WBBP_FGS_POW_9F_fgs_pow_9f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_12f_reg;
    struct
    {
        unsigned long fgs_pow_12f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_12F_UNION;
#define WBBP_FGS_POW_12F_fgs_pow_12f_cpu_START (0)
#define WBBP_FGS_POW_12F_fgs_pow_12f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_13f_reg;
    struct
    {
        unsigned long fgs_pow_13f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_13F_UNION;
#define WBBP_FGS_POW_13F_fgs_pow_13f_cpu_START (0)
#define WBBP_FGS_POW_13F_fgs_pow_13f_cpu_END (18)
typedef union
{
    unsigned long fgs_pow_14f_reg;
    struct
    {
        unsigned long fgs_pow_14f_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_FGS_POW_14F_UNION;
#define WBBP_FGS_POW_14F_fgs_pow_14f_cpu_START (0)
#define WBBP_FGS_POW_14F_fgs_pow_14f_cpu_END (18)
typedef union
{
    unsigned long hirg_rpt_clr_reg;
    struct
    {
        unsigned long cpu_rg_rpt0_clr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_rg_rpt1_clr : 6;
        unsigned long reserved_1 : 2;
        unsigned long cpu_hi_rpt_clr : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_HIRG_RPT_CLR_UNION;
#define WBBP_HIRG_RPT_CLR_cpu_rg_rpt0_clr_START (0)
#define WBBP_HIRG_RPT_CLR_cpu_rg_rpt0_clr_END (5)
#define WBBP_HIRG_RPT_CLR_cpu_rg_rpt1_clr_START (8)
#define WBBP_HIRG_RPT_CLR_cpu_rg_rpt1_clr_END (13)
#define WBBP_HIRG_RPT_CLR_cpu_hi_rpt_clr_START (16)
#define WBBP_HIRG_RPT_CLR_cpu_hi_rpt_clr_END (16)
typedef union
{
    unsigned long fgs_noi_0f_reg;
    struct
    {
        unsigned long fgs_noise_0f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_0F_UNION;
#define WBBP_FGS_NOI_0F_fgs_noise_0f_cpu_START (0)
#define WBBP_FGS_NOI_0F_fgs_noise_0f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_1f_reg;
    struct
    {
        unsigned long fgs_noise_1f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_1F_UNION;
#define WBBP_FGS_NOI_1F_fgs_noise_1f_cpu_START (0)
#define WBBP_FGS_NOI_1F_fgs_noise_1f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_2f_reg;
    struct
    {
        unsigned long fgs_noise_2f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_2F_UNION;
#define WBBP_FGS_NOI_2F_fgs_noise_2f_cpu_START (0)
#define WBBP_FGS_NOI_2F_fgs_noise_2f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_3f_reg;
    struct
    {
        unsigned long fgs_noise_3f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_3F_UNION;
#define WBBP_FGS_NOI_3F_fgs_noise_3f_cpu_START (0)
#define WBBP_FGS_NOI_3F_fgs_noise_3f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_4f_reg;
    struct
    {
        unsigned long fgs_noise_4f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_4F_UNION;
#define WBBP_FGS_NOI_4F_fgs_noise_4f_cpu_START (0)
#define WBBP_FGS_NOI_4F_fgs_noise_4f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_5f_reg;
    struct
    {
        unsigned long fgs_noise_5f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_5F_UNION;
#define WBBP_FGS_NOI_5F_fgs_noise_5f_cpu_START (0)
#define WBBP_FGS_NOI_5F_fgs_noise_5f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_6f_reg;
    struct
    {
        unsigned long fgs_noise_6f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_6F_UNION;
#define WBBP_FGS_NOI_6F_fgs_noise_6f_cpu_START (0)
#define WBBP_FGS_NOI_6F_fgs_noise_6f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_7f_reg;
    struct
    {
        unsigned long fgs_noise_7f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_7F_UNION;
#define WBBP_FGS_NOI_7F_fgs_noise_7f_cpu_START (0)
#define WBBP_FGS_NOI_7F_fgs_noise_7f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_8f_reg;
    struct
    {
        unsigned long fgs_noise_8f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_8F_UNION;
#define WBBP_FGS_NOI_8F_fgs_noise_8f_cpu_START (0)
#define WBBP_FGS_NOI_8F_fgs_noise_8f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_9f_reg;
    struct
    {
        unsigned long fgs_noise_9f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_9F_UNION;
#define WBBP_FGS_NOI_9F_fgs_noise_9f_cpu_START (0)
#define WBBP_FGS_NOI_9F_fgs_noise_9f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_12f_reg;
    struct
    {
        unsigned long fgs_noise_12f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_12F_UNION;
#define WBBP_FGS_NOI_12F_fgs_noise_12f_cpu_START (0)
#define WBBP_FGS_NOI_12F_fgs_noise_12f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_13f_reg;
    struct
    {
        unsigned long fgs_noise_13f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_13F_UNION;
#define WBBP_FGS_NOI_13F_fgs_noise_13f_cpu_START (0)
#define WBBP_FGS_NOI_13F_fgs_noise_13f_cpu_END (7)
typedef union
{
    unsigned long fgs_noi_14f_reg;
    struct
    {
        unsigned long fgs_noise_14f_cpu : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_FGS_NOI_14F_UNION;
#define WBBP_FGS_NOI_14F_fgs_noise_14f_cpu_START (0)
#define WBBP_FGS_NOI_14F_fgs_noise_14f_cpu_END (7)
typedef union
{
    unsigned long afc_fg_lock_ind_reg;
    struct
    {
        unsigned long afc_fg_lock_ind : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_AFC_FG_LOCK_IND_UNION;
#define WBBP_AFC_FG_LOCK_IND_afc_fg_lock_ind_START (0)
#define WBBP_AFC_FG_LOCK_IND_afc_fg_lock_ind_END (9)
typedef union
{
    unsigned long tpc_cmd_reg;
    struct
    {
        unsigned long tpc_cmd_final : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TPC_CMD_UNION;
#define WBBP_TPC_CMD_tpc_cmd_final_START (0)
#define WBBP_TPC_CMD_tpc_cmd_final_END (1)
typedef union
{
    unsigned long rls_delay_ind_reg;
    struct
    {
        unsigned long cpu_rls0_delay_ind : 2;
        unsigned long cpu_rls1_delay_ind : 2;
        unsigned long cpu_rls2_delay_ind : 2;
        unsigned long cpu_rls3_delay_ind : 2;
        unsigned long cpu_rls4_delay_ind : 2;
        unsigned long cpu_rls5_delay_ind : 2;
        unsigned long reserved : 20;
    } reg;
} WBBP_RLS_DELAY_IND_UNION;
#define WBBP_RLS_DELAY_IND_cpu_rls0_delay_ind_START (0)
#define WBBP_RLS_DELAY_IND_cpu_rls0_delay_ind_END (1)
#define WBBP_RLS_DELAY_IND_cpu_rls1_delay_ind_START (2)
#define WBBP_RLS_DELAY_IND_cpu_rls1_delay_ind_END (3)
#define WBBP_RLS_DELAY_IND_cpu_rls2_delay_ind_START (4)
#define WBBP_RLS_DELAY_IND_cpu_rls2_delay_ind_END (5)
#define WBBP_RLS_DELAY_IND_cpu_rls3_delay_ind_START (6)
#define WBBP_RLS_DELAY_IND_cpu_rls3_delay_ind_END (7)
#define WBBP_RLS_DELAY_IND_cpu_rls4_delay_ind_START (8)
#define WBBP_RLS_DELAY_IND_cpu_rls4_delay_ind_END (9)
#define WBBP_RLS_DELAY_IND_cpu_rls5_delay_ind_START (10)
#define WBBP_RLS_DELAY_IND_cpu_rls5_delay_ind_END (11)
typedef union
{
    unsigned long tpc_out_pos_sf4_reg;
    struct
    {
        unsigned long cpu_tpc_out_pos_sf4 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_TPC_OUT_POS_SF4_UNION;
#define WBBP_TPC_OUT_POS_SF4_cpu_tpc_out_pos_sf4_START (0)
#define WBBP_TPC_OUT_POS_SF4_cpu_tpc_out_pos_sf4_END (11)
typedef union
{
    unsigned long eai_en_reg;
    struct
    {
        unsigned long cpu_eai_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EAI_EN_UNION;
#define WBBP_EAI_EN_cpu_eai_en_START (0)
#define WBBP_EAI_EN_cpu_eai_en_END (0)
typedef union
{
    unsigned long aich_as_num_reg;
    struct
    {
        unsigned long aich_as_num : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_AICH_AS_NUM_UNION;
#define WBBP_AICH_AS_NUM_aich_as_num_START (0)
#define WBBP_AICH_AS_NUM_aich_as_num_END (3)
typedef union
{
    unsigned long aich_sig_num_reg;
    struct
    {
        unsigned long aich_sig_num : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_AICH_SIG_NUM_UNION;
#define WBBP_AICH_SIG_NUM_aich_sig_num_START (0)
#define WBBP_AICH_SIG_NUM_aich_sig_num_END (3)
typedef union
{
    unsigned long eai_s_num_reg;
    struct
    {
        unsigned long eai_s_num : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_EAI_S_NUM_UNION;
#define WBBP_EAI_S_NUM_eai_s_num_START (0)
#define WBBP_EAI_S_NUM_eai_s_num_END (3)
typedef union
{
    unsigned long eai_soft_value_reg;
    struct
    {
        unsigned long eai_soft_value : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_EAI_SOFT_VALUE_UNION;
#define WBBP_EAI_SOFT_VALUE_eai_soft_value_START (0)
#define WBBP_EAI_SOFT_VALUE_eai_soft_value_END (17)
typedef union
{
    unsigned long eai_hard_value_reg;
    struct
    {
        unsigned long eai_hard_value : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EAI_HARD_VALUE_UNION;
#define WBBP_EAI_HARD_VALUE_eai_hard_value_START (0)
#define WBBP_EAI_HARD_VALUE_eai_hard_value_END (0)
typedef union
{
    unsigned long post_verification_fail_reg;
    struct
    {
        unsigned long post_verification_fail_cpu : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_POST_VERIFICATION_FAIL_UNION;
#define WBBP_POST_VERIFICATION_FAIL_post_verification_fail_cpu_START (0)
#define WBBP_POST_VERIFICATION_FAIL_post_verification_fail_cpu_END (0)
typedef union
{
    unsigned long dem_clk_ctrl_reg;
    struct
    {
        unsigned long cpu_dem_clk_rg_ctrl : 1;
        unsigned long cpu_dem_clk_ai_ctrl : 1;
        unsigned long cpu_dem_clk_power_ctrl : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_DEM_CLK_CTRL_UNION;
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_rg_ctrl_START (0)
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_rg_ctrl_END (0)
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_ai_ctrl_START (1)
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_ai_ctrl_END (1)
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_power_ctrl_START (2)
#define WBBP_DEM_CLK_CTRL_cpu_dem_clk_power_ctrl_END (2)
typedef union
{
    unsigned long rpt_slot_no_reg;
    struct
    {
        unsigned long cpu_rpt_slot_no : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_RPT_SLOT_NO_UNION;
#define WBBP_RPT_SLOT_NO_cpu_rpt_slot_no_START (0)
#define WBBP_RPT_SLOT_NO_cpu_rpt_slot_no_END (3)
typedef union
{
    unsigned long valid_slot_flag_reg;
    struct
    {
        unsigned long valid_slot_flag_cpu : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_VALID_SLOT_FLAG_UNION;
#define WBBP_VALID_SLOT_FLAG_valid_slot_flag_cpu_START (0)
#define WBBP_VALID_SLOT_FLAG_valid_slot_flag_cpu_END (14)
typedef union
{
    unsigned long tpc_err_bit_reg;
    struct
    {
        unsigned long tpc_err_bit_slot0_cpu : 2;
        unsigned long tpc_err_bit_slot1_cpu : 2;
        unsigned long tpc_err_bit_slot2_cpu : 2;
        unsigned long tpc_err_bit_slot3_cpu : 2;
        unsigned long tpc_err_bit_slot4_cpu : 2;
        unsigned long tpc_err_bit_slot5_cpu : 2;
        unsigned long tpc_err_bit_slot6_cpu : 2;
        unsigned long tpc_err_bit_slot7_cpu : 2;
        unsigned long tpc_err_bit_slot8_cpu : 2;
        unsigned long tpc_err_bit_slot9_cpu : 2;
        unsigned long tpc_err_bit_slot10_cpu : 2;
        unsigned long tpc_err_bit_slot11_cpu : 2;
        unsigned long tpc_err_bit_slot12_cpu : 2;
        unsigned long tpc_err_bit_slot13_cpu : 2;
        unsigned long tpc_err_bit_slot14_cpu : 2;
        unsigned long reserved : 2;
    } reg;
} WBBP_TPC_ERR_BIT_UNION;
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot0_cpu_START (0)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot0_cpu_END (1)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot1_cpu_START (2)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot1_cpu_END (3)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot2_cpu_START (4)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot2_cpu_END (5)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot3_cpu_START (6)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot3_cpu_END (7)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot4_cpu_START (8)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot4_cpu_END (9)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot5_cpu_START (10)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot5_cpu_END (11)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot6_cpu_START (12)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot6_cpu_END (13)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot7_cpu_START (14)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot7_cpu_END (15)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot8_cpu_START (16)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot8_cpu_END (17)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot9_cpu_START (18)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot9_cpu_END (19)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot10_cpu_START (20)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot10_cpu_END (21)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot11_cpu_START (22)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot11_cpu_END (23)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot12_cpu_START (24)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot12_cpu_END (25)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot13_cpu_START (26)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot13_cpu_END (27)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot14_cpu_START (28)
#define WBBP_TPC_ERR_BIT_tpc_err_bit_slot14_cpu_END (29)
typedef union
{
    unsigned long slot_open_ind_reg;
    struct
    {
        unsigned long cpu_slot_open_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLOT_OPEN_IND_UNION;
#define WBBP_SLOT_OPEN_IND_cpu_slot_open_ind_START (0)
#define WBBP_SLOT_OPEN_IND_cpu_slot_open_ind_END (0)
typedef union
{
    unsigned long drx_ctrl_reg;
    struct
    {
        unsigned long cpu_drx_data_ctrl : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_drx_filter_ctrl : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_drx_afc_ctrl : 1;
        unsigned long reserved_2 : 23;
    } reg;
} WBBP_DRX_CTRL_UNION;
#define WBBP_DRX_CTRL_cpu_drx_data_ctrl_START (0)
#define WBBP_DRX_CTRL_cpu_drx_data_ctrl_END (0)
#define WBBP_DRX_CTRL_cpu_drx_filter_ctrl_START (4)
#define WBBP_DRX_CTRL_cpu_drx_filter_ctrl_END (4)
#define WBBP_DRX_CTRL_cpu_drx_afc_ctrl_START (8)
#define WBBP_DRX_CTRL_cpu_drx_afc_ctrl_END (8)
typedef union
{
    unsigned long schic_en_reg;
    struct
    {
        unsigned long cpu_schic_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SCHIC_EN_UNION;
#define WBBP_SCHIC_EN_cpu_schic_en_START (0)
#define WBBP_SCHIC_EN_cpu_schic_en_END (0)
typedef union
{
    unsigned long rx1_max_fg_para_reg;
    struct
    {
        unsigned long cpu_rx1_maxfg_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rx1_maxfg_no : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_RX1_MAX_FG_PARA_UNION;
#define WBBP_RX1_MAX_FG_PARA_cpu_rx1_maxfg_en_START (0)
#define WBBP_RX1_MAX_FG_PARA_cpu_rx1_maxfg_en_END (0)
#define WBBP_RX1_MAX_FG_PARA_cpu_rx1_maxfg_no_START (8)
#define WBBP_RX1_MAX_FG_PARA_cpu_rx1_maxfg_no_END (11)
typedef union
{
    unsigned long rx2_max_fg_para_reg;
    struct
    {
        unsigned long cpu_rx2_maxfg_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rx2_maxfg_no : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_RX2_MAX_FG_PARA_UNION;
#define WBBP_RX2_MAX_FG_PARA_cpu_rx2_maxfg_en_START (0)
#define WBBP_RX2_MAX_FG_PARA_cpu_rx2_maxfg_en_END (0)
#define WBBP_RX2_MAX_FG_PARA_cpu_rx2_maxfg_no_START (8)
#define WBBP_RX2_MAX_FG_PARA_cpu_rx2_maxfg_no_END (11)
typedef union
{
    unsigned long rx1_schic_para_reg;
    struct
    {
        unsigned long cpu_rx1_sch_tx_mode : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rx1_sch_a : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rx1_scram_grp_ic : 6;
        unsigned long reserved_2 : 2;
        unsigned long cpu_rx1_schic_coef : 10;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RX1_SCHIC_PARA_UNION;
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_sch_tx_mode_START (0)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_sch_tx_mode_END (0)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_sch_a_START (4)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_sch_a_END (4)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_scram_grp_ic_START (8)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_scram_grp_ic_END (13)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_schic_coef_START (16)
#define WBBP_RX1_SCHIC_PARA_cpu_rx1_schic_coef_END (25)
typedef union
{
    unsigned long rx2_schic_para_reg;
    struct
    {
        unsigned long cpu_rx2_sch_tx_mode : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rx2_sch_a : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rx2_scram_grp_ic : 6;
        unsigned long reserved_2 : 2;
        unsigned long cpu_rx2_schic_coef : 10;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_RX2_SCHIC_PARA_UNION;
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_sch_tx_mode_START (0)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_sch_tx_mode_END (0)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_sch_a_START (4)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_sch_a_END (4)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_scram_grp_ic_START (8)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_scram_grp_ic_END (13)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_schic_coef_START (16)
#define WBBP_RX2_SCHIC_PARA_cpu_rx2_schic_coef_END (25)
typedef union
{
    unsigned long rake_ckg_bypass_reg;
    struct
    {
        unsigned long cpu_pc_ckg_bypass : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_upa_ckg_bypass : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_r99_ckg_bypass : 1;
        unsigned long reserved_2 : 23;
    } reg;
} WBBP_RAKE_CKG_BYPASS_UNION;
#define WBBP_RAKE_CKG_BYPASS_cpu_pc_ckg_bypass_START (0)
#define WBBP_RAKE_CKG_BYPASS_cpu_pc_ckg_bypass_END (0)
#define WBBP_RAKE_CKG_BYPASS_cpu_upa_ckg_bypass_START (4)
#define WBBP_RAKE_CKG_BYPASS_cpu_upa_ckg_bypass_END (4)
#define WBBP_RAKE_CKG_BYPASS_cpu_r99_ckg_bypass_START (8)
#define WBBP_RAKE_CKG_BYPASS_cpu_r99_ckg_bypass_END (8)
typedef union
{
    unsigned long tpc_mrc_mask_reg;
    struct
    {
        unsigned long cpu_tpc_mrc_mask : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_TPC_MRC_MASK_UNION;
#define WBBP_TPC_MRC_MASK_cpu_tpc_mrc_mask_START (0)
#define WBBP_TPC_MRC_MASK_cpu_tpc_mrc_mask_END (5)
typedef union
{
    unsigned long alg2_soft_threshold_reg;
    struct
    {
        unsigned long cpu_alg2_soft_threshold : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_ALG2_SOFT_THRESHOLD_UNION;
#define WBBP_ALG2_SOFT_THRESHOLD_cpu_alg2_soft_threshold_START (0)
#define WBBP_ALG2_SOFT_THRESHOLD_cpu_alg2_soft_threshold_END (19)
typedef union
{
    unsigned long dem_sync_en_reg;
    struct
    {
        unsigned long cpu_dem_sync_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DEM_SYNC_EN_UNION;
#define WBBP_DEM_SYNC_EN_cpu_dem_sync_en_START (0)
#define WBBP_DEM_SYNC_EN_cpu_dem_sync_en_END (0)
typedef union
{
    unsigned long alg1_soft_threshold_reg;
    struct
    {
        unsigned long cpu_alg1_soft_threshold : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_ALG1_SOFT_THRESHOLD_UNION;
#define WBBP_ALG1_SOFT_THRESHOLD_cpu_alg1_soft_threshold_START (0)
#define WBBP_ALG1_SOFT_THRESHOLD_cpu_alg1_soft_threshold_END (19)
typedef union
{
    unsigned long cpu_cld_en_reg;
    struct
    {
        unsigned long cpu_cld_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CPU_CLD_EN_UNION;
#define WBBP_CPU_CLD_EN_cpu_cld_en_START (0)
#define WBBP_CPU_CLD_EN_cpu_cld_en_END (0)
typedef union
{
    unsigned long w2_frame_reg;
    struct
    {
        unsigned long w2_frame : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_W2_FRAME_UNION;
#define WBBP_W2_FRAME_w2_frame_START (0)
#define WBBP_W2_FRAME_w2_frame_END (29)
typedef union
{
    unsigned long cpu_fsm_alg_reg;
    struct
    {
        unsigned long cpu_fsm_new_alg : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_fsm_threshold : 4;
        unsigned long reserved_1 : 24;
    } reg;
} WBBP_CPU_FSM_ALG_UNION;
#define WBBP_CPU_FSM_ALG_cpu_fsm_new_alg_START (0)
#define WBBP_CPU_FSM_ALG_cpu_fsm_new_alg_END (0)
#define WBBP_CPU_FSM_ALG_cpu_fsm_threshold_START (4)
#define WBBP_CPU_FSM_ALG_cpu_fsm_threshold_END (7)
typedef union
{
    unsigned long cpu_slot_ud_cfg_reg;
    struct
    {
        unsigned long cpu_slot_ud_cfg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CPU_SLOT_UD_CFG_UNION;
#define WBBP_CPU_SLOT_UD_CFG_cpu_slot_ud_cfg_START (0)
#define WBBP_CPU_SLOT_UD_CFG_cpu_slot_ud_cfg_END (0)
typedef union
{
    unsigned long ctu_ram_reg;
    struct
    {
        unsigned long ctu_ch_no : 5;
        unsigned long ctu_fg_no : 4;
        unsigned long reserved : 23;
    } reg;
} WBBP_CTU_RAM_UNION;
#define WBBP_CTU_RAM_ctu_ch_no_START (0)
#define WBBP_CTU_RAM_ctu_ch_no_END (4)
#define WBBP_CTU_RAM_ctu_fg_no_START (5)
#define WBBP_CTU_RAM_ctu_fg_no_END (8)
typedef union
{
    unsigned long pc_rpt_ram_00_reg;
    struct
    {
        unsigned long tpc_rls0_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_00_UNION;
#define WBBP_PC_RPT_RAM_00_tpc_rls0_soft_START (0)
#define WBBP_PC_RPT_RAM_00_tpc_rls0_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_01_reg;
    struct
    {
        unsigned long tpc_rls1_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_01_UNION;
#define WBBP_PC_RPT_RAM_01_tpc_rls1_soft_START (0)
#define WBBP_PC_RPT_RAM_01_tpc_rls1_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_02_reg;
    struct
    {
        unsigned long tpc_rls2_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_02_UNION;
#define WBBP_PC_RPT_RAM_02_tpc_rls2_soft_START (0)
#define WBBP_PC_RPT_RAM_02_tpc_rls2_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_03_reg;
    struct
    {
        unsigned long tpc_rls3_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_03_UNION;
#define WBBP_PC_RPT_RAM_03_tpc_rls3_soft_START (0)
#define WBBP_PC_RPT_RAM_03_tpc_rls3_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_04_reg;
    struct
    {
        unsigned long tpc_rls4_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_04_UNION;
#define WBBP_PC_RPT_RAM_04_tpc_rls4_soft_START (0)
#define WBBP_PC_RPT_RAM_04_tpc_rls4_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_05_reg;
    struct
    {
        unsigned long tpc_rls5_soft : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_05_UNION;
#define WBBP_PC_RPT_RAM_05_tpc_rls5_soft_START (0)
#define WBBP_PC_RPT_RAM_05_tpc_rls5_soft_END (19)
typedef union
{
    unsigned long pc_rpt_ram_06_reg;
    struct
    {
        unsigned long dpch_noise_power : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_PC_RPT_RAM_06_UNION;
#define WBBP_PC_RPT_RAM_06_dpch_noise_power_START (0)
#define WBBP_PC_RPT_RAM_06_dpch_noise_power_END (17)
typedef union
{
    unsigned long pc_rpt_ram_07_reg;
    struct
    {
        unsigned long dpch_pilot_power : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_PC_RPT_RAM_07_UNION;
#define WBBP_PC_RPT_RAM_07_dpch_pilot_power_START (0)
#define WBBP_PC_RPT_RAM_07_dpch_pilot_power_END (19)
typedef union
{
    unsigned long pc_rpt_ram_08_reg;
    struct
    {
        unsigned long tx_power : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PC_RPT_RAM_08_UNION;
#define WBBP_PC_RPT_RAM_08_tx_power_START (0)
#define WBBP_PC_RPT_RAM_08_tx_power_END (10)
typedef union
{
    unsigned long dl_tpc_s0_7_reg;
    struct
    {
        unsigned long dl_tpc_s0 : 2;
        unsigned long dl_tpc_s1 : 2;
        unsigned long dl_tpc_s2 : 2;
        unsigned long dl_tpc_s3 : 2;
        unsigned long dl_tpc_s4 : 2;
        unsigned long dl_tpc_s5 : 2;
        unsigned long dl_tpc_s6 : 2;
        unsigned long dl_tpc_s7 : 2;
        unsigned long reserved : 16;
    } reg;
} WBBP_DL_TPC_S0_7_UNION;
#define WBBP_DL_TPC_S0_7_dl_tpc_s0_START (0)
#define WBBP_DL_TPC_S0_7_dl_tpc_s0_END (1)
#define WBBP_DL_TPC_S0_7_dl_tpc_s1_START (2)
#define WBBP_DL_TPC_S0_7_dl_tpc_s1_END (3)
#define WBBP_DL_TPC_S0_7_dl_tpc_s2_START (4)
#define WBBP_DL_TPC_S0_7_dl_tpc_s2_END (5)
#define WBBP_DL_TPC_S0_7_dl_tpc_s3_START (6)
#define WBBP_DL_TPC_S0_7_dl_tpc_s3_END (7)
#define WBBP_DL_TPC_S0_7_dl_tpc_s4_START (8)
#define WBBP_DL_TPC_S0_7_dl_tpc_s4_END (9)
#define WBBP_DL_TPC_S0_7_dl_tpc_s5_START (10)
#define WBBP_DL_TPC_S0_7_dl_tpc_s5_END (11)
#define WBBP_DL_TPC_S0_7_dl_tpc_s6_START (12)
#define WBBP_DL_TPC_S0_7_dl_tpc_s6_END (13)
#define WBBP_DL_TPC_S0_7_dl_tpc_s7_START (14)
#define WBBP_DL_TPC_S0_7_dl_tpc_s7_END (15)
typedef union
{
    unsigned long dl_tpc_s8_15_reg;
    struct
    {
        unsigned long dl_tpc_s8 : 2;
        unsigned long dl_tpc_s9 : 2;
        unsigned long dl_tpc_s10 : 2;
        unsigned long dl_tpc_s11 : 2;
        unsigned long dl_tpc_s12 : 2;
        unsigned long dl_tpc_s13 : 2;
        unsigned long dl_tpc_s14 : 2;
        unsigned long reserved : 18;
    } reg;
} WBBP_DL_TPC_S8_15_UNION;
#define WBBP_DL_TPC_S8_15_dl_tpc_s8_START (0)
#define WBBP_DL_TPC_S8_15_dl_tpc_s8_END (1)
#define WBBP_DL_TPC_S8_15_dl_tpc_s9_START (2)
#define WBBP_DL_TPC_S8_15_dl_tpc_s9_END (3)
#define WBBP_DL_TPC_S8_15_dl_tpc_s10_START (4)
#define WBBP_DL_TPC_S8_15_dl_tpc_s10_END (5)
#define WBBP_DL_TPC_S8_15_dl_tpc_s11_START (6)
#define WBBP_DL_TPC_S8_15_dl_tpc_s11_END (7)
#define WBBP_DL_TPC_S8_15_dl_tpc_s12_START (8)
#define WBBP_DL_TPC_S8_15_dl_tpc_s12_END (9)
#define WBBP_DL_TPC_S8_15_dl_tpc_s13_START (10)
#define WBBP_DL_TPC_S8_15_dl_tpc_s13_END (11)
#define WBBP_DL_TPC_S8_15_dl_tpc_s14_START (12)
#define WBBP_DL_TPC_S8_15_dl_tpc_s14_END (13)
typedef union
{
    unsigned long ul_tpc_reg;
    struct
    {
        unsigned long ul_tpc_s0 : 1;
        unsigned long ul_tpc_s1 : 1;
        unsigned long ul_tpc_s2 : 1;
        unsigned long ul_tpc_s3 : 1;
        unsigned long ul_tpc_s4 : 1;
        unsigned long ul_tpc_s5 : 1;
        unsigned long ul_tpc_s6 : 1;
        unsigned long ul_tpc_s7 : 1;
        unsigned long ul_tpc_s8 : 1;
        unsigned long ul_tpc_s9 : 1;
        unsigned long ul_tpc_s10 : 1;
        unsigned long ul_tpc_s11 : 1;
        unsigned long ul_tpc_s12 : 1;
        unsigned long ul_tpc_s13 : 1;
        unsigned long ul_tpc_s14 : 1;
        unsigned long reserved : 17;
    } reg;
} WBBP_UL_TPC_UNION;
#define WBBP_UL_TPC_ul_tpc_s0_START (0)
#define WBBP_UL_TPC_ul_tpc_s0_END (0)
#define WBBP_UL_TPC_ul_tpc_s1_START (1)
#define WBBP_UL_TPC_ul_tpc_s1_END (1)
#define WBBP_UL_TPC_ul_tpc_s2_START (2)
#define WBBP_UL_TPC_ul_tpc_s2_END (2)
#define WBBP_UL_TPC_ul_tpc_s3_START (3)
#define WBBP_UL_TPC_ul_tpc_s3_END (3)
#define WBBP_UL_TPC_ul_tpc_s4_START (4)
#define WBBP_UL_TPC_ul_tpc_s4_END (4)
#define WBBP_UL_TPC_ul_tpc_s5_START (5)
#define WBBP_UL_TPC_ul_tpc_s5_END (5)
#define WBBP_UL_TPC_ul_tpc_s6_START (6)
#define WBBP_UL_TPC_ul_tpc_s6_END (6)
#define WBBP_UL_TPC_ul_tpc_s7_START (7)
#define WBBP_UL_TPC_ul_tpc_s7_END (7)
#define WBBP_UL_TPC_ul_tpc_s8_START (8)
#define WBBP_UL_TPC_ul_tpc_s8_END (8)
#define WBBP_UL_TPC_ul_tpc_s9_START (9)
#define WBBP_UL_TPC_ul_tpc_s9_END (9)
#define WBBP_UL_TPC_ul_tpc_s10_START (10)
#define WBBP_UL_TPC_ul_tpc_s10_END (10)
#define WBBP_UL_TPC_ul_tpc_s11_START (11)
#define WBBP_UL_TPC_ul_tpc_s11_END (11)
#define WBBP_UL_TPC_ul_tpc_s12_START (12)
#define WBBP_UL_TPC_ul_tpc_s12_END (12)
#define WBBP_UL_TPC_ul_tpc_s13_START (13)
#define WBBP_UL_TPC_ul_tpc_s13_END (13)
#define WBBP_UL_TPC_ul_tpc_s14_START (14)
#define WBBP_UL_TPC_ul_tpc_s14_END (14)
typedef union
{
    unsigned long ul_fsm_reg;
    struct
    {
        unsigned long ul_fsm : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_UL_FSM_UNION;
#define WBBP_UL_FSM_ul_fsm_START (0)
#define WBBP_UL_FSM_ul_fsm_END (14)
typedef union
{
    unsigned long dlbuf_ckg_bypass_reg;
    struct
    {
        unsigned long cpu_dlbuf_ckg_bypass : 1;
        unsigned long cpu_dlbuf_ckg_bypass_lmmse : 1;
        unsigned long cpu_dlbuf_ckg_bypass_save_rx2 : 1;
        unsigned long cpu_dlbuf_ckg_bypass_rake_rx2 : 1;
        unsigned long cpu_dlbuf_rx_corr_mode : 1;
        unsigned long reserved : 27;
    } reg;
} WBBP_DLBUF_CKG_BYPASS_UNION;
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_START (0)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_END (0)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_lmmse_START (1)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_lmmse_END (1)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_save_rx2_START (2)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_save_rx2_END (2)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_rake_rx2_START (3)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_ckg_bypass_rake_rx2_END (3)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_rx_corr_mode_START (4)
#define WBBP_DLBUF_CKG_BYPASS_cpu_dlbuf_rx_corr_mode_END (4)
typedef union
{
    unsigned long pri_rx1_fg0_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg0_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG0_PST_UNION;
#define WBBP_PRI_RX1_FG0_PST_cpu_pri_rx1_fg0_pst_samp_START (0)
#define WBBP_PRI_RX1_FG0_PST_cpu_pri_rx1_fg0_pst_samp_END (1)
#define WBBP_PRI_RX1_FG0_PST_cpu_pri_rx1_fg0_pst_chip_START (2)
#define WBBP_PRI_RX1_FG0_PST_cpu_pri_rx1_fg0_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg1_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg1_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG1_PST_UNION;
#define WBBP_PRI_RX1_FG1_PST_cpu_pri_rx1_fg1_pst_samp_START (0)
#define WBBP_PRI_RX1_FG1_PST_cpu_pri_rx1_fg1_pst_samp_END (1)
#define WBBP_PRI_RX1_FG1_PST_cpu_pri_rx1_fg1_pst_chip_START (2)
#define WBBP_PRI_RX1_FG1_PST_cpu_pri_rx1_fg1_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg2_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg2_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG2_PST_UNION;
#define WBBP_PRI_RX1_FG2_PST_cpu_pri_rx1_fg2_pst_samp_START (0)
#define WBBP_PRI_RX1_FG2_PST_cpu_pri_rx1_fg2_pst_samp_END (1)
#define WBBP_PRI_RX1_FG2_PST_cpu_pri_rx1_fg2_pst_chip_START (2)
#define WBBP_PRI_RX1_FG2_PST_cpu_pri_rx1_fg2_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg3_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg3_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG3_PST_UNION;
#define WBBP_PRI_RX1_FG3_PST_cpu_pri_rx1_fg3_pst_samp_START (0)
#define WBBP_PRI_RX1_FG3_PST_cpu_pri_rx1_fg3_pst_samp_END (1)
#define WBBP_PRI_RX1_FG3_PST_cpu_pri_rx1_fg3_pst_chip_START (2)
#define WBBP_PRI_RX1_FG3_PST_cpu_pri_rx1_fg3_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg4_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg4_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG4_PST_UNION;
#define WBBP_PRI_RX1_FG4_PST_cpu_pri_rx1_fg4_pst_samp_START (0)
#define WBBP_PRI_RX1_FG4_PST_cpu_pri_rx1_fg4_pst_samp_END (1)
#define WBBP_PRI_RX1_FG4_PST_cpu_pri_rx1_fg4_pst_chip_START (2)
#define WBBP_PRI_RX1_FG4_PST_cpu_pri_rx1_fg4_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg5_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg5_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG5_PST_UNION;
#define WBBP_PRI_RX1_FG5_PST_cpu_pri_rx1_fg5_pst_samp_START (0)
#define WBBP_PRI_RX1_FG5_PST_cpu_pri_rx1_fg5_pst_samp_END (1)
#define WBBP_PRI_RX1_FG5_PST_cpu_pri_rx1_fg5_pst_chip_START (2)
#define WBBP_PRI_RX1_FG5_PST_cpu_pri_rx1_fg5_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg6_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg6_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG6_PST_UNION;
#define WBBP_PRI_RX1_FG6_PST_cpu_pri_rx1_fg6_pst_samp_START (0)
#define WBBP_PRI_RX1_FG6_PST_cpu_pri_rx1_fg6_pst_samp_END (1)
#define WBBP_PRI_RX1_FG6_PST_cpu_pri_rx1_fg6_pst_chip_START (2)
#define WBBP_PRI_RX1_FG6_PST_cpu_pri_rx1_fg6_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg7_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg7_pst_samp : 2;
        unsigned long cpu_pri_rx1_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX1_FG7_PST_UNION;
#define WBBP_PRI_RX1_FG7_PST_cpu_pri_rx1_fg7_pst_samp_START (0)
#define WBBP_PRI_RX1_FG7_PST_cpu_pri_rx1_fg7_pst_samp_END (1)
#define WBBP_PRI_RX1_FG7_PST_cpu_pri_rx1_fg7_pst_chip_START (2)
#define WBBP_PRI_RX1_FG7_PST_cpu_pri_rx1_fg7_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg0_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg0_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG0_PST_UNION;
#define WBBP_PRI_RX2_FG0_PST_cpu_pri_rx2_fg0_pst_samp_START (0)
#define WBBP_PRI_RX2_FG0_PST_cpu_pri_rx2_fg0_pst_samp_END (1)
#define WBBP_PRI_RX2_FG0_PST_cpu_pri_rx2_fg0_pst_chip_START (2)
#define WBBP_PRI_RX2_FG0_PST_cpu_pri_rx2_fg0_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg1_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg1_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG1_PST_UNION;
#define WBBP_PRI_RX2_FG1_PST_cpu_pri_rx2_fg1_pst_samp_START (0)
#define WBBP_PRI_RX2_FG1_PST_cpu_pri_rx2_fg1_pst_samp_END (1)
#define WBBP_PRI_RX2_FG1_PST_cpu_pri_rx2_fg1_pst_chip_START (2)
#define WBBP_PRI_RX2_FG1_PST_cpu_pri_rx2_fg1_pst_chip_END (6)
typedef union
{
    unsigned long pri_pri_rx2_fg2_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg2_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_PRI_RX2_FG2_PST_UNION;
#define WBBP_PRI_PRI_RX2_FG2_PST_cpu_pri_rx2_fg2_pst_samp_START (0)
#define WBBP_PRI_PRI_RX2_FG2_PST_cpu_pri_rx2_fg2_pst_samp_END (1)
#define WBBP_PRI_PRI_RX2_FG2_PST_cpu_pri_rx2_fg2_pst_chip_START (2)
#define WBBP_PRI_PRI_RX2_FG2_PST_cpu_pri_rx2_fg2_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg3_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg3_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG3_PST_UNION;
#define WBBP_PRI_RX2_FG3_PST_cpu_pri_rx2_fg3_pst_samp_START (0)
#define WBBP_PRI_RX2_FG3_PST_cpu_pri_rx2_fg3_pst_samp_END (1)
#define WBBP_PRI_RX2_FG3_PST_cpu_pri_rx2_fg3_pst_chip_START (2)
#define WBBP_PRI_RX2_FG3_PST_cpu_pri_rx2_fg3_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg4_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg4_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG4_PST_UNION;
#define WBBP_PRI_RX2_FG4_PST_cpu_pri_rx2_fg4_pst_samp_START (0)
#define WBBP_PRI_RX2_FG4_PST_cpu_pri_rx2_fg4_pst_samp_END (1)
#define WBBP_PRI_RX2_FG4_PST_cpu_pri_rx2_fg4_pst_chip_START (2)
#define WBBP_PRI_RX2_FG4_PST_cpu_pri_rx2_fg4_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg5_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg5_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG5_PST_UNION;
#define WBBP_PRI_RX2_FG5_PST_cpu_pri_rx2_fg5_pst_samp_START (0)
#define WBBP_PRI_RX2_FG5_PST_cpu_pri_rx2_fg5_pst_samp_END (1)
#define WBBP_PRI_RX2_FG5_PST_cpu_pri_rx2_fg5_pst_chip_START (2)
#define WBBP_PRI_RX2_FG5_PST_cpu_pri_rx2_fg5_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg6_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg6_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG6_PST_UNION;
#define WBBP_PRI_RX2_FG6_PST_cpu_pri_rx2_fg6_pst_samp_START (0)
#define WBBP_PRI_RX2_FG6_PST_cpu_pri_rx2_fg6_pst_samp_END (1)
#define WBBP_PRI_RX2_FG6_PST_cpu_pri_rx2_fg6_pst_chip_START (2)
#define WBBP_PRI_RX2_FG6_PST_cpu_pri_rx2_fg6_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx2_fg7_pst_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg7_pst_samp : 2;
        unsigned long cpu_pri_rx2_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRI_RX2_FG7_PST_UNION;
#define WBBP_PRI_RX2_FG7_PST_cpu_pri_rx2_fg7_pst_samp_START (0)
#define WBBP_PRI_RX2_FG7_PST_cpu_pri_rx2_fg7_pst_samp_END (1)
#define WBBP_PRI_RX2_FG7_PST_cpu_pri_rx2_fg7_pst_chip_START (2)
#define WBBP_PRI_RX2_FG7_PST_cpu_pri_rx2_fg7_pst_chip_END (6)
typedef union
{
    unsigned long pri_rx1_fg_en_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX1_FG_EN_UNION;
#define WBBP_PRI_RX1_FG_EN_cpu_pri_rx1_fg_en_START (0)
#define WBBP_PRI_RX1_FG_EN_cpu_pri_rx1_fg_en_END (7)
typedef union
{
    unsigned long pri_rx1_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX1_FG_UD_ACUTE_IND_UNION;
#define WBBP_PRI_RX1_FG_UD_ACUTE_IND_cpu_pri_rx1_fg_ud_acute_ind_START (0)
#define WBBP_PRI_RX1_FG_UD_ACUTE_IND_cpu_pri_rx1_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long pri_rx1_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_pri_rx1_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX1_FG_UD_FLAG_UNION;
#define WBBP_PRI_RX1_FG_UD_FLAG_cpu_pri_rx1_fg_ud_flag_START (0)
#define WBBP_PRI_RX1_FG_UD_FLAG_cpu_pri_rx1_fg_ud_flag_END (7)
typedef union
{
    unsigned long pri_rx2_fg_en_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX2_FG_EN_UNION;
#define WBBP_PRI_RX2_FG_EN_cpu_pri_rx2_fg_en_START (0)
#define WBBP_PRI_RX2_FG_EN_cpu_pri_rx2_fg_en_END (7)
typedef union
{
    unsigned long pri_rx2_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX2_FG_UD_ACUTE_IND_UNION;
#define WBBP_PRI_RX2_FG_UD_ACUTE_IND_cpu_pri_rx2_fg_ud_acute_ind_START (0)
#define WBBP_PRI_RX2_FG_UD_ACUTE_IND_cpu_pri_rx2_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long pri_rx2_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_pri_rx2_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_RX2_FG_UD_FLAG_UNION;
#define WBBP_PRI_RX2_FG_UD_FLAG_cpu_pri_rx2_fg_ud_flag_START (0)
#define WBBP_PRI_RX2_FG_UD_FLAG_cpu_pri_rx2_fg_ud_flag_END (7)
typedef union
{
    unsigned long pri_rx1_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_pri_rx1_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_pri_rx1_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_PRI_RX1_FGPOW_IND_UNION;
#define WBBP_PRI_RX1_FGPOW_IND_cpu_pri_rx1_maxfg_ind_START (0)
#define WBBP_PRI_RX1_FGPOW_IND_cpu_pri_rx1_maxfg_ind_END (2)
#define WBBP_PRI_RX1_FGPOW_IND_cpu_pri_rx1_sndfg_ind_START (8)
#define WBBP_PRI_RX1_FGPOW_IND_cpu_pri_rx1_sndfg_ind_END (10)
typedef union
{
    unsigned long pri_rx2_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_pri_rx2_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_pri_rx2_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_PRI_RX2_FGPOW_IND_UNION;
#define WBBP_PRI_RX2_FGPOW_IND_cpu_pri_rx2_maxfg_ind_START (0)
#define WBBP_PRI_RX2_FGPOW_IND_cpu_pri_rx2_maxfg_ind_END (2)
#define WBBP_PRI_RX2_FGPOW_IND_cpu_pri_rx2_sndfg_ind_START (8)
#define WBBP_PRI_RX2_FGPOW_IND_cpu_pri_rx2_sndfg_ind_END (10)
typedef union
{
    unsigned long pri_win_pst_reg;
    struct
    {
        unsigned long cpu_pri_win_pst_chip : 12;
        unsigned long cpu_pri_win_pst_slot : 4;
        unsigned long reserved : 16;
    } reg;
} WBBP_PRI_WIN_PST_UNION;
#define WBBP_PRI_WIN_PST_cpu_pri_win_pst_chip_START (0)
#define WBBP_PRI_WIN_PST_cpu_pri_win_pst_chip_END (11)
#define WBBP_PRI_WIN_PST_cpu_pri_win_pst_slot_START (12)
#define WBBP_PRI_WIN_PST_cpu_pri_win_pst_slot_END (15)
typedef union
{
    unsigned long pri_win_ud_flag_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long cpu_pri_win_ud_flag : 1;
        unsigned long reserved_1 : 30;
    } reg;
} WBBP_PRI_WIN_UD_FLAG_UNION;
#define WBBP_PRI_WIN_UD_FLAG_cpu_pri_win_ud_flag_START (1)
#define WBBP_PRI_WIN_UD_FLAG_cpu_pri_win_ud_flag_END (1)
typedef union
{
    unsigned long smth_len_reg;
    struct
    {
        unsigned long cpu_smth_len : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_SMTH_LEN_UNION;
#define WBBP_SMTH_LEN_cpu_smth_len_START (0)
#define WBBP_SMTH_LEN_cpu_smth_len_END (1)
typedef union
{
    unsigned long static_ch_ind_reg;
    struct
    {
        unsigned long cpu_static_ch_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_STATIC_CH_IND_UNION;
#define WBBP_STATIC_CH_IND_cpu_static_ch_ind_START (0)
#define WBBP_STATIC_CH_IND_cpu_static_ch_ind_END (0)
typedef union
{
    unsigned long fgnoi_hs_mode_reg;
    struct
    {
        unsigned long cpu_fgnoi_hs_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FGNOI_HS_MODE_UNION;
#define WBBP_FGNOI_HS_MODE_cpu_fgnoi_hs_mode_START (0)
#define WBBP_FGNOI_HS_MODE_cpu_fgnoi_hs_mode_END (0)
typedef union
{
    unsigned long nco_snr_th_reg;
    struct
    {
        unsigned long cpu_nco_snr_th : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_NCO_SNR_TH_UNION;
#define WBBP_NCO_SNR_TH_cpu_nco_snr_th_START (0)
#define WBBP_NCO_SNR_TH_cpu_nco_snr_th_END (17)
typedef union
{
    unsigned long noi_snr_th_0ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_0ic_1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_snr_th_0ic_2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_NOI_SNR_TH_0IC_UNION;
#define WBBP_NOI_SNR_TH_0IC_cpu_noi_snr_th_0ic_1_START (0)
#define WBBP_NOI_SNR_TH_0IC_cpu_noi_snr_th_0ic_1_END (10)
#define WBBP_NOI_SNR_TH_0IC_cpu_noi_snr_th_0ic_2_START (16)
#define WBBP_NOI_SNR_TH_0IC_cpu_noi_snr_th_0ic_2_END (26)
typedef union
{
    unsigned long noi_const_0ic_reg;
    struct
    {
        unsigned long cpu_noi_const_0ic_1 : 9;
        unsigned long reserved_0 : 1;
        unsigned long cpu_noi_const_0ic_2 : 9;
        unsigned long reserved_1 : 1;
        unsigned long cpu_noi_const_0ic_3 : 9;
        unsigned long reserved_2 : 3;
    } reg;
} WBBP_NOI_CONST_0IC_UNION;
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_1_START (0)
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_1_END (8)
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_2_START (10)
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_2_END (18)
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_3_START (20)
#define WBBP_NOI_CONST_0IC_cpu_noi_const_0ic_3_END (28)
typedef union
{
    unsigned long noi_snr_th_1ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_1ic_1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_snr_th_1ic_2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_NOI_SNR_TH_1IC_UNION;
#define WBBP_NOI_SNR_TH_1IC_cpu_noi_snr_th_1ic_1_START (0)
#define WBBP_NOI_SNR_TH_1IC_cpu_noi_snr_th_1ic_1_END (10)
#define WBBP_NOI_SNR_TH_1IC_cpu_noi_snr_th_1ic_2_START (16)
#define WBBP_NOI_SNR_TH_1IC_cpu_noi_snr_th_1ic_2_END (26)
typedef union
{
    unsigned long noi_const_1ic_reg;
    struct
    {
        unsigned long cpu_noi_const_1ic_1 : 9;
        unsigned long reserved_0 : 1;
        unsigned long cpu_noi_const_1ic_2 : 9;
        unsigned long reserved_1 : 1;
        unsigned long cpu_noi_const_1ic_3 : 9;
        unsigned long reserved_2 : 3;
    } reg;
} WBBP_NOI_CONST_1IC_UNION;
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_1_START (0)
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_1_END (8)
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_2_START (10)
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_2_END (18)
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_3_START (20)
#define WBBP_NOI_CONST_1IC_cpu_noi_const_1ic_3_END (28)
typedef union
{
    unsigned long noi_snr_th_2ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_2ic_1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_snr_th_2ic_2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_NOI_SNR_TH_2IC_UNION;
#define WBBP_NOI_SNR_TH_2IC_cpu_noi_snr_th_2ic_1_START (0)
#define WBBP_NOI_SNR_TH_2IC_cpu_noi_snr_th_2ic_1_END (10)
#define WBBP_NOI_SNR_TH_2IC_cpu_noi_snr_th_2ic_2_START (16)
#define WBBP_NOI_SNR_TH_2IC_cpu_noi_snr_th_2ic_2_END (26)
typedef union
{
    unsigned long noi_const_2ic_reg;
    struct
    {
        unsigned long cpu_noi_const_2ic_1 : 9;
        unsigned long reserved_0 : 1;
        unsigned long cpu_noi_const_2ic_2 : 9;
        unsigned long reserved_1 : 1;
        unsigned long cpu_noi_const_2ic_3 : 9;
        unsigned long reserved_2 : 3;
    } reg;
} WBBP_NOI_CONST_2IC_UNION;
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_1_START (0)
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_1_END (8)
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_2_START (10)
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_2_END (18)
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_3_START (20)
#define WBBP_NOI_CONST_2IC_cpu_noi_const_2ic_3_END (28)
typedef union
{
    unsigned long noi_cal_cfg_0ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_0ic_3 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_const_0ic_4 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_NOI_CAL_CFG_0IC_UNION;
#define WBBP_NOI_CAL_CFG_0IC_cpu_noi_snr_th_0ic_3_START (0)
#define WBBP_NOI_CAL_CFG_0IC_cpu_noi_snr_th_0ic_3_END (10)
#define WBBP_NOI_CAL_CFG_0IC_cpu_noi_const_0ic_4_START (16)
#define WBBP_NOI_CAL_CFG_0IC_cpu_noi_const_0ic_4_END (24)
typedef union
{
    unsigned long noi_cal_cfg_1ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_1ic_3 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_const_1ic_4 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_NOI_CAL_CFG_1IC_UNION;
#define WBBP_NOI_CAL_CFG_1IC_cpu_noi_snr_th_1ic_3_START (0)
#define WBBP_NOI_CAL_CFG_1IC_cpu_noi_snr_th_1ic_3_END (10)
#define WBBP_NOI_CAL_CFG_1IC_cpu_noi_const_1ic_4_START (16)
#define WBBP_NOI_CAL_CFG_1IC_cpu_noi_const_1ic_4_END (24)
typedef union
{
    unsigned long noi_cal_cfg_2ic_reg;
    struct
    {
        unsigned long cpu_noi_snr_th_2ic_3 : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_noi_const_2ic_4 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_NOI_CAL_CFG_2IC_UNION;
#define WBBP_NOI_CAL_CFG_2IC_cpu_noi_snr_th_2ic_3_START (0)
#define WBBP_NOI_CAL_CFG_2IC_cpu_noi_snr_th_2ic_3_END (10)
#define WBBP_NOI_CAL_CFG_2IC_cpu_noi_const_2ic_4_START (16)
#define WBBP_NOI_CAL_CFG_2IC_cpu_noi_const_2ic_4_END (24)
typedef union
{
    unsigned long pri_fg_para_renew_reg;
    struct
    {
        unsigned long cpu_pri_fg_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PRI_FG_PARA_RENEW_UNION;
#define WBBP_PRI_FG_PARA_RENEW_cpu_pri_fg_para_renew_START (0)
#define WBBP_PRI_FG_PARA_RENEW_cpu_pri_fg_para_renew_END (0)
typedef union
{
    unsigned long pri_scr_ind_reg;
    struct
    {
        unsigned long cpu_pri_scr_ini : 18;
        unsigned long reserved_0 : 6;
        unsigned long cpu_pri_scr_grp_no : 6;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_PRI_SCR_IND_UNION;
#define WBBP_PRI_SCR_IND_cpu_pri_scr_ini_START (0)
#define WBBP_PRI_SCR_IND_cpu_pri_scr_ini_END (17)
#define WBBP_PRI_SCR_IND_cpu_pri_scr_grp_no_START (24)
#define WBBP_PRI_SCR_IND_cpu_pri_scr_grp_no_END (29)
typedef union
{
    unsigned long pri_ud_flag_reg;
    struct
    {
        unsigned long cpu_pri_ud_flag : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PRI_UD_FLAG_UNION;
#define WBBP_PRI_UD_FLAG_cpu_pri_ud_flag_START (0)
#define WBBP_PRI_UD_FLAG_cpu_pri_ud_flag_END (0)
typedef union
{
    unsigned long ch_dem_en_lmmse_reg;
    struct
    {
        unsigned long cpu_ch_dem_en_cpi : 1;
        unsigned long cpu_ch_dem_en_scch0 : 1;
        unsigned long cpu_ch_dem_en_scch1 : 1;
        unsigned long cpu_ch_dem_en_scch2 : 1;
        unsigned long cpu_ch_dem_en_scch3 : 1;
        unsigned long reserved : 27;
    } reg;
} WBBP_CH_DEM_EN_LMMSE_UNION;
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_cpi_START (0)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_cpi_END (0)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch0_START (1)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch0_END (1)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch1_START (2)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch1_END (2)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch2_START (3)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch2_END (3)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch3_START (4)
#define WBBP_CH_DEM_EN_LMMSE_cpu_ch_dem_en_scch3_END (4)
typedef union
{
    unsigned long pri_code_ind_reg;
    struct
    {
        unsigned long cpu_hsdpa_scr_ps_ind : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_pri_cpi_scr_ps_ind : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_pri_cpi_ovsf : 8;
        unsigned long reserved_2 : 8;
    } reg;
} WBBP_PRI_CODE_IND_UNION;
#define WBBP_PRI_CODE_IND_cpu_hsdpa_scr_ps_ind_START (0)
#define WBBP_PRI_CODE_IND_cpu_hsdpa_scr_ps_ind_END (3)
#define WBBP_PRI_CODE_IND_cpu_pri_cpi_scr_ps_ind_START (8)
#define WBBP_PRI_CODE_IND_cpu_pri_cpi_scr_ps_ind_END (11)
#define WBBP_PRI_CODE_IND_cpu_pri_cpi_ovsf_START (16)
#define WBBP_PRI_CODE_IND_cpu_pri_cpi_ovsf_END (23)
typedef union
{
    unsigned long scch0_ovsf_reg;
    struct
    {
        unsigned long cpu_scch0_ovsf : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_SCCH0_OVSF_UNION;
#define WBBP_SCCH0_OVSF_cpu_scch0_ovsf_START (0)
#define WBBP_SCCH0_OVSF_cpu_scch0_ovsf_END (6)
typedef union
{
    unsigned long scch1_ovsf_reg;
    struct
    {
        unsigned long cpu_scch1_ovsf : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_SCCH1_OVSF_UNION;
#define WBBP_SCCH1_OVSF_cpu_scch1_ovsf_START (0)
#define WBBP_SCCH1_OVSF_cpu_scch1_ovsf_END (6)
typedef union
{
    unsigned long scch2_ovsf_reg;
    struct
    {
        unsigned long cpu_scch2_ovsf : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_SCCH2_OVSF_UNION;
#define WBBP_SCCH2_OVSF_cpu_scch2_ovsf_START (0)
#define WBBP_SCCH2_OVSF_cpu_scch2_ovsf_END (6)
typedef union
{
    unsigned long scch3_ovsf_reg;
    struct
    {
        unsigned long cpu_scch3_ovsf : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_SCCH3_OVSF_UNION;
#define WBBP_SCCH3_OVSF_cpu_scch3_ovsf_START (0)
#define WBBP_SCCH3_OVSF_cpu_scch3_ovsf_END (6)
typedef union
{
    unsigned long tx_mode_reg;
    struct
    {
        unsigned long cpu_dem_tx_mode : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_scch_tx_mode : 1;
        unsigned long reserved_1 : 7;
        unsigned long cpu_pdsch_tx_mode : 2;
        unsigned long reserved_2 : 6;
        unsigned long cpu_sch_tx_mode : 1;
        unsigned long cpu_sch_a : 1;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_TX_MODE_UNION;
#define WBBP_TX_MODE_cpu_dem_tx_mode_START (0)
#define WBBP_TX_MODE_cpu_dem_tx_mode_END (0)
#define WBBP_TX_MODE_cpu_scch_tx_mode_START (8)
#define WBBP_TX_MODE_cpu_scch_tx_mode_END (8)
#define WBBP_TX_MODE_cpu_pdsch_tx_mode_START (16)
#define WBBP_TX_MODE_cpu_pdsch_tx_mode_END (17)
#define WBBP_TX_MODE_cpu_sch_tx_mode_START (24)
#define WBBP_TX_MODE_cpu_sch_tx_mode_END (24)
#define WBBP_TX_MODE_cpu_sch_a_START (25)
#define WBBP_TX_MODE_cpu_sch_a_END (25)
typedef union
{
    unsigned long rx_mode_reg;
    struct
    {
        unsigned long cpu_dem_rx_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RX_MODE_UNION;
#define WBBP_RX_MODE_cpu_dem_rx_mode_START (0)
#define WBBP_RX_MODE_cpu_dem_rx_mode_END (0)
typedef union
{
    unsigned long cqi_pre_cfg_reg;
    struct
    {
        unsigned long cpu_cqi_pre_th : 21;
        unsigned long reserved_0 : 3;
        unsigned long cpu_cqi_alpha_coef : 3;
        unsigned long reserved_1 : 4;
        unsigned long cpu_cqi_pre_en : 1;
    } reg;
} WBBP_CQI_PRE_CFG_UNION;
#define WBBP_CQI_PRE_CFG_cpu_cqi_pre_th_START (0)
#define WBBP_CQI_PRE_CFG_cpu_cqi_pre_th_END (20)
#define WBBP_CQI_PRE_CFG_cpu_cqi_alpha_coef_START (24)
#define WBBP_CQI_PRE_CFG_cpu_cqi_alpha_coef_END (26)
#define WBBP_CQI_PRE_CFG_cpu_cqi_pre_en_START (31)
#define WBBP_CQI_PRE_CFG_cpu_cqi_pre_en_END (31)
typedef union
{
    unsigned long cqi_po_reg;
    struct
    {
        unsigned long cpu_cqi_po : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_hr_threshold : 15;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_CQI_PO_UNION;
#define WBBP_CQI_PO_cpu_cqi_po_START (0)
#define WBBP_CQI_PO_cpu_cqi_po_END (9)
#define WBBP_CQI_PO_cpu_hr_threshold_START (16)
#define WBBP_CQI_PO_cpu_hr_threshold_END (30)
typedef union
{
    unsigned long noi_nco_snr_alpha_reg;
    struct
    {
        unsigned long cpu_noi_snr_alpha : 4;
        unsigned long reserved_0 : 4;
        unsigned long cpu_nco_snr_alpha : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_NOI_NCO_SNR_ALPHA_UNION;
#define WBBP_NOI_NCO_SNR_ALPHA_cpu_noi_snr_alpha_START (0)
#define WBBP_NOI_NCO_SNR_ALPHA_cpu_noi_snr_alpha_END (3)
#define WBBP_NOI_NCO_SNR_ALPHA_cpu_nco_snr_alpha_START (8)
#define WBBP_NOI_NCO_SNR_ALPHA_cpu_nco_snr_alpha_END (11)
typedef union
{
    unsigned long iir_l_reg;
    struct
    {
        unsigned long cpu_iir_l : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IIR_L_UNION;
#define WBBP_IIR_L_cpu_iir_l_START (0)
#define WBBP_IIR_L_cpu_iir_l_END (3)
typedef union
{
    unsigned long noi_threshold_reg;
    struct
    {
        unsigned long cpu_noi_threshold : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_NOI_THRESHOLD_UNION;
#define WBBP_NOI_THRESHOLD_cpu_noi_threshold_START (0)
#define WBBP_NOI_THRESHOLD_cpu_noi_threshold_END (18)
typedef union
{
    unsigned long noi_constant_reg;
    struct
    {
        unsigned long cpu_noi_constant : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_NOI_CONSTANT_UNION;
#define WBBP_NOI_CONSTANT_cpu_noi_constant_START (0)
#define WBBP_NOI_CONSTANT_cpu_noi_constant_END (3)
typedef union
{
    unsigned long snr_comp_cfg1_reg;
    struct
    {
        unsigned long cpu_snr_comp_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_snr_comp_delta_alpha_coef_sl : 3;
        unsigned long reserved_1 : 1;
        unsigned long cpu_snr_comp_delta_alpha_coef_sttd : 3;
        unsigned long reserved_2 : 1;
        unsigned long cpu_snr_comp_delta_alpha_coef_cld : 3;
        unsigned long reserved_3 : 1;
        unsigned long cpu_snr_comp_delta_pre_coef1_sl : 5;
        unsigned long reserved_4 : 3;
        unsigned long cpu_snr_comp_delta_pre_coef2_sl : 5;
        unsigned long reserved_5 : 3;
    } reg;
} WBBP_SNR_COMP_CFG1_UNION;
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_en_START (0)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_en_END (0)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_sl_START (4)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_sl_END (6)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_sttd_START (8)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_sttd_END (10)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_cld_START (12)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_alpha_coef_cld_END (14)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_pre_coef1_sl_START (16)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_pre_coef1_sl_END (20)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_pre_coef2_sl_START (24)
#define WBBP_SNR_COMP_CFG1_cpu_snr_comp_delta_pre_coef2_sl_END (28)
typedef union
{
    unsigned long snr_alpha_coef_reg;
    struct
    {
        unsigned long cpu_nondual_snr_alpha_coef : 4;
        unsigned long reserved_0 : 12;
        unsigned long cpu_snr_alpha_mode : 3;
        unsigned long reserved_1 : 13;
    } reg;
} WBBP_SNR_ALPHA_COEF_UNION;
#define WBBP_SNR_ALPHA_COEF_cpu_nondual_snr_alpha_coef_START (0)
#define WBBP_SNR_ALPHA_COEF_cpu_nondual_snr_alpha_coef_END (3)
#define WBBP_SNR_ALPHA_COEF_cpu_snr_alpha_mode_START (16)
#define WBBP_SNR_ALPHA_COEF_cpu_snr_alpha_mode_END (18)
typedef union
{
    unsigned long pri_schic_coef_reg;
    struct
    {
        unsigned long cpu_pri_schic_coef : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PRI_SCHIC_COEF_UNION;
#define WBBP_PRI_SCHIC_COEF_cpu_pri_schic_coef_START (0)
#define WBBP_PRI_SCHIC_COEF_cpu_pri_schic_coef_END (9)
typedef union
{
    unsigned long snr_comp_cfg2_reg;
    struct
    {
        unsigned long cpu_snr_comp_delta_pre_coef1_sttd : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_snr_comp_delta_pre_coef2_sttd : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_snr_comp_delta_pre_coef1_cld : 5;
        unsigned long reserved_2 : 3;
        unsigned long cpu_snr_comp_delta_pre_coef2_cld : 5;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_SNR_COMP_CFG2_UNION;
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef1_sttd_START (0)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef1_sttd_END (4)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef2_sttd_START (8)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef2_sttd_END (12)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef1_cld_START (16)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef1_cld_END (20)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef2_cld_START (24)
#define WBBP_SNR_COMP_CFG2_cpu_snr_comp_delta_pre_coef2_cld_END (28)
typedef union
{
    unsigned long cqi_ss_correct_reg;
    struct
    {
        unsigned long cpu_cqi_ss_correct_coef : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_cqi_ss_correct_en : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_CQI_SS_CORRECT_UNION;
#define WBBP_CQI_SS_CORRECT_cpu_cqi_ss_correct_coef_START (0)
#define WBBP_CQI_SS_CORRECT_cpu_cqi_ss_correct_coef_END (11)
#define WBBP_CQI_SS_CORRECT_cpu_cqi_ss_correct_en_START (16)
#define WBBP_CQI_SS_CORRECT_cpu_cqi_ss_correct_en_END (16)
typedef union
{
    unsigned long llr_po_sel_reg;
    struct
    {
        unsigned long reserved_0 : 4;
        unsigned long cpu_llr_po_sel : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_LLR_PO_SEL_UNION;
#define WBBP_LLR_PO_SEL_cpu_llr_po_sel_START (4)
#define WBBP_LLR_PO_SEL_cpu_llr_po_sel_END (4)
typedef union
{
    unsigned long pdsch_less_p_reg;
    struct
    {
        unsigned long cpu_pdsch_less_p : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_hsd_cfg_o : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_hsd_cfg_p : 4;
        unsigned long reserved_2 : 4;
    } reg;
} WBBP_PDSCH_LESS_P_UNION;
#define WBBP_PDSCH_LESS_P_cpu_pdsch_less_p_START (0)
#define WBBP_PDSCH_LESS_P_cpu_pdsch_less_p_END (0)
#define WBBP_PDSCH_LESS_P_cpu_hsd_cfg_o_START (16)
#define WBBP_PDSCH_LESS_P_cpu_hsd_cfg_o_END (19)
#define WBBP_PDSCH_LESS_P_cpu_hsd_cfg_p_START (24)
#define WBBP_PDSCH_LESS_P_cpu_hsd_cfg_p_END (27)
typedef union
{
    unsigned long pri_fgnoi_alpha_coef_reg;
    struct
    {
        unsigned long cpu_fgnoi_alpha_coef : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_PRI_FGNOI_ALPHA_COEF_UNION;
#define WBBP_PRI_FGNOI_ALPHA_COEF_cpu_fgnoi_alpha_coef_START (0)
#define WBBP_PRI_FGNOI_ALPHA_COEF_cpu_fgnoi_alpha_coef_END (2)
typedef union
{
    unsigned long pri_nco_alpha_reg;
    struct
    {
        unsigned long cpu_pri_nco_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_PRI_NCO_ALPHA_UNION;
#define WBBP_PRI_NCO_ALPHA_cpu_pri_nco_alpha_START (0)
#define WBBP_PRI_NCO_ALPHA_cpu_pri_nco_alpha_END (3)
typedef union
{
    unsigned long dpa_start_sfn_reg;
    struct
    {
        unsigned long cpu_dpa_start_sfn : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_DPA_START_SFN_UNION;
#define WBBP_DPA_START_SFN_cpu_dpa_start_sfn_START (0)
#define WBBP_DPA_START_SFN_cpu_dpa_start_sfn_END (11)
typedef union
{
    unsigned long noi_alpha_reg;
    struct
    {
        unsigned long cpu_noi_alpha : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_NOI_ALPHA_UNION;
#define WBBP_NOI_ALPHA_cpu_noi_alpha_START (0)
#define WBBP_NOI_ALPHA_cpu_noi_alpha_END (5)
typedef union
{
    unsigned long pri_iorec_reg;
    struct
    {
        unsigned long cpu_pri_iorec : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PRI_IOREC_UNION;
#define WBBP_PRI_IOREC_cpu_pri_iorec_START (0)
#define WBBP_PRI_IOREC_cpu_pri_iorec_END (9)
typedef union
{
    unsigned long iorec_value_reg;
    struct
    {
        unsigned long cpu_iorec_min : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_iorec_max : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_pri_iorec_threshold : 8;
        unsigned long reserved_2 : 8;
    } reg;
} WBBP_IOREC_VALUE_UNION;
#define WBBP_IOREC_VALUE_cpu_iorec_min_START (0)
#define WBBP_IOREC_VALUE_cpu_iorec_min_END (4)
#define WBBP_IOREC_VALUE_cpu_iorec_max_START (8)
#define WBBP_IOREC_VALUE_cpu_iorec_max_END (12)
#define WBBP_IOREC_VALUE_cpu_pri_iorec_threshold_START (16)
#define WBBP_IOREC_VALUE_cpu_pri_iorec_threshold_END (23)
typedef union
{
    unsigned long pri_ioc_noi_coef_reg;
    struct
    {
        unsigned long cpu_pri_ioc_noi_coef : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_PRI_IOC_NOI_COEF_UNION;
#define WBBP_PRI_IOC_NOI_COEF_cpu_pri_ioc_noi_coef_START (0)
#define WBBP_PRI_IOC_NOI_COEF_cpu_pri_ioc_noi_coef_END (4)
typedef union
{
    unsigned long pri_ioc_threshold_reg;
    struct
    {
        unsigned long cpu_pri_ioc_threshold : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_PRI_IOC_THRESHOLD_UNION;
#define WBBP_PRI_IOC_THRESHOLD_cpu_pri_ioc_threshold_START (0)
#define WBBP_PRI_IOC_THRESHOLD_cpu_pri_ioc_threshold_END (7)
typedef union
{
    unsigned long pri_ioc_constant_reg;
    struct
    {
        unsigned long cpu_pri_ioc_constant : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_PRI_IOC_CONSTANT_UNION;
#define WBBP_PRI_IOC_CONSTANT_cpu_pri_ioc_constant_START (0)
#define WBBP_PRI_IOC_CONSTANT_cpu_pri_ioc_constant_END (3)
typedef union
{
    unsigned long pri_ioc_alpha_reg;
    struct
    {
        unsigned long cpu_pri_ioc_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_PRI_IOC_ALPHA_UNION;
#define WBBP_PRI_IOC_ALPHA_cpu_pri_ioc_alpha_START (0)
#define WBBP_PRI_IOC_ALPHA_cpu_pri_ioc_alpha_END (3)
typedef union
{
    unsigned long pri_nco_rscp_reg;
    struct
    {
        unsigned long cpu_pri_nco_rscp : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PRI_NCO_RSCP_UNION;
#define WBBP_PRI_NCO_RSCP_cpu_pri_nco_rscp_START (0)
#define WBBP_PRI_NCO_RSCP_cpu_pri_nco_rscp_END (9)
typedef union
{
    unsigned long pri_ic_en_reg;
    struct
    {
        unsigned long reserved_0 : 4;
        unsigned long cpu_pri_schic_en : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_PRI_IC_EN_UNION;
#define WBBP_PRI_IC_EN_cpu_pri_schic_en_START (4)
#define WBBP_PRI_IC_EN_cpu_pri_schic_en_END (4)
typedef union
{
    unsigned long pch_en_reg;
    struct
    {
        unsigned long cpu_pch_en : 1;
        unsigned long cpu_p_scch_less : 1;
        unsigned long cpu_rx_corr_mode : 1;
        unsigned long cpu_nco_en : 1;
        unsigned long cpu_smth_mode : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_subfrm_mode : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_sc_mode : 1;
        unsigned long cpu_llr_shift_mode : 1;
        unsigned long cpu_noi_rx_mode : 1;
        unsigned long reserved_2 : 9;
        unsigned long cpu_lmmse_ckg_bypass_sc : 8;
    } reg;
} WBBP_PCH_EN_UNION;
#define WBBP_PCH_EN_cpu_pch_en_START (0)
#define WBBP_PCH_EN_cpu_pch_en_END (0)
#define WBBP_PCH_EN_cpu_p_scch_less_START (1)
#define WBBP_PCH_EN_cpu_p_scch_less_END (1)
#define WBBP_PCH_EN_cpu_rx_corr_mode_START (2)
#define WBBP_PCH_EN_cpu_rx_corr_mode_END (2)
#define WBBP_PCH_EN_cpu_nco_en_START (3)
#define WBBP_PCH_EN_cpu_nco_en_END (3)
#define WBBP_PCH_EN_cpu_smth_mode_START (4)
#define WBBP_PCH_EN_cpu_smth_mode_END (4)
#define WBBP_PCH_EN_cpu_subfrm_mode_START (8)
#define WBBP_PCH_EN_cpu_subfrm_mode_END (8)
#define WBBP_PCH_EN_cpu_sc_mode_START (12)
#define WBBP_PCH_EN_cpu_sc_mode_END (12)
#define WBBP_PCH_EN_cpu_llr_shift_mode_START (13)
#define WBBP_PCH_EN_cpu_llr_shift_mode_END (13)
#define WBBP_PCH_EN_cpu_noi_rx_mode_START (14)
#define WBBP_PCH_EN_cpu_noi_rx_mode_END (14)
#define WBBP_PCH_EN_cpu_lmmse_ckg_bypass_sc_START (24)
#define WBBP_PCH_EN_cpu_lmmse_ckg_bypass_sc_END (31)
typedef union
{
    unsigned long spd_mode_reg;
    struct
    {
        unsigned long cpu_spd_mode : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_lmmse_cpc_drx : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_SPD_MODE_UNION;
#define WBBP_SPD_MODE_cpu_spd_mode_START (0)
#define WBBP_SPD_MODE_cpu_spd_mode_END (0)
#define WBBP_SPD_MODE_cpu_lmmse_cpc_drx_START (4)
#define WBBP_SPD_MODE_cpu_lmmse_cpc_drx_END (4)
typedef union
{
    unsigned long equalizer_en_reg;
    struct
    {
        unsigned long cpu_equalizer_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EQUALIZER_EN_UNION;
#define WBBP_EQUALIZER_EN_cpu_equalizer_en_START (0)
#define WBBP_EQUALIZER_EN_cpu_equalizer_en_END (0)
typedef union
{
    unsigned long mode_sel_reg;
    struct
    {
        unsigned long cpu_newfg_smth_sel : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_gap_smth_sel : 2;
        unsigned long reserved_1 : 2;
        unsigned long cpu_cqi_mode_sel : 1;
        unsigned long cpu_w2_alg_sel : 1;
        unsigned long cpu_outgap_sel : 1;
        unsigned long reserved_2 : 1;
        unsigned long cpu_w2_slot_offset : 4;
        unsigned long reserved_3 : 8;
        unsigned long cpu_pri_iorec_mode_sel : 2;
        unsigned long reserved_4 : 6;
    } reg;
} WBBP_MODE_SEL_UNION;
#define WBBP_MODE_SEL_cpu_newfg_smth_sel_START (0)
#define WBBP_MODE_SEL_cpu_newfg_smth_sel_END (1)
#define WBBP_MODE_SEL_cpu_gap_smth_sel_START (4)
#define WBBP_MODE_SEL_cpu_gap_smth_sel_END (5)
#define WBBP_MODE_SEL_cpu_cqi_mode_sel_START (8)
#define WBBP_MODE_SEL_cpu_cqi_mode_sel_END (8)
#define WBBP_MODE_SEL_cpu_w2_alg_sel_START (9)
#define WBBP_MODE_SEL_cpu_w2_alg_sel_END (9)
#define WBBP_MODE_SEL_cpu_outgap_sel_START (10)
#define WBBP_MODE_SEL_cpu_outgap_sel_END (10)
#define WBBP_MODE_SEL_cpu_w2_slot_offset_START (12)
#define WBBP_MODE_SEL_cpu_w2_slot_offset_END (15)
#define WBBP_MODE_SEL_cpu_pri_iorec_mode_sel_START (24)
#define WBBP_MODE_SEL_cpu_pri_iorec_mode_sel_END (25)
typedef union
{
    unsigned long pri_r5_para_renew_reg;
    struct
    {
        unsigned long cpu_pri_r5_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PRI_R5_PARA_RENEW_UNION;
#define WBBP_PRI_R5_PARA_RENEW_cpu_pri_r5_para_renew_START (0)
#define WBBP_PRI_R5_PARA_RENEW_cpu_pri_r5_para_renew_END (0)
typedef union
{
    unsigned long lmmse_en_reg;
    struct
    {
        unsigned long lmmse_en : 1;
        unsigned long sync_lmmse_en : 1;
        unsigned long pri_fg_para_renew : 1;
        unsigned long pri_r5_para_renew : 1;
        unsigned long reserved : 28;
    } reg;
} WBBP_LMMSE_EN_UNION;
#define WBBP_LMMSE_EN_lmmse_en_START (0)
#define WBBP_LMMSE_EN_lmmse_en_END (0)
#define WBBP_LMMSE_EN_sync_lmmse_en_START (1)
#define WBBP_LMMSE_EN_sync_lmmse_en_END (1)
#define WBBP_LMMSE_EN_pri_fg_para_renew_START (2)
#define WBBP_LMMSE_EN_pri_fg_para_renew_END (2)
#define WBBP_LMMSE_EN_pri_r5_para_renew_START (3)
#define WBBP_LMMSE_EN_pri_r5_para_renew_END (3)
typedef union
{
    unsigned long lmmse_ic1_en_reg;
    struct
    {
        unsigned long lmmse_ic1_en : 1;
        unsigned long sync_ic1_en : 1;
        unsigned long ic1_fg_para_renew : 1;
        unsigned long ic1_r5_para_renew : 1;
        unsigned long reserved : 28;
    } reg;
} WBBP_LMMSE_IC1_EN_UNION;
#define WBBP_LMMSE_IC1_EN_lmmse_ic1_en_START (0)
#define WBBP_LMMSE_IC1_EN_lmmse_ic1_en_END (0)
#define WBBP_LMMSE_IC1_EN_sync_ic1_en_START (1)
#define WBBP_LMMSE_IC1_EN_sync_ic1_en_END (1)
#define WBBP_LMMSE_IC1_EN_ic1_fg_para_renew_START (2)
#define WBBP_LMMSE_IC1_EN_ic1_fg_para_renew_END (2)
#define WBBP_LMMSE_IC1_EN_ic1_r5_para_renew_START (3)
#define WBBP_LMMSE_IC1_EN_ic1_r5_para_renew_END (3)
typedef union
{
    unsigned long lmmse_ic2_en_reg;
    struct
    {
        unsigned long lmmse_ic2_en : 1;
        unsigned long sync_ic2_en : 1;
        unsigned long ic2_fg_para_renew : 1;
        unsigned long ic2_r5_para_renew : 1;
        unsigned long reserved : 28;
    } reg;
} WBBP_LMMSE_IC2_EN_UNION;
#define WBBP_LMMSE_IC2_EN_lmmse_ic2_en_START (0)
#define WBBP_LMMSE_IC2_EN_lmmse_ic2_en_END (0)
#define WBBP_LMMSE_IC2_EN_sync_ic2_en_START (1)
#define WBBP_LMMSE_IC2_EN_sync_ic2_en_END (1)
#define WBBP_LMMSE_IC2_EN_ic2_fg_para_renew_START (2)
#define WBBP_LMMSE_IC2_EN_ic2_fg_para_renew_END (2)
#define WBBP_LMMSE_IC2_EN_ic2_r5_para_renew_START (3)
#define WBBP_LMMSE_IC2_EN_ic2_r5_para_renew_END (3)
typedef union
{
    unsigned long r1_rpt_reg;
    struct
    {
        unsigned long r1_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_R1_RPT_UNION;
#define WBBP_R1_RPT_r1_rpt_START (0)
#define WBBP_R1_RPT_r1_rpt_END (23)
typedef union
{
    unsigned long r2_rpt_reg;
    struct
    {
        unsigned long r2_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_R2_RPT_UNION;
#define WBBP_R2_RPT_r2_rpt_START (0)
#define WBBP_R2_RPT_r2_rpt_END (23)
typedef union
{
    unsigned long r3_rpt_reg;
    struct
    {
        unsigned long r3_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_R3_RPT_UNION;
#define WBBP_R3_RPT_r3_rpt_START (0)
#define WBBP_R3_RPT_r3_rpt_END (23)
typedef union
{
    unsigned long r4_rpt_reg;
    struct
    {
        unsigned long r4_rpt : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_R4_RPT_UNION;
#define WBBP_R4_RPT_r4_rpt_START (0)
#define WBBP_R4_RPT_r4_rpt_END (23)
typedef union
{
    unsigned long gap_ind_rpt_reg;
    struct
    {
        unsigned long gap_ind_rpt : 1;
        unsigned long reserved_0 : 15;
        unsigned long spd_cnt_rpt : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_GAP_IND_RPT_UNION;
#define WBBP_GAP_IND_RPT_gap_ind_rpt_START (0)
#define WBBP_GAP_IND_RPT_gap_ind_rpt_END (0)
#define WBBP_GAP_IND_RPT_spd_cnt_rpt_START (16)
#define WBBP_GAP_IND_RPT_spd_cnt_rpt_END (23)
typedef union
{
    unsigned long fg_noi_n11_reg;
    struct
    {
        unsigned long fg_noi_n11 : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_FG_NOI_N11_UNION;
#define WBBP_FG_NOI_N11_fg_noi_n11_START (0)
#define WBBP_FG_NOI_N11_fg_noi_n11_END (19)
typedef union
{
    unsigned long fg_noi_n22_reg;
    struct
    {
        unsigned long fg_noi_n22 : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_FG_NOI_N22_UNION;
#define WBBP_FG_NOI_N22_fg_noi_n22_START (0)
#define WBBP_FG_NOI_N22_fg_noi_n22_END (19)
typedef union
{
    unsigned long fg_noi_n12_i_reg;
    struct
    {
        unsigned long fg_noi_n12_i : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_FG_NOI_N12_I_UNION;
#define WBBP_FG_NOI_N12_I_fg_noi_n12_i_START (0)
#define WBBP_FG_NOI_N12_I_fg_noi_n12_i_END (19)
typedef union
{
    unsigned long fg_noi_n12_q_reg;
    struct
    {
        unsigned long fg_noi_n12_q : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_FG_NOI_N12_Q_UNION;
#define WBBP_FG_NOI_N12_Q_fg_noi_n12_q_START (0)
#define WBBP_FG_NOI_N12_Q_fg_noi_n12_q_END (19)
typedef union
{
    unsigned long ic1_rx1_fg0_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg0_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG0_PST_UNION;
#define WBBP_IC1_RX1_FG0_PST_cpu_ic1_rx1_fg0_pst_samp_START (0)
#define WBBP_IC1_RX1_FG0_PST_cpu_ic1_rx1_fg0_pst_samp_END (1)
#define WBBP_IC1_RX1_FG0_PST_cpu_ic1_rx1_fg0_pst_chip_START (2)
#define WBBP_IC1_RX1_FG0_PST_cpu_ic1_rx1_fg0_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg1_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg1_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG1_PST_UNION;
#define WBBP_IC1_RX1_FG1_PST_cpu_ic1_rx1_fg1_pst_samp_START (0)
#define WBBP_IC1_RX1_FG1_PST_cpu_ic1_rx1_fg1_pst_samp_END (1)
#define WBBP_IC1_RX1_FG1_PST_cpu_ic1_rx1_fg1_pst_chip_START (2)
#define WBBP_IC1_RX1_FG1_PST_cpu_ic1_rx1_fg1_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg2_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg2_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG2_PST_UNION;
#define WBBP_IC1_RX1_FG2_PST_cpu_ic1_rx1_fg2_pst_samp_START (0)
#define WBBP_IC1_RX1_FG2_PST_cpu_ic1_rx1_fg2_pst_samp_END (1)
#define WBBP_IC1_RX1_FG2_PST_cpu_ic1_rx1_fg2_pst_chip_START (2)
#define WBBP_IC1_RX1_FG2_PST_cpu_ic1_rx1_fg2_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg3_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg3_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG3_PST_UNION;
#define WBBP_IC1_RX1_FG3_PST_cpu_ic1_rx1_fg3_pst_samp_START (0)
#define WBBP_IC1_RX1_FG3_PST_cpu_ic1_rx1_fg3_pst_samp_END (1)
#define WBBP_IC1_RX1_FG3_PST_cpu_ic1_rx1_fg3_pst_chip_START (2)
#define WBBP_IC1_RX1_FG3_PST_cpu_ic1_rx1_fg3_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg4_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg4_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG4_PST_UNION;
#define WBBP_IC1_RX1_FG4_PST_cpu_ic1_rx1_fg4_pst_samp_START (0)
#define WBBP_IC1_RX1_FG4_PST_cpu_ic1_rx1_fg4_pst_samp_END (1)
#define WBBP_IC1_RX1_FG4_PST_cpu_ic1_rx1_fg4_pst_chip_START (2)
#define WBBP_IC1_RX1_FG4_PST_cpu_ic1_rx1_fg4_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg5_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg5_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG5_PST_UNION;
#define WBBP_IC1_RX1_FG5_PST_cpu_ic1_rx1_fg5_pst_samp_START (0)
#define WBBP_IC1_RX1_FG5_PST_cpu_ic1_rx1_fg5_pst_samp_END (1)
#define WBBP_IC1_RX1_FG5_PST_cpu_ic1_rx1_fg5_pst_chip_START (2)
#define WBBP_IC1_RX1_FG5_PST_cpu_ic1_rx1_fg5_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg6_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg6_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG6_PST_UNION;
#define WBBP_IC1_RX1_FG6_PST_cpu_ic1_rx1_fg6_pst_samp_START (0)
#define WBBP_IC1_RX1_FG6_PST_cpu_ic1_rx1_fg6_pst_samp_END (1)
#define WBBP_IC1_RX1_FG6_PST_cpu_ic1_rx1_fg6_pst_chip_START (2)
#define WBBP_IC1_RX1_FG6_PST_cpu_ic1_rx1_fg6_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg7_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg7_pst_samp : 2;
        unsigned long cpu_ic1_rx1_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX1_FG7_PST_UNION;
#define WBBP_IC1_RX1_FG7_PST_cpu_ic1_rx1_fg7_pst_samp_START (0)
#define WBBP_IC1_RX1_FG7_PST_cpu_ic1_rx1_fg7_pst_samp_END (1)
#define WBBP_IC1_RX1_FG7_PST_cpu_ic1_rx1_fg7_pst_chip_START (2)
#define WBBP_IC1_RX1_FG7_PST_cpu_ic1_rx1_fg7_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg0_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg0_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG0_PST_UNION;
#define WBBP_IC1_RX2_FG0_PST_cpu_ic1_rx2_fg0_pst_samp_START (0)
#define WBBP_IC1_RX2_FG0_PST_cpu_ic1_rx2_fg0_pst_samp_END (1)
#define WBBP_IC1_RX2_FG0_PST_cpu_ic1_rx2_fg0_pst_chip_START (2)
#define WBBP_IC1_RX2_FG0_PST_cpu_ic1_rx2_fg0_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg1_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg1_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG1_PST_UNION;
#define WBBP_IC1_RX2_FG1_PST_cpu_ic1_rx2_fg1_pst_samp_START (0)
#define WBBP_IC1_RX2_FG1_PST_cpu_ic1_rx2_fg1_pst_samp_END (1)
#define WBBP_IC1_RX2_FG1_PST_cpu_ic1_rx2_fg1_pst_chip_START (2)
#define WBBP_IC1_RX2_FG1_PST_cpu_ic1_rx2_fg1_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg2_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg2_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG2_PST_UNION;
#define WBBP_IC1_RX2_FG2_PST_cpu_ic1_rx2_fg2_pst_samp_START (0)
#define WBBP_IC1_RX2_FG2_PST_cpu_ic1_rx2_fg2_pst_samp_END (1)
#define WBBP_IC1_RX2_FG2_PST_cpu_ic1_rx2_fg2_pst_chip_START (2)
#define WBBP_IC1_RX2_FG2_PST_cpu_ic1_rx2_fg2_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg3_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg3_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG3_PST_UNION;
#define WBBP_IC1_RX2_FG3_PST_cpu_ic1_rx2_fg3_pst_samp_START (0)
#define WBBP_IC1_RX2_FG3_PST_cpu_ic1_rx2_fg3_pst_samp_END (1)
#define WBBP_IC1_RX2_FG3_PST_cpu_ic1_rx2_fg3_pst_chip_START (2)
#define WBBP_IC1_RX2_FG3_PST_cpu_ic1_rx2_fg3_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg4_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg4_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG4_PST_UNION;
#define WBBP_IC1_RX2_FG4_PST_cpu_ic1_rx2_fg4_pst_samp_START (0)
#define WBBP_IC1_RX2_FG4_PST_cpu_ic1_rx2_fg4_pst_samp_END (1)
#define WBBP_IC1_RX2_FG4_PST_cpu_ic1_rx2_fg4_pst_chip_START (2)
#define WBBP_IC1_RX2_FG4_PST_cpu_ic1_rx2_fg4_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg5_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg5_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG5_PST_UNION;
#define WBBP_IC1_RX2_FG5_PST_cpu_ic1_rx2_fg5_pst_samp_START (0)
#define WBBP_IC1_RX2_FG5_PST_cpu_ic1_rx2_fg5_pst_samp_END (1)
#define WBBP_IC1_RX2_FG5_PST_cpu_ic1_rx2_fg5_pst_chip_START (2)
#define WBBP_IC1_RX2_FG5_PST_cpu_ic1_rx2_fg5_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg6_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg6_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG6_PST_UNION;
#define WBBP_IC1_RX2_FG6_PST_cpu_ic1_rx2_fg6_pst_samp_START (0)
#define WBBP_IC1_RX2_FG6_PST_cpu_ic1_rx2_fg6_pst_samp_END (1)
#define WBBP_IC1_RX2_FG6_PST_cpu_ic1_rx2_fg6_pst_chip_START (2)
#define WBBP_IC1_RX2_FG6_PST_cpu_ic1_rx2_fg6_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx2_fg7_pst_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg7_pst_samp : 2;
        unsigned long cpu_ic1_rx2_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC1_RX2_FG7_PST_UNION;
#define WBBP_IC1_RX2_FG7_PST_cpu_ic1_rx2_fg7_pst_samp_START (0)
#define WBBP_IC1_RX2_FG7_PST_cpu_ic1_rx2_fg7_pst_samp_END (1)
#define WBBP_IC1_RX2_FG7_PST_cpu_ic1_rx2_fg7_pst_chip_START (2)
#define WBBP_IC1_RX2_FG7_PST_cpu_ic1_rx2_fg7_pst_chip_END (6)
typedef union
{
    unsigned long ic1_rx1_fg_en_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX1_FG_EN_UNION;
#define WBBP_IC1_RX1_FG_EN_cpu_ic1_rx1_fg_en_START (0)
#define WBBP_IC1_RX1_FG_EN_cpu_ic1_rx1_fg_en_END (7)
typedef union
{
    unsigned long ic1_rx1_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX1_FG_UD_ACUTE_IND_UNION;
#define WBBP_IC1_RX1_FG_UD_ACUTE_IND_cpu_ic1_rx1_fg_ud_acute_ind_START (0)
#define WBBP_IC1_RX1_FG_UD_ACUTE_IND_cpu_ic1_rx1_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long ic1_rx1_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX1_FG_UD_FLAG_UNION;
#define WBBP_IC1_RX1_FG_UD_FLAG_cpu_ic1_rx1_fg_ud_flag_START (0)
#define WBBP_IC1_RX1_FG_UD_FLAG_cpu_ic1_rx1_fg_ud_flag_END (7)
typedef union
{
    unsigned long ic1_rx1_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_ic1_rx1_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ic1_rx1_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_IC1_RX1_FGPOW_IND_UNION;
#define WBBP_IC1_RX1_FGPOW_IND_cpu_ic1_rx1_maxfg_ind_START (0)
#define WBBP_IC1_RX1_FGPOW_IND_cpu_ic1_rx1_maxfg_ind_END (2)
#define WBBP_IC1_RX1_FGPOW_IND_cpu_ic1_rx1_sndfg_ind_START (8)
#define WBBP_IC1_RX1_FGPOW_IND_cpu_ic1_rx1_sndfg_ind_END (10)
typedef union
{
    unsigned long ic1_rx2_fg_en_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX2_FG_EN_UNION;
#define WBBP_IC1_RX2_FG_EN_cpu_ic1_rx2_fg_en_START (0)
#define WBBP_IC1_RX2_FG_EN_cpu_ic1_rx2_fg_en_END (7)
typedef union
{
    unsigned long ic1_rx2_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX2_FG_UD_ACUTE_IND_UNION;
#define WBBP_IC1_RX2_FG_UD_ACUTE_IND_cpu_ic1_rx2_fg_ud_acute_ind_START (0)
#define WBBP_IC1_RX2_FG_UD_ACUTE_IND_cpu_ic1_rx2_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long ic1_rx2_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_RX2_FG_UD_FLAG_UNION;
#define WBBP_IC1_RX2_FG_UD_FLAG_cpu_ic1_rx2_fg_ud_flag_START (0)
#define WBBP_IC1_RX2_FG_UD_FLAG_cpu_ic1_rx2_fg_ud_flag_END (7)
typedef union
{
    unsigned long ic1_rx2_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_ic1_rx2_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ic1_rx2_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_IC1_RX2_FGPOW_IND_UNION;
#define WBBP_IC1_RX2_FGPOW_IND_cpu_ic1_rx2_maxfg_ind_START (0)
#define WBBP_IC1_RX2_FGPOW_IND_cpu_ic1_rx2_maxfg_ind_END (2)
#define WBBP_IC1_RX2_FGPOW_IND_cpu_ic1_rx2_sndfg_ind_START (8)
#define WBBP_IC1_RX2_FGPOW_IND_cpu_ic1_rx2_sndfg_ind_END (10)
typedef union
{
    unsigned long ic1_win_pst_reg;
    struct
    {
        unsigned long cpu_ic1_win_pst_chip : 12;
        unsigned long cpu_ic1_win_pst_slot : 4;
        unsigned long reserved : 15;
        unsigned long cpu_ic1_win_ud_flag : 1;
    } reg;
} WBBP_IC1_WIN_PST_UNION;
#define WBBP_IC1_WIN_PST_cpu_ic1_win_pst_chip_START (0)
#define WBBP_IC1_WIN_PST_cpu_ic1_win_pst_chip_END (11)
#define WBBP_IC1_WIN_PST_cpu_ic1_win_pst_slot_START (12)
#define WBBP_IC1_WIN_PST_cpu_ic1_win_pst_slot_END (15)
#define WBBP_IC1_WIN_PST_cpu_ic1_win_ud_flag_START (31)
#define WBBP_IC1_WIN_PST_cpu_ic1_win_ud_flag_END (31)
typedef union
{
    unsigned long ic1_scr_ind_reg;
    struct
    {
        unsigned long cpu_ic1_scr_ini : 18;
        unsigned long reserved : 13;
        unsigned long cpu_ic1_ud_flag : 1;
    } reg;
} WBBP_IC1_SCR_IND_UNION;
#define WBBP_IC1_SCR_IND_cpu_ic1_scr_ini_START (0)
#define WBBP_IC1_SCR_IND_cpu_ic1_scr_ini_END (17)
#define WBBP_IC1_SCR_IND_cpu_ic1_ud_flag_START (31)
#define WBBP_IC1_SCR_IND_cpu_ic1_ud_flag_END (31)
typedef union
{
    unsigned long ic1_iorec_reg;
    struct
    {
        unsigned long cpu_ic1_iorec : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC1_IOREC_UNION;
#define WBBP_IC1_IOREC_cpu_ic1_iorec_START (0)
#define WBBP_IC1_IOREC_cpu_ic1_iorec_END (9)
typedef union
{
    unsigned long ic1_ioc_threshold_reg;
    struct
    {
        unsigned long cpu_ic1_ioc_threshold : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_IOC_THRESHOLD_UNION;
#define WBBP_IC1_IOC_THRESHOLD_cpu_ic1_ioc_threshold_START (0)
#define WBBP_IC1_IOC_THRESHOLD_cpu_ic1_ioc_threshold_END (7)
typedef union
{
    unsigned long ic1_ioc_constant_reg;
    struct
    {
        unsigned long cpu_ic1_ioc_constant : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC1_IOC_CONSTANT_UNION;
#define WBBP_IC1_IOC_CONSTANT_cpu_ic1_ioc_constant_START (0)
#define WBBP_IC1_IOC_CONSTANT_cpu_ic1_ioc_constant_END (3)
typedef union
{
    unsigned long ic1_ioc_alpha_reg;
    struct
    {
        unsigned long cpu_ic1_ioc_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC1_IOC_ALPHA_UNION;
#define WBBP_IC1_IOC_ALPHA_cpu_ic1_ioc_alpha_START (0)
#define WBBP_IC1_IOC_ALPHA_cpu_ic1_ioc_alpha_END (3)
typedef union
{
    unsigned long ic1_iorec_threshold_reg;
    struct
    {
        unsigned long cpu_ic1_iorec_threshold : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC1_IOREC_THRESHOLD_UNION;
#define WBBP_IC1_IOREC_THRESHOLD_cpu_ic1_iorec_threshold_START (0)
#define WBBP_IC1_IOREC_THRESHOLD_cpu_ic1_iorec_threshold_END (7)
typedef union
{
    unsigned long ic1_ioc_noi_coef_reg;
    struct
    {
        unsigned long cpu_ic1_ioc_noi_coef : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_IC1_IOC_NOI_COEF_UNION;
#define WBBP_IC1_IOC_NOI_COEF_cpu_ic1_ioc_noi_coef_START (0)
#define WBBP_IC1_IOC_NOI_COEF_cpu_ic1_ioc_noi_coef_END (4)
typedef union
{
    unsigned long ic1_iorec_amend_reg;
    struct
    {
        unsigned long cpu_ic1_iorec_noi_amend : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_ic1_iorec_sm_amend : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_IC1_IOREC_AMEND_UNION;
#define WBBP_IC1_IOREC_AMEND_cpu_ic1_iorec_noi_amend_START (0)
#define WBBP_IC1_IOREC_AMEND_cpu_ic1_iorec_noi_amend_END (5)
#define WBBP_IC1_IOREC_AMEND_cpu_ic1_iorec_sm_amend_START (8)
#define WBBP_IC1_IOREC_AMEND_cpu_ic1_iorec_sm_amend_END (13)
typedef union
{
    unsigned long ic1_nco_rscp_reg;
    struct
    {
        unsigned long cpu_ic1_nco_rscp : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC1_NCO_RSCP_UNION;
#define WBBP_IC1_NCO_RSCP_cpu_ic1_nco_rscp_START (0)
#define WBBP_IC1_NCO_RSCP_cpu_ic1_nco_rscp_END (9)
typedef union
{
    unsigned long ic1_nco_rscp_th_reg;
    struct
    {
        unsigned long cpu_ic1_nco_rscp_th : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC1_NCO_RSCP_TH_UNION;
#define WBBP_IC1_NCO_RSCP_TH_cpu_ic1_nco_rscp_th_START (0)
#define WBBP_IC1_NCO_RSCP_TH_cpu_ic1_nco_rscp_th_END (9)
typedef union
{
    unsigned long ic1_nco_alpha_reg;
    struct
    {
        unsigned long cpu_ic1_nco_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC1_NCO_ALPHA_UNION;
#define WBBP_IC1_NCO_ALPHA_cpu_ic1_nco_alpha_START (0)
#define WBBP_IC1_NCO_ALPHA_cpu_ic1_nco_alpha_END (3)
typedef union
{
    unsigned long ic1_mode_sel_reg;
    struct
    {
        unsigned long cpu_ic1_iorec_mode_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IC1_MODE_SEL_UNION;
#define WBBP_IC1_MODE_SEL_cpu_ic1_iorec_mode_sel_START (0)
#define WBBP_IC1_MODE_SEL_cpu_ic1_iorec_mode_sel_END (1)
typedef union
{
    unsigned long ic1_en_reg;
    struct
    {
        unsigned long cpu_ic1_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC1_EN_UNION;
#define WBBP_IC1_EN_cpu_ic1_en_START (0)
#define WBBP_IC1_EN_cpu_ic1_en_END (0)
typedef union
{
    unsigned long ic1_ic_en_reg;
    struct
    {
        unsigned long cpu_ic1_cpichic_en : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_ic1_cpichic_coef : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_IC1_IC_EN_UNION;
#define WBBP_IC1_IC_EN_cpu_ic1_cpichic_en_START (0)
#define WBBP_IC1_IC_EN_cpu_ic1_cpichic_en_END (0)
#define WBBP_IC1_IC_EN_cpu_ic1_cpichic_coef_START (16)
#define WBBP_IC1_IC_EN_cpu_ic1_cpichic_coef_END (25)
typedef union
{
    unsigned long ic1_r5_para_renew_reg;
    struct
    {
        unsigned long cpu_ic1_r5_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC1_R5_PARA_RENEW_UNION;
#define WBBP_IC1_R5_PARA_RENEW_cpu_ic1_r5_para_renew_START (0)
#define WBBP_IC1_R5_PARA_RENEW_cpu_ic1_r5_para_renew_END (0)
typedef union
{
    unsigned long ic1_fg_para_renew_reg;
    struct
    {
        unsigned long cpu_ic1_fg_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC1_FG_PARA_RENEW_UNION;
#define WBBP_IC1_FG_PARA_RENEW_cpu_ic1_fg_para_renew_START (0)
#define WBBP_IC1_FG_PARA_RENEW_cpu_ic1_fg_para_renew_END (0)
typedef union
{
    unsigned long ic2_rx1_fg0_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg0_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG0_PST_UNION;
#define WBBP_IC2_RX1_FG0_PST_cpu_ic2_rx1_fg0_pst_samp_START (0)
#define WBBP_IC2_RX1_FG0_PST_cpu_ic2_rx1_fg0_pst_samp_END (1)
#define WBBP_IC2_RX1_FG0_PST_cpu_ic2_rx1_fg0_pst_chip_START (2)
#define WBBP_IC2_RX1_FG0_PST_cpu_ic2_rx1_fg0_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg1_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg1_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG1_PST_UNION;
#define WBBP_IC2_RX1_FG1_PST_cpu_ic2_rx1_fg1_pst_samp_START (0)
#define WBBP_IC2_RX1_FG1_PST_cpu_ic2_rx1_fg1_pst_samp_END (1)
#define WBBP_IC2_RX1_FG1_PST_cpu_ic2_rx1_fg1_pst_chip_START (2)
#define WBBP_IC2_RX1_FG1_PST_cpu_ic2_rx1_fg1_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg2_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg2_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG2_PST_UNION;
#define WBBP_IC2_RX1_FG2_PST_cpu_ic2_rx1_fg2_pst_samp_START (0)
#define WBBP_IC2_RX1_FG2_PST_cpu_ic2_rx1_fg2_pst_samp_END (1)
#define WBBP_IC2_RX1_FG2_PST_cpu_ic2_rx1_fg2_pst_chip_START (2)
#define WBBP_IC2_RX1_FG2_PST_cpu_ic2_rx1_fg2_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg3_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg3_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG3_PST_UNION;
#define WBBP_IC2_RX1_FG3_PST_cpu_ic2_rx1_fg3_pst_samp_START (0)
#define WBBP_IC2_RX1_FG3_PST_cpu_ic2_rx1_fg3_pst_samp_END (1)
#define WBBP_IC2_RX1_FG3_PST_cpu_ic2_rx1_fg3_pst_chip_START (2)
#define WBBP_IC2_RX1_FG3_PST_cpu_ic2_rx1_fg3_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg4_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg4_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG4_PST_UNION;
#define WBBP_IC2_RX1_FG4_PST_cpu_ic2_rx1_fg4_pst_samp_START (0)
#define WBBP_IC2_RX1_FG4_PST_cpu_ic2_rx1_fg4_pst_samp_END (1)
#define WBBP_IC2_RX1_FG4_PST_cpu_ic2_rx1_fg4_pst_chip_START (2)
#define WBBP_IC2_RX1_FG4_PST_cpu_ic2_rx1_fg4_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg5_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg5_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG5_PST_UNION;
#define WBBP_IC2_RX1_FG5_PST_cpu_ic2_rx1_fg5_pst_samp_START (0)
#define WBBP_IC2_RX1_FG5_PST_cpu_ic2_rx1_fg5_pst_samp_END (1)
#define WBBP_IC2_RX1_FG5_PST_cpu_ic2_rx1_fg5_pst_chip_START (2)
#define WBBP_IC2_RX1_FG5_PST_cpu_ic2_rx1_fg5_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg6_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg6_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG6_PST_UNION;
#define WBBP_IC2_RX1_FG6_PST_cpu_ic2_rx1_fg6_pst_samp_START (0)
#define WBBP_IC2_RX1_FG6_PST_cpu_ic2_rx1_fg6_pst_samp_END (1)
#define WBBP_IC2_RX1_FG6_PST_cpu_ic2_rx1_fg6_pst_chip_START (2)
#define WBBP_IC2_RX1_FG6_PST_cpu_ic2_rx1_fg6_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg7_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg7_pst_samp : 2;
        unsigned long cpu_ic2_rx1_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX1_FG7_PST_UNION;
#define WBBP_IC2_RX1_FG7_PST_cpu_ic2_rx1_fg7_pst_samp_START (0)
#define WBBP_IC2_RX1_FG7_PST_cpu_ic2_rx1_fg7_pst_samp_END (1)
#define WBBP_IC2_RX1_FG7_PST_cpu_ic2_rx1_fg7_pst_chip_START (2)
#define WBBP_IC2_RX1_FG7_PST_cpu_ic2_rx1_fg7_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg0_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg0_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg0_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG0_PST_UNION;
#define WBBP_IC2_RX2_FG0_PST_cpu_ic2_rx2_fg0_pst_samp_START (0)
#define WBBP_IC2_RX2_FG0_PST_cpu_ic2_rx2_fg0_pst_samp_END (1)
#define WBBP_IC2_RX2_FG0_PST_cpu_ic2_rx2_fg0_pst_chip_START (2)
#define WBBP_IC2_RX2_FG0_PST_cpu_ic2_rx2_fg0_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg1_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg1_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg1_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG1_PST_UNION;
#define WBBP_IC2_RX2_FG1_PST_cpu_ic2_rx2_fg1_pst_samp_START (0)
#define WBBP_IC2_RX2_FG1_PST_cpu_ic2_rx2_fg1_pst_samp_END (1)
#define WBBP_IC2_RX2_FG1_PST_cpu_ic2_rx2_fg1_pst_chip_START (2)
#define WBBP_IC2_RX2_FG1_PST_cpu_ic2_rx2_fg1_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg2_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg2_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg2_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG2_PST_UNION;
#define WBBP_IC2_RX2_FG2_PST_cpu_ic2_rx2_fg2_pst_samp_START (0)
#define WBBP_IC2_RX2_FG2_PST_cpu_ic2_rx2_fg2_pst_samp_END (1)
#define WBBP_IC2_RX2_FG2_PST_cpu_ic2_rx2_fg2_pst_chip_START (2)
#define WBBP_IC2_RX2_FG2_PST_cpu_ic2_rx2_fg2_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg3_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg3_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg3_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG3_PST_UNION;
#define WBBP_IC2_RX2_FG3_PST_cpu_ic2_rx2_fg3_pst_samp_START (0)
#define WBBP_IC2_RX2_FG3_PST_cpu_ic2_rx2_fg3_pst_samp_END (1)
#define WBBP_IC2_RX2_FG3_PST_cpu_ic2_rx2_fg3_pst_chip_START (2)
#define WBBP_IC2_RX2_FG3_PST_cpu_ic2_rx2_fg3_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg4_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg4_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg4_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG4_PST_UNION;
#define WBBP_IC2_RX2_FG4_PST_cpu_ic2_rx2_fg4_pst_samp_START (0)
#define WBBP_IC2_RX2_FG4_PST_cpu_ic2_rx2_fg4_pst_samp_END (1)
#define WBBP_IC2_RX2_FG4_PST_cpu_ic2_rx2_fg4_pst_chip_START (2)
#define WBBP_IC2_RX2_FG4_PST_cpu_ic2_rx2_fg4_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg5_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg5_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg5_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG5_PST_UNION;
#define WBBP_IC2_RX2_FG5_PST_cpu_ic2_rx2_fg5_pst_samp_START (0)
#define WBBP_IC2_RX2_FG5_PST_cpu_ic2_rx2_fg5_pst_samp_END (1)
#define WBBP_IC2_RX2_FG5_PST_cpu_ic2_rx2_fg5_pst_chip_START (2)
#define WBBP_IC2_RX2_FG5_PST_cpu_ic2_rx2_fg5_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg6_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg6_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg6_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG6_PST_UNION;
#define WBBP_IC2_RX2_FG6_PST_cpu_ic2_rx2_fg6_pst_samp_START (0)
#define WBBP_IC2_RX2_FG6_PST_cpu_ic2_rx2_fg6_pst_samp_END (1)
#define WBBP_IC2_RX2_FG6_PST_cpu_ic2_rx2_fg6_pst_chip_START (2)
#define WBBP_IC2_RX2_FG6_PST_cpu_ic2_rx2_fg6_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx2_fg7_pst_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg7_pst_samp : 2;
        unsigned long cpu_ic2_rx2_fg7_pst_chip : 5;
        unsigned long reserved : 25;
    } reg;
} WBBP_IC2_RX2_FG7_PST_UNION;
#define WBBP_IC2_RX2_FG7_PST_cpu_ic2_rx2_fg7_pst_samp_START (0)
#define WBBP_IC2_RX2_FG7_PST_cpu_ic2_rx2_fg7_pst_samp_END (1)
#define WBBP_IC2_RX2_FG7_PST_cpu_ic2_rx2_fg7_pst_chip_START (2)
#define WBBP_IC2_RX2_FG7_PST_cpu_ic2_rx2_fg7_pst_chip_END (6)
typedef union
{
    unsigned long ic2_rx1_fg_en_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX1_FG_EN_UNION;
#define WBBP_IC2_RX1_FG_EN_cpu_ic2_rx1_fg_en_START (0)
#define WBBP_IC2_RX1_FG_EN_cpu_ic2_rx1_fg_en_END (7)
typedef union
{
    unsigned long ic2_rx1_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX1_FG_UD_ACUTE_IND_UNION;
#define WBBP_IC2_RX1_FG_UD_ACUTE_IND_cpu_ic2_rx1_fg_ud_acute_ind_START (0)
#define WBBP_IC2_RX1_FG_UD_ACUTE_IND_cpu_ic2_rx1_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long ic2_rx1_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX1_FG_UD_FLAG_UNION;
#define WBBP_IC2_RX1_FG_UD_FLAG_cpu_ic2_rx1_fg_ud_flag_START (0)
#define WBBP_IC2_RX1_FG_UD_FLAG_cpu_ic2_rx1_fg_ud_flag_END (7)
typedef union
{
    unsigned long ic2_rx1_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_ic2_rx1_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ic2_rx1_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_IC2_RX1_FGPOW_IND_UNION;
#define WBBP_IC2_RX1_FGPOW_IND_cpu_ic2_rx1_maxfg_ind_START (0)
#define WBBP_IC2_RX1_FGPOW_IND_cpu_ic2_rx1_maxfg_ind_END (2)
#define WBBP_IC2_RX1_FGPOW_IND_cpu_ic2_rx1_sndfg_ind_START (8)
#define WBBP_IC2_RX1_FGPOW_IND_cpu_ic2_rx1_sndfg_ind_END (10)
typedef union
{
    unsigned long ic2_rx2_fg_en_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg_en : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX2_FG_EN_UNION;
#define WBBP_IC2_RX2_FG_EN_cpu_ic2_rx2_fg_en_START (0)
#define WBBP_IC2_RX2_FG_EN_cpu_ic2_rx2_fg_en_END (7)
typedef union
{
    unsigned long ic2_rx2_fg_ud_acute_ind_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg_ud_acute_ind : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX2_FG_UD_ACUTE_IND_UNION;
#define WBBP_IC2_RX2_FG_UD_ACUTE_IND_cpu_ic2_rx2_fg_ud_acute_ind_START (0)
#define WBBP_IC2_RX2_FG_UD_ACUTE_IND_cpu_ic2_rx2_fg_ud_acute_ind_END (7)
typedef union
{
    unsigned long ic2_rx2_fg_ud_flag_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_fg_ud_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_RX2_FG_UD_FLAG_UNION;
#define WBBP_IC2_RX2_FG_UD_FLAG_cpu_ic2_rx2_fg_ud_flag_START (0)
#define WBBP_IC2_RX2_FG_UD_FLAG_cpu_ic2_rx2_fg_ud_flag_END (7)
typedef union
{
    unsigned long ic2_rx2_fgpow_ind_reg;
    struct
    {
        unsigned long cpu_ic2_rx2_maxfg_ind : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_ic2_rx2_sndfg_ind : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_IC2_RX2_FGPOW_IND_UNION;
#define WBBP_IC2_RX2_FGPOW_IND_cpu_ic2_rx2_maxfg_ind_START (0)
#define WBBP_IC2_RX2_FGPOW_IND_cpu_ic2_rx2_maxfg_ind_END (2)
#define WBBP_IC2_RX2_FGPOW_IND_cpu_ic2_rx2_sndfg_ind_START (8)
#define WBBP_IC2_RX2_FGPOW_IND_cpu_ic2_rx2_sndfg_ind_END (10)
typedef union
{
    unsigned long ic2_win_pst_reg;
    struct
    {
        unsigned long cpu_ic2_win_pst_chip : 12;
        unsigned long cpu_ic2_win_pst_slot : 4;
        unsigned long reserved : 15;
        unsigned long cpu_ic2_win_ud_flag : 1;
    } reg;
} WBBP_IC2_WIN_PST_UNION;
#define WBBP_IC2_WIN_PST_cpu_ic2_win_pst_chip_START (0)
#define WBBP_IC2_WIN_PST_cpu_ic2_win_pst_chip_END (11)
#define WBBP_IC2_WIN_PST_cpu_ic2_win_pst_slot_START (12)
#define WBBP_IC2_WIN_PST_cpu_ic2_win_pst_slot_END (15)
#define WBBP_IC2_WIN_PST_cpu_ic2_win_ud_flag_START (31)
#define WBBP_IC2_WIN_PST_cpu_ic2_win_ud_flag_END (31)
typedef union
{
    unsigned long ic2_scr_ind_reg;
    struct
    {
        unsigned long cpu_ic2_scr_ini : 18;
        unsigned long reserved : 13;
        unsigned long cpu_ic2_ud_flag : 1;
    } reg;
} WBBP_IC2_SCR_IND_UNION;
#define WBBP_IC2_SCR_IND_cpu_ic2_scr_ini_START (0)
#define WBBP_IC2_SCR_IND_cpu_ic2_scr_ini_END (17)
#define WBBP_IC2_SCR_IND_cpu_ic2_ud_flag_START (31)
#define WBBP_IC2_SCR_IND_cpu_ic2_ud_flag_END (31)
typedef union
{
    unsigned long ic2_iorec_reg;
    struct
    {
        unsigned long cpu_ic2_iorec : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC2_IOREC_UNION;
#define WBBP_IC2_IOREC_cpu_ic2_iorec_START (0)
#define WBBP_IC2_IOREC_cpu_ic2_iorec_END (9)
typedef union
{
    unsigned long ic2_ioc_threshold_reg;
    struct
    {
        unsigned long cpu_ic2_ioc_threshold : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_IOC_THRESHOLD_UNION;
#define WBBP_IC2_IOC_THRESHOLD_cpu_ic2_ioc_threshold_START (0)
#define WBBP_IC2_IOC_THRESHOLD_cpu_ic2_ioc_threshold_END (7)
typedef union
{
    unsigned long ic2_ioc_constant_reg;
    struct
    {
        unsigned long cpu_ic2_ioc_constant : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC2_IOC_CONSTANT_UNION;
#define WBBP_IC2_IOC_CONSTANT_cpu_ic2_ioc_constant_START (0)
#define WBBP_IC2_IOC_CONSTANT_cpu_ic2_ioc_constant_END (3)
typedef union
{
    unsigned long ic2_ioc_alpha_reg;
    struct
    {
        unsigned long cpu_ic2_ioc_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC2_IOC_ALPHA_UNION;
#define WBBP_IC2_IOC_ALPHA_cpu_ic2_ioc_alpha_START (0)
#define WBBP_IC2_IOC_ALPHA_cpu_ic2_ioc_alpha_END (3)
typedef union
{
    unsigned long ic2_iorec_threshold_reg;
    struct
    {
        unsigned long cpu_ic2_iorec_threshold : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_IC2_IOREC_THRESHOLD_UNION;
#define WBBP_IC2_IOREC_THRESHOLD_cpu_ic2_iorec_threshold_START (0)
#define WBBP_IC2_IOREC_THRESHOLD_cpu_ic2_iorec_threshold_END (7)
typedef union
{
    unsigned long ic2_ioc_noi_coef_reg;
    struct
    {
        unsigned long cpu_ic2_ioc_noi_coef : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_IC2_IOC_NOI_COEF_UNION;
#define WBBP_IC2_IOC_NOI_COEF_cpu_ic2_ioc_noi_coef_START (0)
#define WBBP_IC2_IOC_NOI_COEF_cpu_ic2_ioc_noi_coef_END (4)
typedef union
{
    unsigned long ic2_iorec_amend_reg;
    struct
    {
        unsigned long cpu_ic2_iorec_noi_amend : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_ic2_iorec_sm_amend : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_IC2_IOREC_AMEND_UNION;
#define WBBP_IC2_IOREC_AMEND_cpu_ic2_iorec_noi_amend_START (0)
#define WBBP_IC2_IOREC_AMEND_cpu_ic2_iorec_noi_amend_END (5)
#define WBBP_IC2_IOREC_AMEND_cpu_ic2_iorec_sm_amend_START (8)
#define WBBP_IC2_IOREC_AMEND_cpu_ic2_iorec_sm_amend_END (13)
typedef union
{
    unsigned long ic2_nco_rscp_reg;
    struct
    {
        unsigned long cpu_ic2_nco_rscp : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC2_NCO_RSCP_UNION;
#define WBBP_IC2_NCO_RSCP_cpu_ic2_nco_rscp_START (0)
#define WBBP_IC2_NCO_RSCP_cpu_ic2_nco_rscp_END (9)
typedef union
{
    unsigned long ic2_nco_rscp_th_reg;
    struct
    {
        unsigned long cpu_ic2_nco_rscp_th : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_IC2_NCO_RSCP_TH_UNION;
#define WBBP_IC2_NCO_RSCP_TH_cpu_ic2_nco_rscp_th_START (0)
#define WBBP_IC2_NCO_RSCP_TH_cpu_ic2_nco_rscp_th_END (9)
typedef union
{
    unsigned long ic2_nco_alpha_reg;
    struct
    {
        unsigned long cpu_ic2_nco_alpha : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_IC2_NCO_ALPHA_UNION;
#define WBBP_IC2_NCO_ALPHA_cpu_ic2_nco_alpha_START (0)
#define WBBP_IC2_NCO_ALPHA_cpu_ic2_nco_alpha_END (3)
typedef union
{
    unsigned long ic2_mode_sel_reg;
    struct
    {
        unsigned long cpu_ic2_iorec_mode_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IC2_MODE_SEL_UNION;
#define WBBP_IC2_MODE_SEL_cpu_ic2_iorec_mode_sel_START (0)
#define WBBP_IC2_MODE_SEL_cpu_ic2_iorec_mode_sel_END (1)
typedef union
{
    unsigned long ic2_en_reg;
    struct
    {
        unsigned long cpu_ic2_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC2_EN_UNION;
#define WBBP_IC2_EN_cpu_ic2_en_START (0)
#define WBBP_IC2_EN_cpu_ic2_en_END (0)
typedef union
{
    unsigned long ic2_ic_en_reg;
    struct
    {
        unsigned long cpu_ic2_cpichic_en : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_ic2_cpichic_coef : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_IC2_IC_EN_UNION;
#define WBBP_IC2_IC_EN_cpu_ic2_cpichic_en_START (0)
#define WBBP_IC2_IC_EN_cpu_ic2_cpichic_en_END (0)
#define WBBP_IC2_IC_EN_cpu_ic2_cpichic_coef_START (16)
#define WBBP_IC2_IC_EN_cpu_ic2_cpichic_coef_END (25)
typedef union
{
    unsigned long ic2_r5_para_renew_reg;
    struct
    {
        unsigned long cpu_ic2_r5_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC2_R5_PARA_RENEW_UNION;
#define WBBP_IC2_R5_PARA_RENEW_cpu_ic2_r5_para_renew_START (0)
#define WBBP_IC2_R5_PARA_RENEW_cpu_ic2_r5_para_renew_END (0)
typedef union
{
    unsigned long ic2_fg_para_renew_reg;
    struct
    {
        unsigned long cpu_ic2_fg_para_renew : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_IC2_FG_PARA_RENEW_UNION;
#define WBBP_IC2_FG_PARA_RENEW_cpu_ic2_fg_para_renew_START (0)
#define WBBP_IC2_FG_PARA_RENEW_cpu_ic2_fg_para_renew_END (0)
typedef union
{
    unsigned long pri_rx1_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long pri_rx1_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_PRI_RX1_FGPOW_RPT_RAM_UNION;
#define WBBP_PRI_RX1_FGPOW_RPT_RAM_pri_rx1_fgpow_rpt_START (0)
#define WBBP_PRI_RX1_FGPOW_RPT_RAM_pri_rx1_fgpow_rpt_END (27)
typedef union
{
    unsigned long pri_rx2_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long pri_rx2_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_PRI_RX2_FGPOW_RPT_RAM_UNION;
#define WBBP_PRI_RX2_FGPOW_RPT_RAM_pri_rx2_fgpow_rpt_START (0)
#define WBBP_PRI_RX2_FGPOW_RPT_RAM_pri_rx2_fgpow_rpt_END (27)
typedef union
{
    unsigned long ic1_rx1_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long ic1_rx1_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_IC1_RX1_FGPOW_RPT_RAM_UNION;
#define WBBP_IC1_RX1_FGPOW_RPT_RAM_ic1_rx1_fgpow_rpt_START (0)
#define WBBP_IC1_RX1_FGPOW_RPT_RAM_ic1_rx1_fgpow_rpt_END (27)
typedef union
{
    unsigned long ic1_rx2_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long ic1_rx2_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_IC1_RX2_FGPOW_RPT_RAM_UNION;
#define WBBP_IC1_RX2_FGPOW_RPT_RAM_ic1_rx2_fgpow_rpt_START (0)
#define WBBP_IC1_RX2_FGPOW_RPT_RAM_ic1_rx2_fgpow_rpt_END (27)
typedef union
{
    unsigned long ic2_rx1_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long ic2_rx1_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_IC2_RX1_FGPOW_RPT_RAM_UNION;
#define WBBP_IC2_RX1_FGPOW_RPT_RAM_ic2_rx1_fgpow_rpt_START (0)
#define WBBP_IC2_RX1_FGPOW_RPT_RAM_ic2_rx1_fgpow_rpt_END (27)
typedef union
{
    unsigned long ic2_rx2_fgpow_rpt_ram_reg;
    struct
    {
        unsigned long ic2_rx2_fgpow_rpt : 28;
        unsigned long reserved : 4;
    } reg;
} WBBP_IC2_RX2_FGPOW_RPT_RAM_UNION;
#define WBBP_IC2_RX2_FGPOW_RPT_RAM_ic2_rx2_fgpow_rpt_START (0)
#define WBBP_IC2_RX2_FGPOW_RPT_RAM_ic2_rx2_fgpow_rpt_END (27)
typedef union
{
    unsigned long hsdpa_rpt_ram_00_reg;
    struct
    {
        unsigned long cqi_type_b_rpt : 5;
        unsigned long reserved_0 : 5;
        unsigned long slot0_w2_rpt : 2;
        unsigned long slot1_w2_rpt : 2;
        unsigned long slot2_w2_rpt : 2;
        unsigned long reserved_1 : 13;
        unsigned long cqi_valid_en_rpt : 1;
        unsigned long reserved_2 : 2;
    } reg;
} WBBP_HSDPA_RPT_RAM_00_UNION;
#define WBBP_HSDPA_RPT_RAM_00_cqi_type_b_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_00_cqi_type_b_rpt_END (4)
#define WBBP_HSDPA_RPT_RAM_00_slot0_w2_rpt_START (10)
#define WBBP_HSDPA_RPT_RAM_00_slot0_w2_rpt_END (11)
#define WBBP_HSDPA_RPT_RAM_00_slot1_w2_rpt_START (12)
#define WBBP_HSDPA_RPT_RAM_00_slot1_w2_rpt_END (13)
#define WBBP_HSDPA_RPT_RAM_00_slot2_w2_rpt_START (14)
#define WBBP_HSDPA_RPT_RAM_00_slot2_w2_rpt_END (15)
#define WBBP_HSDPA_RPT_RAM_00_cqi_valid_en_rpt_START (29)
#define WBBP_HSDPA_RPT_RAM_00_cqi_valid_en_rpt_END (29)
typedef union
{
    unsigned long hsdpa_rpt_ram_01_reg;
    struct
    {
        unsigned long hdm_o_rpt : 4;
        unsigned long hdm_p_rpt : 4;
        unsigned long hdm_ms_rpt : 2;
        unsigned long reserved_0 : 4;
        unsigned long hdm_order_ind_rpt : 1;
        unsigned long reserved_1 : 5;
        unsigned long hdm_schedule_ind_rpt : 1;
        unsigned long reserved_2 : 3;
        unsigned long hdm_less_frm_rpt : 1;
        unsigned long reserved_3 : 7;
    } reg;
} WBBP_HSDPA_RPT_RAM_01_UNION;
#define WBBP_HSDPA_RPT_RAM_01_hdm_o_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_01_hdm_o_rpt_END (3)
#define WBBP_HSDPA_RPT_RAM_01_hdm_p_rpt_START (4)
#define WBBP_HSDPA_RPT_RAM_01_hdm_p_rpt_END (7)
#define WBBP_HSDPA_RPT_RAM_01_hdm_ms_rpt_START (8)
#define WBBP_HSDPA_RPT_RAM_01_hdm_ms_rpt_END (9)
#define WBBP_HSDPA_RPT_RAM_01_hdm_order_ind_rpt_START (14)
#define WBBP_HSDPA_RPT_RAM_01_hdm_order_ind_rpt_END (14)
#define WBBP_HSDPA_RPT_RAM_01_hdm_schedule_ind_rpt_START (20)
#define WBBP_HSDPA_RPT_RAM_01_hdm_schedule_ind_rpt_END (20)
#define WBBP_HSDPA_RPT_RAM_01_hdm_less_frm_rpt_START (24)
#define WBBP_HSDPA_RPT_RAM_01_hdm_less_frm_rpt_END (24)
typedef union
{
    unsigned long hsdpa_rpt_ram_02_reg;
    struct
    {
        unsigned long hdm_po_rpt : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_HSDPA_RPT_RAM_02_UNION;
#define WBBP_HSDPA_RPT_RAM_02_hdm_po_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_02_hdm_po_rpt_END (14)
typedef union
{
    unsigned long hsdpa_rpt_ram_04_reg;
    struct
    {
        unsigned long po_sp_acc_rpt : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSDPA_RPT_RAM_04_UNION;
#define WBBP_HSDPA_RPT_RAM_04_po_sp_acc_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_04_po_sp_acc_rpt_END (18)
typedef union
{
    unsigned long hsdpa_rpt_ram_05_reg;
    struct
    {
        unsigned long po_np_acc_rpt : 20;
        unsigned long reserved : 12;
    } reg;
} WBBP_HSDPA_RPT_RAM_05_UNION;
#define WBBP_HSDPA_RPT_RAM_05_po_np_acc_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_05_po_np_acc_rpt_END (19)
typedef union
{
    unsigned long hsdpa_rpt_ram_06_reg;
    struct
    {
        unsigned long cqi_snr_current_rpt : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_HSDPA_RPT_RAM_06_UNION;
#define WBBP_HSDPA_RPT_RAM_06_cqi_snr_current_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_06_cqi_snr_current_rpt_END (22)
typedef union
{
    unsigned long hsdpa_rpt_ram_07_reg;
    struct
    {
        unsigned long cqi_snr_predict_rpt : 23;
        unsigned long reserved : 9;
    } reg;
} WBBP_HSDPA_RPT_RAM_07_UNION;
#define WBBP_HSDPA_RPT_RAM_07_cqi_snr_predict_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_07_cqi_snr_predict_rpt_END (22)
typedef union
{
    unsigned long hsdpa_rpt_ram_08_reg;
    struct
    {
        unsigned long cqi_snr_correct_rpt : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_HSDPA_RPT_RAM_08_UNION;
#define WBBP_HSDPA_RPT_RAM_08_cqi_snr_correct_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_08_cqi_snr_correct_rpt_END (24)
typedef union
{
    unsigned long hsdpa_rpt_ram_09_reg;
    struct
    {
        unsigned long rx1_noi_rpt : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSDPA_RPT_RAM_09_UNION;
#define WBBP_HSDPA_RPT_RAM_09_rx1_noi_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_09_rx1_noi_rpt_END (18)
typedef union
{
    unsigned long hsdpa_rpt_ram_10_reg;
    struct
    {
        unsigned long rx2_noi_rpt : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSDPA_RPT_RAM_10_UNION;
#define WBBP_HSDPA_RPT_RAM_10_rx2_noi_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_10_rx2_noi_rpt_END (18)
typedef union
{
    unsigned long hsdpa_rpt_ram_13_reg;
    struct
    {
        unsigned long ic1_iorec_effect_rpt : 10;
        unsigned long reserved_0 : 6;
        unsigned long ic2_iorec_effect_rpt : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_HSDPA_RPT_RAM_13_UNION;
#define WBBP_HSDPA_RPT_RAM_13_ic1_iorec_effect_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_13_ic1_iorec_effect_rpt_END (9)
#define WBBP_HSDPA_RPT_RAM_13_ic2_iorec_effect_rpt_START (16)
#define WBBP_HSDPA_RPT_RAM_13_ic2_iorec_effect_rpt_END (25)
typedef union
{
    unsigned long hsdpa_rpt_ram_14_reg;
    struct
    {
        unsigned long pri_iorec_calc_rpt : 10;
        unsigned long reserved_0 : 6;
        unsigned long pri_iorec_effect_rpt : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_HSDPA_RPT_RAM_14_UNION;
#define WBBP_HSDPA_RPT_RAM_14_pri_iorec_calc_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_14_pri_iorec_calc_rpt_END (9)
#define WBBP_HSDPA_RPT_RAM_14_pri_iorec_effect_rpt_START (16)
#define WBBP_HSDPA_RPT_RAM_14_pri_iorec_effect_rpt_END (25)
typedef union
{
    unsigned long hsdpa_rpt_ram_15_reg;
    struct
    {
        unsigned long ic1_iorec_calc_rpt : 10;
        unsigned long reserved_0 : 6;
        unsigned long ic2_iorec_calc_rpt : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_HSDPA_RPT_RAM_15_UNION;
#define WBBP_HSDPA_RPT_RAM_15_ic1_iorec_calc_rpt_START (0)
#define WBBP_HSDPA_RPT_RAM_15_ic1_iorec_calc_rpt_END (9)
#define WBBP_HSDPA_RPT_RAM_15_ic2_iorec_calc_rpt_START (16)
#define WBBP_HSDPA_RPT_RAM_15_ic2_iorec_calc_rpt_END (25)
typedef union
{
    unsigned long cctrch_estb_ind_reg;
    struct
    {
        unsigned long cctrch_estb_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CCTRCH_ESTB_IND_UNION;
#define WBBP_CCTRCH_ESTB_IND_cctrch_estb_ind_START (0)
#define WBBP_CCTRCH_ESTB_IND_cctrch_estb_ind_END (0)
typedef union
{
    unsigned long para_cfg_ready_reg;
    struct
    {
        unsigned long para_cfg_ready : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PARA_CFG_READY_UNION;
#define WBBP_PARA_CFG_READY_para_cfg_ready_START (0)
#define WBBP_PARA_CFG_READY_para_cfg_ready_END (0)
typedef union
{
    unsigned long cctrch_id_reg;
    struct
    {
        unsigned long cctrch_id : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_CCTRCH_ID_UNION;
#define WBBP_CCTRCH_ID_cctrch_id_START (0)
#define WBBP_CCTRCH_ID_cctrch_id_END (15)
typedef union
{
    unsigned long cctrch_trch_para_reg;
    struct
    {
        unsigned long cctrch_trch_num : 4;
        unsigned long reserved_0 : 4;
        unsigned long cctrch_mux_pos : 1;
        unsigned long reserved_1 : 7;
        unsigned long blind_detect_flag : 1;
        unsigned long reserved_2 : 7;
        unsigned long min_tti_type : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_CCTRCH_TRCH_PARA_UNION;
#define WBBP_CCTRCH_TRCH_PARA_cctrch_trch_num_START (0)
#define WBBP_CCTRCH_TRCH_PARA_cctrch_trch_num_END (3)
#define WBBP_CCTRCH_TRCH_PARA_cctrch_mux_pos_START (8)
#define WBBP_CCTRCH_TRCH_PARA_cctrch_mux_pos_END (8)
#define WBBP_CCTRCH_TRCH_PARA_blind_detect_flag_START (16)
#define WBBP_CCTRCH_TRCH_PARA_blind_detect_flag_END (16)
#define WBBP_CCTRCH_TRCH_PARA_min_tti_type_START (24)
#define WBBP_CCTRCH_TRCH_PARA_min_tti_type_END (25)
typedef union
{
    unsigned long tfci_num_reg;
    struct
    {
        unsigned long tfci_num : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_TFCI_NUM_UNION;
#define WBBP_TFCI_NUM_tfci_num_START (0)
#define WBBP_TFCI_NUM_tfci_num_END (7)
typedef union
{
    unsigned long dpch_sync_estb_reg;
    struct
    {
        unsigned long dpch_sync_estb : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DPCH_SYNC_ESTB_UNION;
#define WBBP_DPCH_SYNC_ESTB_dpch_sync_estb_START (0)
#define WBBP_DPCH_SYNC_ESTB_dpch_sync_estb_END (0)
typedef union
{
    unsigned long crc_rpt_mode_reg;
    struct
    {
        unsigned long crc_rpt_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CRC_RPT_MODE_UNION;
#define WBBP_CRC_RPT_MODE_crc_rpt_mode_START (0)
#define WBBP_CRC_RPT_MODE_crc_rpt_mode_END (0)
typedef union
{
    unsigned long turbo_iter_num_r99_reg;
    struct
    {
        unsigned long turbo_r99_min_iter_num : 4;
        unsigned long reserved_0 : 4;
        unsigned long turbo_r99_max_iter_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long turbo_r99_iter_over_en : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_TURBO_ITER_NUM_R99_UNION;
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_min_iter_num_START (0)
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_min_iter_num_END (3)
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_max_iter_num_START (8)
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_max_iter_num_END (12)
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_iter_over_en_START (16)
#define WBBP_TURBO_ITER_NUM_R99_turbo_r99_iter_over_en_END (16)
typedef union
{
    unsigned long trch0_para_reg;
    struct
    {
        unsigned long trch0_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch0_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch0_evtb_traceback_num_btfd : 4;
        unsigned long trch0_crc_type : 3;
        unsigned long trch0_evtb_traceback_num : 4;
        unsigned long trch0_evtb_en : 1;
        unsigned long trch0_tfi_num : 7;
        unsigned long trch0_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH0_PARA_UNION;
#define WBBP_TRCH0_PARA_trch0_tti_type_START (0)
#define WBBP_TRCH0_PARA_trch0_tti_type_END (1)
#define WBBP_TRCH0_PARA_trch0_code_type_START (8)
#define WBBP_TRCH0_PARA_trch0_code_type_END (9)
#define WBBP_TRCH0_PARA_trch0_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH0_PARA_trch0_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH0_PARA_trch0_crc_type_START (16)
#define WBBP_TRCH0_PARA_trch0_crc_type_END (18)
#define WBBP_TRCH0_PARA_trch0_evtb_traceback_num_START (19)
#define WBBP_TRCH0_PARA_trch0_evtb_traceback_num_END (22)
#define WBBP_TRCH0_PARA_trch0_evtb_en_START (23)
#define WBBP_TRCH0_PARA_trch0_evtb_en_END (23)
#define WBBP_TRCH0_PARA_trch0_tfi_num_START (24)
#define WBBP_TRCH0_PARA_trch0_tfi_num_END (30)
#define WBBP_TRCH0_PARA_trch0_evtb_en_btfd_START (31)
#define WBBP_TRCH0_PARA_trch0_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch1_para_reg;
    struct
    {
        unsigned long trch1_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch1_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch1_evtb_traceback_num_btfd : 4;
        unsigned long trch1_crc_type : 3;
        unsigned long trch1_evtb_traceback_num : 4;
        unsigned long trch1_evtb_en : 1;
        unsigned long trch1_tfi_num : 7;
        unsigned long trch1_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH1_PARA_UNION;
#define WBBP_TRCH1_PARA_trch1_tti_type_START (0)
#define WBBP_TRCH1_PARA_trch1_tti_type_END (1)
#define WBBP_TRCH1_PARA_trch1_code_type_START (8)
#define WBBP_TRCH1_PARA_trch1_code_type_END (9)
#define WBBP_TRCH1_PARA_trch1_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH1_PARA_trch1_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH1_PARA_trch1_crc_type_START (16)
#define WBBP_TRCH1_PARA_trch1_crc_type_END (18)
#define WBBP_TRCH1_PARA_trch1_evtb_traceback_num_START (19)
#define WBBP_TRCH1_PARA_trch1_evtb_traceback_num_END (22)
#define WBBP_TRCH1_PARA_trch1_evtb_en_START (23)
#define WBBP_TRCH1_PARA_trch1_evtb_en_END (23)
#define WBBP_TRCH1_PARA_trch1_tfi_num_START (24)
#define WBBP_TRCH1_PARA_trch1_tfi_num_END (30)
#define WBBP_TRCH1_PARA_trch1_evtb_en_btfd_START (31)
#define WBBP_TRCH1_PARA_trch1_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch2_para_reg;
    struct
    {
        unsigned long trch2_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch2_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch2_evtb_traceback_num_btfd : 4;
        unsigned long trch2_crc_type : 3;
        unsigned long trch2_evtb_traceback_num : 4;
        unsigned long trch2_evtb_en : 1;
        unsigned long trch2_tfi_num : 7;
        unsigned long trch2_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH2_PARA_UNION;
#define WBBP_TRCH2_PARA_trch2_tti_type_START (0)
#define WBBP_TRCH2_PARA_trch2_tti_type_END (1)
#define WBBP_TRCH2_PARA_trch2_code_type_START (8)
#define WBBP_TRCH2_PARA_trch2_code_type_END (9)
#define WBBP_TRCH2_PARA_trch2_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH2_PARA_trch2_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH2_PARA_trch2_crc_type_START (16)
#define WBBP_TRCH2_PARA_trch2_crc_type_END (18)
#define WBBP_TRCH2_PARA_trch2_evtb_traceback_num_START (19)
#define WBBP_TRCH2_PARA_trch2_evtb_traceback_num_END (22)
#define WBBP_TRCH2_PARA_trch2_evtb_en_START (23)
#define WBBP_TRCH2_PARA_trch2_evtb_en_END (23)
#define WBBP_TRCH2_PARA_trch2_tfi_num_START (24)
#define WBBP_TRCH2_PARA_trch2_tfi_num_END (30)
#define WBBP_TRCH2_PARA_trch2_evtb_en_btfd_START (31)
#define WBBP_TRCH2_PARA_trch2_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch3_para_reg;
    struct
    {
        unsigned long trch3_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch3_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch3_evtb_traceback_num_btfd : 4;
        unsigned long trch3_crc_type : 3;
        unsigned long trch3_evtb_traceback_num : 4;
        unsigned long trch3_evtb_en : 1;
        unsigned long trch3_tfi_num : 7;
        unsigned long trch3_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH3_PARA_UNION;
#define WBBP_TRCH3_PARA_trch3_tti_type_START (0)
#define WBBP_TRCH3_PARA_trch3_tti_type_END (1)
#define WBBP_TRCH3_PARA_trch3_code_type_START (8)
#define WBBP_TRCH3_PARA_trch3_code_type_END (9)
#define WBBP_TRCH3_PARA_trch3_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH3_PARA_trch3_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH3_PARA_trch3_crc_type_START (16)
#define WBBP_TRCH3_PARA_trch3_crc_type_END (18)
#define WBBP_TRCH3_PARA_trch3_evtb_traceback_num_START (19)
#define WBBP_TRCH3_PARA_trch3_evtb_traceback_num_END (22)
#define WBBP_TRCH3_PARA_trch3_evtb_en_START (23)
#define WBBP_TRCH3_PARA_trch3_evtb_en_END (23)
#define WBBP_TRCH3_PARA_trch3_tfi_num_START (24)
#define WBBP_TRCH3_PARA_trch3_tfi_num_END (30)
#define WBBP_TRCH3_PARA_trch3_evtb_en_btfd_START (31)
#define WBBP_TRCH3_PARA_trch3_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch4_para_reg;
    struct
    {
        unsigned long trch4_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch4_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch4_evtb_traceback_num_btfd : 4;
        unsigned long trch4_crc_type : 3;
        unsigned long trch4_evtb_traceback_num : 4;
        unsigned long trch4_evtb_en : 1;
        unsigned long trch4_tfi_num : 7;
        unsigned long trch4_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH4_PARA_UNION;
#define WBBP_TRCH4_PARA_trch4_tti_type_START (0)
#define WBBP_TRCH4_PARA_trch4_tti_type_END (1)
#define WBBP_TRCH4_PARA_trch4_code_type_START (8)
#define WBBP_TRCH4_PARA_trch4_code_type_END (9)
#define WBBP_TRCH4_PARA_trch4_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH4_PARA_trch4_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH4_PARA_trch4_crc_type_START (16)
#define WBBP_TRCH4_PARA_trch4_crc_type_END (18)
#define WBBP_TRCH4_PARA_trch4_evtb_traceback_num_START (19)
#define WBBP_TRCH4_PARA_trch4_evtb_traceback_num_END (22)
#define WBBP_TRCH4_PARA_trch4_evtb_en_START (23)
#define WBBP_TRCH4_PARA_trch4_evtb_en_END (23)
#define WBBP_TRCH4_PARA_trch4_tfi_num_START (24)
#define WBBP_TRCH4_PARA_trch4_tfi_num_END (30)
#define WBBP_TRCH4_PARA_trch4_evtb_en_btfd_START (31)
#define WBBP_TRCH4_PARA_trch4_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch5_para_reg;
    struct
    {
        unsigned long trch5_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch5_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch5_evtb_traceback_num_btfd : 4;
        unsigned long trch5_crc_type : 3;
        unsigned long trch5_evtb_traceback_num : 4;
        unsigned long trch5_evtb_en : 1;
        unsigned long trch5_tfi_num : 7;
        unsigned long trch5_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH5_PARA_UNION;
#define WBBP_TRCH5_PARA_trch5_tti_type_START (0)
#define WBBP_TRCH5_PARA_trch5_tti_type_END (1)
#define WBBP_TRCH5_PARA_trch5_code_type_START (8)
#define WBBP_TRCH5_PARA_trch5_code_type_END (9)
#define WBBP_TRCH5_PARA_trch5_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH5_PARA_trch5_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH5_PARA_trch5_crc_type_START (16)
#define WBBP_TRCH5_PARA_trch5_crc_type_END (18)
#define WBBP_TRCH5_PARA_trch5_evtb_traceback_num_START (19)
#define WBBP_TRCH5_PARA_trch5_evtb_traceback_num_END (22)
#define WBBP_TRCH5_PARA_trch5_evtb_en_START (23)
#define WBBP_TRCH5_PARA_trch5_evtb_en_END (23)
#define WBBP_TRCH5_PARA_trch5_tfi_num_START (24)
#define WBBP_TRCH5_PARA_trch5_tfi_num_END (30)
#define WBBP_TRCH5_PARA_trch5_evtb_en_btfd_START (31)
#define WBBP_TRCH5_PARA_trch5_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch6_para_reg;
    struct
    {
        unsigned long trch6_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch6_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch6_evtb_traceback_num_btfd : 4;
        unsigned long trch6_crc_type : 3;
        unsigned long trch6_evtb_traceback_num : 4;
        unsigned long trch6_evtb_en : 1;
        unsigned long trch6_tfi_num : 7;
        unsigned long trch6_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH6_PARA_UNION;
#define WBBP_TRCH6_PARA_trch6_tti_type_START (0)
#define WBBP_TRCH6_PARA_trch6_tti_type_END (1)
#define WBBP_TRCH6_PARA_trch6_code_type_START (8)
#define WBBP_TRCH6_PARA_trch6_code_type_END (9)
#define WBBP_TRCH6_PARA_trch6_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH6_PARA_trch6_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH6_PARA_trch6_crc_type_START (16)
#define WBBP_TRCH6_PARA_trch6_crc_type_END (18)
#define WBBP_TRCH6_PARA_trch6_evtb_traceback_num_START (19)
#define WBBP_TRCH6_PARA_trch6_evtb_traceback_num_END (22)
#define WBBP_TRCH6_PARA_trch6_evtb_en_START (23)
#define WBBP_TRCH6_PARA_trch6_evtb_en_END (23)
#define WBBP_TRCH6_PARA_trch6_tfi_num_START (24)
#define WBBP_TRCH6_PARA_trch6_tfi_num_END (30)
#define WBBP_TRCH6_PARA_trch6_evtb_en_btfd_START (31)
#define WBBP_TRCH6_PARA_trch6_evtb_en_btfd_END (31)
typedef union
{
    unsigned long trch7_para_reg;
    struct
    {
        unsigned long trch7_tti_type : 2;
        unsigned long reserved_0 : 6;
        unsigned long trch7_code_type : 2;
        unsigned long reserved_1 : 2;
        unsigned long trch7_evtb_traceback_num_btfd : 4;
        unsigned long trch7_crc_type : 3;
        unsigned long trch7_evtb_traceback_num : 4;
        unsigned long trch7_evtb_en : 1;
        unsigned long trch7_tfi_num : 7;
        unsigned long trch7_evtb_en_btfd : 1;
    } reg;
} WBBP_TRCH7_PARA_UNION;
#define WBBP_TRCH7_PARA_trch7_tti_type_START (0)
#define WBBP_TRCH7_PARA_trch7_tti_type_END (1)
#define WBBP_TRCH7_PARA_trch7_code_type_START (8)
#define WBBP_TRCH7_PARA_trch7_code_type_END (9)
#define WBBP_TRCH7_PARA_trch7_evtb_traceback_num_btfd_START (12)
#define WBBP_TRCH7_PARA_trch7_evtb_traceback_num_btfd_END (15)
#define WBBP_TRCH7_PARA_trch7_crc_type_START (16)
#define WBBP_TRCH7_PARA_trch7_crc_type_END (18)
#define WBBP_TRCH7_PARA_trch7_evtb_traceback_num_START (19)
#define WBBP_TRCH7_PARA_trch7_evtb_traceback_num_END (22)
#define WBBP_TRCH7_PARA_trch7_evtb_en_START (23)
#define WBBP_TRCH7_PARA_trch7_evtb_en_END (23)
#define WBBP_TRCH7_PARA_trch7_tfi_num_START (24)
#define WBBP_TRCH7_PARA_trch7_tfi_num_END (30)
#define WBBP_TRCH7_PARA_trch7_evtb_en_btfd_START (31)
#define WBBP_TRCH7_PARA_trch7_evtb_en_btfd_END (31)
typedef union
{
    unsigned long tfci_ber_reg;
    struct
    {
        unsigned long tfci_ber : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_TFCI_BER_UNION;
#define WBBP_TFCI_BER_tfci_ber_START (0)
#define WBBP_TFCI_BER_tfci_ber_END (7)
typedef union
{
    unsigned long pccpch_estb_ind_reg;
    struct
    {
        unsigned long pccpch_estb_ind : 1;
        unsigned long reserved : 15;
        unsigned long pccpch_id : 16;
    } reg;
} WBBP_PCCPCH_ESTB_IND_UNION;
#define WBBP_PCCPCH_ESTB_IND_pccpch_estb_ind_START (0)
#define WBBP_PCCPCH_ESTB_IND_pccpch_estb_ind_END (0)
#define WBBP_PCCPCH_ESTB_IND_pccpch_id_START (16)
#define WBBP_PCCPCH_ESTB_IND_pccpch_id_END (31)
typedef union
{
    unsigned long btfd_snend_step_reg;
    struct
    {
        unsigned long btfd_snend_step : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_BTFD_SNEND_STEP_UNION;
#define WBBP_BTFD_SNEND_STEP_btfd_snend_step_START (0)
#define WBBP_BTFD_SNEND_STEP_btfd_snend_step_END (5)
typedef union
{
    unsigned long pccpch_sync_mode_reg;
    struct
    {
        unsigned long pccpch_sync_mode : 1;
        unsigned long reserved_0 : 7;
        unsigned long pccpch_rpt_mode : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_PCCPCH_SYNC_MODE_UNION;
#define WBBP_PCCPCH_SYNC_MODE_pccpch_sync_mode_START (0)
#define WBBP_PCCPCH_SYNC_MODE_pccpch_sync_mode_END (0)
#define WBBP_PCCPCH_SYNC_MODE_pccpch_rpt_mode_START (8)
#define WBBP_PCCPCH_SYNC_MODE_pccpch_rpt_mode_END (8)
typedef union
{
    unsigned long hsupa_ue_id_reg;
    struct
    {
        unsigned long hsupa_ue_id_p : 16;
        unsigned long hsupa_ue_id_s : 16;
    } reg;
} WBBP_HSUPA_UE_ID_UNION;
#define WBBP_HSUPA_UE_ID_hsupa_ue_id_p_START (0)
#define WBBP_HSUPA_UE_ID_hsupa_ue_id_p_END (15)
#define WBBP_HSUPA_UE_ID_hsupa_ue_id_s_START (16)
#define WBBP_HSUPA_UE_ID_hsupa_ue_id_s_END (31)
typedef union
{
    unsigned long eagch_estb_ind_reg;
    struct
    {
        unsigned long eagch_estb_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EAGCH_ESTB_IND_UNION;
#define WBBP_EAGCH_ESTB_IND_eagch_estb_ind_START (0)
#define WBBP_EAGCH_ESTB_IND_eagch_estb_ind_END (0)
typedef union
{
    unsigned long eagch_frame_type_reg;
    struct
    {
        unsigned long eagch_frame_type : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_ag_rpt_mode : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_EAGCH_FRAME_TYPE_UNION;
#define WBBP_EAGCH_FRAME_TYPE_eagch_frame_type_START (0)
#define WBBP_EAGCH_FRAME_TYPE_eagch_frame_type_END (0)
#define WBBP_EAGCH_FRAME_TYPE_cpu_ag_rpt_mode_START (8)
#define WBBP_EAGCH_FRAME_TYPE_cpu_ag_rpt_mode_END (8)
typedef union
{
    unsigned long eagch_testmode_reg;
    struct
    {
        unsigned long eagch_dec_testmode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EAGCH_TESTMODE_UNION;
#define WBBP_EAGCH_TESTMODE_eagch_dec_testmode_START (0)
#define WBBP_EAGCH_TESTMODE_eagch_dec_testmode_END (0)
typedef union
{
    unsigned long btfd_error_stat_reg;
    struct
    {
        unsigned long guide_error_flag : 1;
        unsigned long reserved_0 : 7;
        unsigned long guide_error_code : 2;
        unsigned long reserved_1 : 22;
    } reg;
} WBBP_BTFD_ERROR_STAT_UNION;
#define WBBP_BTFD_ERROR_STAT_guide_error_flag_START (0)
#define WBBP_BTFD_ERROR_STAT_guide_error_flag_END (0)
#define WBBP_BTFD_ERROR_STAT_guide_error_code_START (8)
#define WBBP_BTFD_ERROR_STAT_guide_error_code_END (9)
typedef union
{
    unsigned long bler_enable_reg;
    struct
    {
        unsigned long bler_enable : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BLER_ENABLE_UNION;
#define WBBP_BLER_ENABLE_bler_enable_START (0)
#define WBBP_BLER_ENABLE_bler_enable_END (0)
typedef union
{
    unsigned long per_bler_clr_reg;
    struct
    {
        unsigned long per_bler_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PER_BLER_CLR_UNION;
#define WBBP_PER_BLER_CLR_per_bler_clr_START (0)
#define WBBP_PER_BLER_CLR_per_bler_clr_END (0)
typedef union
{
    unsigned long per_bler_setting_reg;
    struct
    {
        unsigned long per_bler_setting : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_PER_BLER_SETTING_UNION;
#define WBBP_PER_BLER_SETTING_per_bler_setting_START (0)
#define WBBP_PER_BLER_SETTING_per_bler_setting_END (3)
typedef union
{
    unsigned long per_bler_reach_reg;
    struct
    {
        unsigned long per_bler_reach : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PER_BLER_REACH_UNION;
#define WBBP_PER_BLER_REACH_per_bler_reach_START (0)
#define WBBP_PER_BLER_REACH_per_bler_reach_END (0)
typedef union
{
    unsigned long bch_bler_reg;
    struct
    {
        unsigned long bch_bler_error : 16;
        unsigned long bch_bler_total : 16;
    } reg;
} WBBP_BCH_BLER_UNION;
#define WBBP_BCH_BLER_bch_bler_error_START (0)
#define WBBP_BCH_BLER_bch_bler_error_END (15)
#define WBBP_BCH_BLER_bch_bler_total_START (16)
#define WBBP_BCH_BLER_bch_bler_total_END (31)
typedef union
{
    unsigned long trch0_bler_reg;
    struct
    {
        unsigned long trch0_bler_error_low : 16;
        unsigned long trch0_bler_total_low : 16;
    } reg;
} WBBP_TRCH0_BLER_UNION;
#define WBBP_TRCH0_BLER_trch0_bler_error_low_START (0)
#define WBBP_TRCH0_BLER_trch0_bler_error_low_END (15)
#define WBBP_TRCH0_BLER_trch0_bler_total_low_START (16)
#define WBBP_TRCH0_BLER_trch0_bler_total_low_END (31)
typedef union
{
    unsigned long trch1_bler_reg;
    struct
    {
        unsigned long trch1_bler_error_low : 16;
        unsigned long trch1_bler_total_low : 16;
    } reg;
} WBBP_TRCH1_BLER_UNION;
#define WBBP_TRCH1_BLER_trch1_bler_error_low_START (0)
#define WBBP_TRCH1_BLER_trch1_bler_error_low_END (15)
#define WBBP_TRCH1_BLER_trch1_bler_total_low_START (16)
#define WBBP_TRCH1_BLER_trch1_bler_total_low_END (31)
typedef union
{
    unsigned long trch2_bler_reg;
    struct
    {
        unsigned long trch2_bler_error_low : 16;
        unsigned long trch2_bler_total_low : 16;
    } reg;
} WBBP_TRCH2_BLER_UNION;
#define WBBP_TRCH2_BLER_trch2_bler_error_low_START (0)
#define WBBP_TRCH2_BLER_trch2_bler_error_low_END (15)
#define WBBP_TRCH2_BLER_trch2_bler_total_low_START (16)
#define WBBP_TRCH2_BLER_trch2_bler_total_low_END (31)
typedef union
{
    unsigned long trch3_bler_reg;
    struct
    {
        unsigned long trch3_bler_error_low : 16;
        unsigned long trch3_bler_total_low : 16;
    } reg;
} WBBP_TRCH3_BLER_UNION;
#define WBBP_TRCH3_BLER_trch3_bler_error_low_START (0)
#define WBBP_TRCH3_BLER_trch3_bler_error_low_END (15)
#define WBBP_TRCH3_BLER_trch3_bler_total_low_START (16)
#define WBBP_TRCH3_BLER_trch3_bler_total_low_END (31)
typedef union
{
    unsigned long trch4_bler_reg;
    struct
    {
        unsigned long trch4_bler_error_low : 16;
        unsigned long trch4_bler_total_low : 16;
    } reg;
} WBBP_TRCH4_BLER_UNION;
#define WBBP_TRCH4_BLER_trch4_bler_error_low_START (0)
#define WBBP_TRCH4_BLER_trch4_bler_error_low_END (15)
#define WBBP_TRCH4_BLER_trch4_bler_total_low_START (16)
#define WBBP_TRCH4_BLER_trch4_bler_total_low_END (31)
typedef union
{
    unsigned long trch5_bler_reg;
    struct
    {
        unsigned long trch5_bler_error_low : 16;
        unsigned long trch5_bler_total_low : 16;
    } reg;
} WBBP_TRCH5_BLER_UNION;
#define WBBP_TRCH5_BLER_trch5_bler_error_low_START (0)
#define WBBP_TRCH5_BLER_trch5_bler_error_low_END (15)
#define WBBP_TRCH5_BLER_trch5_bler_total_low_START (16)
#define WBBP_TRCH5_BLER_trch5_bler_total_low_END (31)
typedef union
{
    unsigned long trch6_bler_reg;
    struct
    {
        unsigned long trch6_bler_error_low : 16;
        unsigned long trch6_bler_total_low : 16;
    } reg;
} WBBP_TRCH6_BLER_UNION;
#define WBBP_TRCH6_BLER_trch6_bler_error_low_START (0)
#define WBBP_TRCH6_BLER_trch6_bler_error_low_END (15)
#define WBBP_TRCH6_BLER_trch6_bler_total_low_START (16)
#define WBBP_TRCH6_BLER_trch6_bler_total_low_END (31)
typedef union
{
    unsigned long trch7_bler_reg;
    struct
    {
        unsigned long trch7_bler_error_low : 16;
        unsigned long trch7_bler_total_low : 16;
    } reg;
} WBBP_TRCH7_BLER_UNION;
#define WBBP_TRCH7_BLER_trch7_bler_error_low_START (0)
#define WBBP_TRCH7_BLER_trch7_bler_error_low_END (15)
#define WBBP_TRCH7_BLER_trch7_bler_total_low_START (16)
#define WBBP_TRCH7_BLER_trch7_bler_total_low_END (31)
typedef union
{
    unsigned long sli_trch1_no_reg;
    struct
    {
        unsigned long sli_trch1_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SLI_TRCH1_NO_UNION;
#define WBBP_SLI_TRCH1_NO_sli_trch1_no_START (0)
#define WBBP_SLI_TRCH1_NO_sli_trch1_no_END (2)
typedef union
{
    unsigned long sli_trch1_en_reg;
    struct
    {
        unsigned long sli_trch1_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH1_EN_UNION;
#define WBBP_SLI_TRCH1_EN_sli_trch1_en_START (0)
#define WBBP_SLI_TRCH1_EN_sli_trch1_en_END (0)
typedef union
{
    unsigned long sli_trch1_total_crc_reg;
    struct
    {
        unsigned long sli_trch1_total_crc : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_SLI_TRCH1_TOTAL_CRC_UNION;
#define WBBP_SLI_TRCH1_TOTAL_CRC_sli_trch1_total_crc_START (0)
#define WBBP_SLI_TRCH1_TOTAL_CRC_sli_trch1_total_crc_END (8)
typedef union
{
    unsigned long sli_trch1_pend_cnt_reg;
    struct
    {
        unsigned long sli_trch1_pend_cnt : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH1_PEND_CNT_UNION;
#define WBBP_SLI_TRCH1_PEND_CNT_sli_trch1_pend_cnt_START (0)
#define WBBP_SLI_TRCH1_PEND_CNT_sli_trch1_pend_cnt_END (9)
typedef union
{
    unsigned long sli_trch1_pend_start_reg;
    struct
    {
        unsigned long sli_trch1_pend_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH1_PEND_START_UNION;
#define WBBP_SLI_TRCH1_PEND_START_sli_trch1_pend_start_START (0)
#define WBBP_SLI_TRCH1_PEND_START_sli_trch1_pend_start_END (0)
typedef union
{
    unsigned long sli_trch2_no_reg;
    struct
    {
        unsigned long sli_trch2_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SLI_TRCH2_NO_UNION;
#define WBBP_SLI_TRCH2_NO_sli_trch2_no_START (0)
#define WBBP_SLI_TRCH2_NO_sli_trch2_no_END (2)
typedef union
{
    unsigned long sli_trch2_en_reg;
    struct
    {
        unsigned long sli_trch2_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH2_EN_UNION;
#define WBBP_SLI_TRCH2_EN_sli_trch2_en_START (0)
#define WBBP_SLI_TRCH2_EN_sli_trch2_en_END (0)
typedef union
{
    unsigned long sli_trch2_total_crc_reg;
    struct
    {
        unsigned long sli_trch2_total_crc : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_SLI_TRCH2_TOTAL_CRC_UNION;
#define WBBP_SLI_TRCH2_TOTAL_CRC_sli_trch2_total_crc_START (0)
#define WBBP_SLI_TRCH2_TOTAL_CRC_sli_trch2_total_crc_END (8)
typedef union
{
    unsigned long sli_trch2_pend_cnt_reg;
    struct
    {
        unsigned long sli_trch2_pend_cnt : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH2_PEND_CNT_UNION;
#define WBBP_SLI_TRCH2_PEND_CNT_sli_trch2_pend_cnt_START (0)
#define WBBP_SLI_TRCH2_PEND_CNT_sli_trch2_pend_cnt_END (9)
typedef union
{
    unsigned long sli_trch2_pend_start_reg;
    struct
    {
        unsigned long sli_trch2_pend_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH2_PEND_START_UNION;
#define WBBP_SLI_TRCH2_PEND_START_sli_trch2_pend_start_START (0)
#define WBBP_SLI_TRCH2_PEND_START_sli_trch2_pend_start_END (0)
typedef union
{
    unsigned long sli_trch3_no_reg;
    struct
    {
        unsigned long sli_trch3_no : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SLI_TRCH3_NO_UNION;
#define WBBP_SLI_TRCH3_NO_sli_trch3_no_START (0)
#define WBBP_SLI_TRCH3_NO_sli_trch3_no_END (2)
typedef union
{
    unsigned long sli_trch3_en_reg;
    struct
    {
        unsigned long sli_trch3_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH3_EN_UNION;
#define WBBP_SLI_TRCH3_EN_sli_trch3_en_START (0)
#define WBBP_SLI_TRCH3_EN_sli_trch3_en_END (0)
typedef union
{
    unsigned long sli_trch3_total_crc_reg;
    struct
    {
        unsigned long sli_trch3_total_crc : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_SLI_TRCH3_TOTAL_CRC_UNION;
#define WBBP_SLI_TRCH3_TOTAL_CRC_sli_trch3_total_crc_START (0)
#define WBBP_SLI_TRCH3_TOTAL_CRC_sli_trch3_total_crc_END (8)
typedef union
{
    unsigned long sli_trch3_pend_cnt_reg;
    struct
    {
        unsigned long sli_trch3_pend_cnt : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH3_PEND_CNT_UNION;
#define WBBP_SLI_TRCH3_PEND_CNT_sli_trch3_pend_cnt_START (0)
#define WBBP_SLI_TRCH3_PEND_CNT_sli_trch3_pend_cnt_END (9)
typedef union
{
    unsigned long sli_trch3_pend_start_reg;
    struct
    {
        unsigned long sli_trch3_pend_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH3_PEND_START_UNION;
#define WBBP_SLI_TRCH3_PEND_START_sli_trch3_pend_start_START (0)
#define WBBP_SLI_TRCH3_PEND_START_sli_trch3_pend_start_END (0)
typedef union
{
    unsigned long sli_trch1_bad_crc_reg;
    struct
    {
        unsigned long sli_trch1_bad_crc : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH1_BAD_CRC_UNION;
#define WBBP_SLI_TRCH1_BAD_CRC_sli_trch1_bad_crc_START (0)
#define WBBP_SLI_TRCH1_BAD_CRC_sli_trch1_bad_crc_END (9)
typedef union
{
    unsigned long sli_trch1_pend_reach_reg;
    struct
    {
        unsigned long sli_trch1_pend_reach : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH1_PEND_REACH_UNION;
#define WBBP_SLI_TRCH1_PEND_REACH_sli_trch1_pend_reach_START (0)
#define WBBP_SLI_TRCH1_PEND_REACH_sli_trch1_pend_reach_END (0)
typedef union
{
    unsigned long sli_trch2_bad_crc_reg;
    struct
    {
        unsigned long sli_trch2_bad_crc : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH2_BAD_CRC_UNION;
#define WBBP_SLI_TRCH2_BAD_CRC_sli_trch2_bad_crc_START (0)
#define WBBP_SLI_TRCH2_BAD_CRC_sli_trch2_bad_crc_END (9)
typedef union
{
    unsigned long sli_trch2_pend_reach_reg;
    struct
    {
        unsigned long sli_trch2_pend_reach : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH2_PEND_REACH_UNION;
#define WBBP_SLI_TRCH2_PEND_REACH_sli_trch2_pend_reach_START (0)
#define WBBP_SLI_TRCH2_PEND_REACH_sli_trch2_pend_reach_END (0)
typedef union
{
    unsigned long sli_trch3_bad_crc_reg;
    struct
    {
        unsigned long sli_trch3_bad_crc : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_SLI_TRCH3_BAD_CRC_UNION;
#define WBBP_SLI_TRCH3_BAD_CRC_sli_trch3_bad_crc_START (0)
#define WBBP_SLI_TRCH3_BAD_CRC_sli_trch3_bad_crc_END (9)
typedef union
{
    unsigned long sli_trch3_pend_reach_reg;
    struct
    {
        unsigned long sli_trch3_pend_reach : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SLI_TRCH3_PEND_REACH_UNION;
#define WBBP_SLI_TRCH3_PEND_REACH_sli_trch3_pend_reach_START (0)
#define WBBP_SLI_TRCH3_PEND_REACH_sli_trch3_pend_reach_END (0)
typedef union
{
    unsigned long dl_sync_det_en_reg;
    struct
    {
        unsigned long dl_sync_det_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_SYNC_DET_EN_UNION;
#define WBBP_DL_SYNC_DET_EN_dl_sync_det_en_START (0)
#define WBBP_DL_SYNC_DET_EN_dl_sync_det_en_END (0)
typedef union
{
    unsigned long dl_sync_ind_reg;
    struct
    {
        unsigned long dl_sync_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_SYNC_IND_UNION;
#define WBBP_DL_SYNC_IND_dl_sync_ind_START (0)
#define WBBP_DL_SYNC_IND_dl_sync_ind_END (0)
typedef union
{
    unsigned long dl_outsync_ind_reg;
    struct
    {
        unsigned long dl_outsync_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_OUTSYNC_IND_UNION;
#define WBBP_DL_OUTSYNC_IND_dl_outsync_ind_START (0)
#define WBBP_DL_OUTSYNC_IND_dl_outsync_ind_END (0)
typedef union
{
    unsigned long ag_rpt_clr_reg;
    struct
    {
        unsigned long cpu_ag_rpt0_clr : 1;
        unsigned long cpu_ag_rpt1_clr : 1;
        unsigned long cpu_ag_rpt2_clr : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_AG_RPT_CLR_UNION;
#define WBBP_AG_RPT_CLR_cpu_ag_rpt0_clr_START (0)
#define WBBP_AG_RPT_CLR_cpu_ag_rpt0_clr_END (0)
#define WBBP_AG_RPT_CLR_cpu_ag_rpt1_clr_START (1)
#define WBBP_AG_RPT_CLR_cpu_ag_rpt1_clr_END (1)
#define WBBP_AG_RPT_CLR_cpu_ag_rpt2_clr_START (2)
#define WBBP_AG_RPT_CLR_cpu_ag_rpt2_clr_END (2)
typedef union
{
    unsigned long tfci_value_reg;
    struct
    {
        unsigned long tfci_value : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_TFCI_VALUE_UNION;
#define WBBP_TFCI_VALUE_tfci_value_START (0)
#define WBBP_TFCI_VALUE_tfci_value_END (9)
typedef union
{
    unsigned long dldec_r99_ckg_en_reg;
    struct
    {
        unsigned long dldec_r99_ckg_0_en : 1;
        unsigned long dldec_r99_ckg_1_en : 1;
        unsigned long dldec_r99_ckg_2_en : 1;
        unsigned long dldec_r99_ckg_3_en : 1;
        unsigned long dldec_r99_ckg_4_en : 1;
        unsigned long dldec_r99_ckg_5_en : 1;
        unsigned long dldec_r99_ckg_en_tfci_ram1 : 1;
        unsigned long dldec_r99_ckg_en_bler : 1;
        unsigned long dldec_r99_ckg_en_power : 1;
        unsigned long dldec_r99_ckg_en_vtb_derm : 1;
        unsigned long dldec_r99_ckg_en_vtb_dec : 1;
        unsigned long dldec_r99_ckg_en_vtb_crc : 1;
        unsigned long dldec_r99_ckg_en_vtb_rpt : 1;
        unsigned long dldec_r99_ckg_en_turbo_rpt : 1;
        unsigned long dldec_r99_ckg_en_tbdec_crc : 1;
        unsigned long dldec_r99_ckg_en_eagch : 1;
        unsigned long dldec_r99_ckg_en_pccpch : 1;
        unsigned long dldec_r99_ckg_en_turbo_derm : 1;
        unsigned long reserved : 14;
    } reg;
} WBBP_DLDEC_R99_CKG_EN_UNION;
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_0_en_START (0)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_0_en_END (0)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_1_en_START (1)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_1_en_END (1)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_2_en_START (2)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_2_en_END (2)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_3_en_START (3)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_3_en_END (3)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_4_en_START (4)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_4_en_END (4)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_5_en_START (5)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_5_en_END (5)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_tfci_ram1_START (6)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_tfci_ram1_END (6)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_bler_START (7)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_bler_END (7)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_power_START (8)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_power_END (8)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_derm_START (9)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_derm_END (9)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_dec_START (10)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_dec_END (10)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_crc_START (11)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_crc_END (11)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_rpt_START (12)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_vtb_rpt_END (12)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_turbo_rpt_START (13)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_turbo_rpt_END (13)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_tbdec_crc_START (14)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_tbdec_crc_END (14)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_eagch_START (15)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_eagch_END (15)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_pccpch_START (16)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_pccpch_END (16)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_turbo_derm_START (17)
#define WBBP_DLDEC_R99_CKG_EN_dldec_r99_ckg_en_turbo_derm_END (17)
typedef union
{
    unsigned long eagch_comb_mode_reg;
    struct
    {
        unsigned long eagch_comb_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_EAGCH_COMB_MODE_UNION;
#define WBBP_EAGCH_COMB_MODE_eagch_comb_mode_START (0)
#define WBBP_EAGCH_COMB_MODE_eagch_comb_mode_END (0)
typedef union
{
    unsigned long dec_busy_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long vtb_r99_busy : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_DEC_BUSY_UNION;
#define WBBP_DEC_BUSY_vtb_r99_busy_START (16)
#define WBBP_DEC_BUSY_vtb_r99_busy_END (16)
typedef union
{
    unsigned long pccpch_state_reg;
    struct
    {
        unsigned long dldec_pccpch_ctrl_state : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_PCCPCH_STATE_UNION;
#define WBBP_PCCPCH_STATE_dldec_pccpch_ctrl_state_START (0)
#define WBBP_PCCPCH_STATE_dldec_pccpch_ctrl_state_END (2)
typedef union
{
    unsigned long cctrch_state_reg;
    struct
    {
        unsigned long dldec_cctrch_ctrl_state : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_CCTRCH_STATE_UNION;
#define WBBP_CCTRCH_STATE_dldec_cctrch_ctrl_state_START (0)
#define WBBP_CCTRCH_STATE_dldec_cctrch_ctrl_state_END (3)
typedef union
{
    unsigned long trch_vtb_state_reg;
    struct
    {
        unsigned long dldec_trch_ctrl_state_vtb : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_TRCH_VTB_STATE_UNION;
#define WBBP_TRCH_VTB_STATE_dldec_trch_ctrl_state_vtb_START (0)
#define WBBP_TRCH_VTB_STATE_dldec_trch_ctrl_state_vtb_END (3)
typedef union
{
    unsigned long trch_tb_state_reg;
    struct
    {
        unsigned long dldec_trch_ctrl_state_tb : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_TRCH_TB_STATE_UNION;
#define WBBP_TRCH_TB_STATE_dldec_trch_ctrl_state_tb_START (0)
#define WBBP_TRCH_TB_STATE_dldec_trch_ctrl_state_tb_END (3)
typedef union
{
    unsigned long pccpch_sync_ind_reg;
    struct
    {
        unsigned long pccpch_sync_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PCCPCH_SYNC_IND_UNION;
#define WBBP_PCCPCH_SYNC_IND_pccpch_sync_ind_START (0)
#define WBBP_PCCPCH_SYNC_IND_pccpch_sync_ind_END (0)
typedef union
{
    unsigned long ag_rpt0_reg;
    struct
    {
        unsigned long ag_value0_cpu : 6;
        unsigned long reserved_0 : 2;
        unsigned long ag_id_ind0_cpu : 2;
        unsigned long reserved_1 : 2;
        unsigned long ag_crc_result0_cpu : 1;
        unsigned long reserved_2 : 3;
        unsigned long ag_cfn0_cpu : 3;
        unsigned long reserved_3 : 1;
        unsigned long ag_subfrm_no0_cpu : 3;
        unsigned long reserved_4 : 8;
        unsigned long ag_valid0_cpu : 1;
    } reg;
} WBBP_AG_RPT0_UNION;
#define WBBP_AG_RPT0_ag_value0_cpu_START (0)
#define WBBP_AG_RPT0_ag_value0_cpu_END (5)
#define WBBP_AG_RPT0_ag_id_ind0_cpu_START (8)
#define WBBP_AG_RPT0_ag_id_ind0_cpu_END (9)
#define WBBP_AG_RPT0_ag_crc_result0_cpu_START (12)
#define WBBP_AG_RPT0_ag_crc_result0_cpu_END (12)
#define WBBP_AG_RPT0_ag_cfn0_cpu_START (16)
#define WBBP_AG_RPT0_ag_cfn0_cpu_END (18)
#define WBBP_AG_RPT0_ag_subfrm_no0_cpu_START (20)
#define WBBP_AG_RPT0_ag_subfrm_no0_cpu_END (22)
#define WBBP_AG_RPT0_ag_valid0_cpu_START (31)
#define WBBP_AG_RPT0_ag_valid0_cpu_END (31)
typedef union
{
    unsigned long ag_rpt1_reg;
    struct
    {
        unsigned long ag_value1_cpu : 6;
        unsigned long reserved_0 : 2;
        unsigned long ag_id_ind1_cpu : 2;
        unsigned long reserved_1 : 2;
        unsigned long ag_crc_result1_cpu : 1;
        unsigned long reserved_2 : 3;
        unsigned long ag_cfn1_cpu : 3;
        unsigned long reserved_3 : 1;
        unsigned long ag_subfrm_no1_cpu : 3;
        unsigned long reserved_4 : 8;
        unsigned long ag_valid1_cpu : 1;
    } reg;
} WBBP_AG_RPT1_UNION;
#define WBBP_AG_RPT1_ag_value1_cpu_START (0)
#define WBBP_AG_RPT1_ag_value1_cpu_END (5)
#define WBBP_AG_RPT1_ag_id_ind1_cpu_START (8)
#define WBBP_AG_RPT1_ag_id_ind1_cpu_END (9)
#define WBBP_AG_RPT1_ag_crc_result1_cpu_START (12)
#define WBBP_AG_RPT1_ag_crc_result1_cpu_END (12)
#define WBBP_AG_RPT1_ag_cfn1_cpu_START (16)
#define WBBP_AG_RPT1_ag_cfn1_cpu_END (18)
#define WBBP_AG_RPT1_ag_subfrm_no1_cpu_START (20)
#define WBBP_AG_RPT1_ag_subfrm_no1_cpu_END (22)
#define WBBP_AG_RPT1_ag_valid1_cpu_START (31)
#define WBBP_AG_RPT1_ag_valid1_cpu_END (31)
typedef union
{
    unsigned long ag_rpt2_reg;
    struct
    {
        unsigned long ag_value2_cpu : 6;
        unsigned long reserved_0 : 2;
        unsigned long ag_id_ind2_cpu : 2;
        unsigned long reserved_1 : 2;
        unsigned long ag_crc_result2_cpu : 1;
        unsigned long reserved_2 : 3;
        unsigned long ag_cfn2_cpu : 3;
        unsigned long reserved_3 : 1;
        unsigned long ag_subfrm_no2_cpu : 3;
        unsigned long reserved_4 : 8;
        unsigned long ag_valid2_cpu : 1;
    } reg;
} WBBP_AG_RPT2_UNION;
#define WBBP_AG_RPT2_ag_value2_cpu_START (0)
#define WBBP_AG_RPT2_ag_value2_cpu_END (5)
#define WBBP_AG_RPT2_ag_id_ind2_cpu_START (8)
#define WBBP_AG_RPT2_ag_id_ind2_cpu_END (9)
#define WBBP_AG_RPT2_ag_crc_result2_cpu_START (12)
#define WBBP_AG_RPT2_ag_crc_result2_cpu_END (12)
#define WBBP_AG_RPT2_ag_cfn2_cpu_START (16)
#define WBBP_AG_RPT2_ag_cfn2_cpu_END (18)
#define WBBP_AG_RPT2_ag_subfrm_no2_cpu_START (20)
#define WBBP_AG_RPT2_ag_subfrm_no2_cpu_END (22)
#define WBBP_AG_RPT2_ag_valid2_cpu_START (31)
#define WBBP_AG_RPT2_ag_valid2_cpu_END (31)
typedef union
{
    unsigned long trch01_10ms_len_reg;
    struct
    {
        unsigned long trch0_10ms_len : 14;
        unsigned long reserved_0 : 2;
        unsigned long trch1_10ms_len : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_TRCH01_10MS_LEN_UNION;
#define WBBP_TRCH01_10MS_LEN_trch0_10ms_len_START (0)
#define WBBP_TRCH01_10MS_LEN_trch0_10ms_len_END (13)
#define WBBP_TRCH01_10MS_LEN_trch1_10ms_len_START (16)
#define WBBP_TRCH01_10MS_LEN_trch1_10ms_len_END (29)
typedef union
{
    unsigned long trch23_10ms_len_reg;
    struct
    {
        unsigned long trch2_10ms_len : 14;
        unsigned long reserved_0 : 2;
        unsigned long trch3_10ms_len : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_TRCH23_10MS_LEN_UNION;
#define WBBP_TRCH23_10MS_LEN_trch2_10ms_len_START (0)
#define WBBP_TRCH23_10MS_LEN_trch2_10ms_len_END (13)
#define WBBP_TRCH23_10MS_LEN_trch3_10ms_len_START (16)
#define WBBP_TRCH23_10MS_LEN_trch3_10ms_len_END (29)
typedef union
{
    unsigned long trch45_10ms_len_reg;
    struct
    {
        unsigned long trch4_10ms_len : 14;
        unsigned long reserved_0 : 2;
        unsigned long trch5_10ms_len : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_TRCH45_10MS_LEN_UNION;
#define WBBP_TRCH45_10MS_LEN_trch4_10ms_len_START (0)
#define WBBP_TRCH45_10MS_LEN_trch4_10ms_len_END (13)
#define WBBP_TRCH45_10MS_LEN_trch5_10ms_len_START (16)
#define WBBP_TRCH45_10MS_LEN_trch5_10ms_len_END (29)
typedef union
{
    unsigned long trch67_10ms_len_reg;
    struct
    {
        unsigned long trch6_10ms_len : 14;
        unsigned long reserved_0 : 2;
        unsigned long trch7_10ms_len : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_TRCH67_10MS_LEN_UNION;
#define WBBP_TRCH67_10MS_LEN_trch6_10ms_len_START (0)
#define WBBP_TRCH67_10MS_LEN_trch6_10ms_len_END (13)
#define WBBP_TRCH67_10MS_LEN_trch7_10ms_len_START (16)
#define WBBP_TRCH67_10MS_LEN_trch7_10ms_len_END (29)
typedef union
{
    unsigned long trch0_10ms_power_reg;
    struct
    {
        unsigned long trch0_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH0_10MS_POWER_UNION;
#define WBBP_TRCH0_10MS_POWER_trch0_10ms_power_START (0)
#define WBBP_TRCH0_10MS_POWER_trch0_10ms_power_END (23)
typedef union
{
    unsigned long trch1_10ms_power_reg;
    struct
    {
        unsigned long trch1_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH1_10MS_POWER_UNION;
#define WBBP_TRCH1_10MS_POWER_trch1_10ms_power_START (0)
#define WBBP_TRCH1_10MS_POWER_trch1_10ms_power_END (23)
typedef union
{
    unsigned long trch2_10ms_power_reg;
    struct
    {
        unsigned long trch2_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH2_10MS_POWER_UNION;
#define WBBP_TRCH2_10MS_POWER_trch2_10ms_power_START (0)
#define WBBP_TRCH2_10MS_POWER_trch2_10ms_power_END (23)
typedef union
{
    unsigned long trch3_10ms_power_reg;
    struct
    {
        unsigned long trch3_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH3_10MS_POWER_UNION;
#define WBBP_TRCH3_10MS_POWER_trch3_10ms_power_START (0)
#define WBBP_TRCH3_10MS_POWER_trch3_10ms_power_END (23)
typedef union
{
    unsigned long trch4_10ms_power_reg;
    struct
    {
        unsigned long trch4_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH4_10MS_POWER_UNION;
#define WBBP_TRCH4_10MS_POWER_trch4_10ms_power_START (0)
#define WBBP_TRCH4_10MS_POWER_trch4_10ms_power_END (23)
typedef union
{
    unsigned long trch5_10ms_power_reg;
    struct
    {
        unsigned long trch5_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH5_10MS_POWER_UNION;
#define WBBP_TRCH5_10MS_POWER_trch5_10ms_power_START (0)
#define WBBP_TRCH5_10MS_POWER_trch5_10ms_power_END (23)
typedef union
{
    unsigned long trch6_10ms_power_reg;
    struct
    {
        unsigned long trch6_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH6_10MS_POWER_UNION;
#define WBBP_TRCH6_10MS_POWER_trch6_10ms_power_START (0)
#define WBBP_TRCH6_10MS_POWER_trch6_10ms_power_END (23)
typedef union
{
    unsigned long trch7_10ms_power_reg;
    struct
    {
        unsigned long trch7_10ms_power : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_TRCH7_10MS_POWER_UNION;
#define WBBP_TRCH7_10MS_POWER_trch7_10ms_power_START (0)
#define WBBP_TRCH7_10MS_POWER_trch7_10ms_power_END (23)
typedef union
{
    unsigned long turbo_scale_1_4_r99_reg;
    struct
    {
        unsigned long turbo_r99_scale01 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_r99_scale02 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_r99_scale03 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_r99_scale04 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_1_4_R99_UNION;
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale01_START (0)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale01_END (5)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale02_START (8)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale02_END (13)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale03_START (16)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale03_END (21)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale04_START (24)
#define WBBP_TURBO_SCALE_1_4_R99_turbo_r99_scale04_END (29)
typedef union
{
    unsigned long turbo_scale_5_8_r99_reg;
    struct
    {
        unsigned long turbo_r99_scale05 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_r99_scale06 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_r99_scale07 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_r99_scale08 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_5_8_R99_UNION;
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale05_START (0)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale05_END (5)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale06_START (8)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale06_END (13)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale07_START (16)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale07_END (21)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale08_START (24)
#define WBBP_TURBO_SCALE_5_8_R99_turbo_r99_scale08_END (29)
typedef union
{
    unsigned long turbo_scale_9_12_r99_reg;
    struct
    {
        unsigned long turbo_r99_scale09 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_r99_scale10 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_r99_scale11 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_r99_scale12 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_9_12_R99_UNION;
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale09_START (0)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale09_END (5)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale10_START (8)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale10_END (13)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale11_START (16)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale11_END (21)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale12_START (24)
#define WBBP_TURBO_SCALE_9_12_R99_turbo_r99_scale12_END (29)
typedef union
{
    unsigned long turbo_scale_13_16_r99_reg;
    struct
    {
        unsigned long turbo_r99_scale13 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_r99_scale14 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_r99_scale15 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_r99_scale16 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_13_16_R99_UNION;
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale13_START (0)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale13_END (5)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale14_START (8)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale14_END (13)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale15_START (16)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale15_END (21)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale16_START (24)
#define WBBP_TURBO_SCALE_13_16_R99_turbo_r99_scale16_END (29)
typedef union
{
    unsigned long turbo_cocur_en_reg;
    struct
    {
        unsigned long turbo_cocur_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TURBO_COCUR_EN_UNION;
#define WBBP_TURBO_COCUR_EN_turbo_cocur_en_START (0)
#define WBBP_TURBO_COCUR_EN_turbo_cocur_en_END (0)
typedef union
{
    unsigned long td_code_type_reg;
    struct
    {
        unsigned long td_code_type : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TD_CODE_TYPE_UNION;
#define WBBP_TD_CODE_TYPE_td_code_type_START (0)
#define WBBP_TD_CODE_TYPE_td_code_type_END (0)
typedef union
{
    unsigned long td_tb_para_reg;
    struct
    {
        unsigned long td_tb_num : 4;
        unsigned long reserved_0 : 12;
        unsigned long td_tb_size : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_TD_TB_PARA_UNION;
#define WBBP_TD_TB_PARA_td_tb_num_START (0)
#define WBBP_TD_TB_PARA_td_tb_num_END (3)
#define WBBP_TD_TB_PARA_td_tb_size_START (16)
#define WBBP_TD_TB_PARA_td_tb_size_END (26)
typedef union
{
    unsigned long td_cb_para_reg;
    struct
    {
        unsigned long td_cb_size : 10;
        unsigned long reserved_0 : 6;
        unsigned long td_fill_bits : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_TD_CB_PARA_UNION;
#define WBBP_TD_CB_PARA_td_cb_size_START (0)
#define WBBP_TD_CB_PARA_td_cb_size_END (9)
#define WBBP_TD_CB_PARA_td_fill_bits_START (16)
#define WBBP_TD_CB_PARA_td_fill_bits_END (20)
typedef union
{
    unsigned long td_crc_para_reg;
    struct
    {
        unsigned long td_crc_ueid : 16;
        unsigned long td_crc_class : 3;
        unsigned long reserved : 13;
    } reg;
} WBBP_TD_CRC_PARA_UNION;
#define WBBP_TD_CRC_PARA_td_crc_ueid_START (0)
#define WBBP_TD_CRC_PARA_td_crc_ueid_END (15)
#define WBBP_TD_CRC_PARA_td_crc_class_START (16)
#define WBBP_TD_CRC_PARA_td_crc_class_END (18)
typedef union
{
    unsigned long td_en_ctrl_reg;
    struct
    {
        unsigned long td_inv_en : 1;
        unsigned long td_ueid_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_TD_EN_CTRL_UNION;
#define WBBP_TD_EN_CTRL_td_inv_en_START (0)
#define WBBP_TD_EN_CTRL_td_inv_en_END (0)
#define WBBP_TD_EN_CTRL_td_ueid_en_START (1)
#define WBBP_TD_EN_CTRL_td_ueid_en_END (1)
typedef union
{
    unsigned long td_cb_id_reg;
    struct
    {
        unsigned long td_cb_id : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TD_CB_ID_UNION;
#define WBBP_TD_CB_ID_td_cb_id_START (0)
#define WBBP_TD_CB_ID_td_cb_id_END (1)
typedef union
{
    unsigned long td_vtb_ctrl_reg;
    struct
    {
        unsigned long td_vtb_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TD_VTB_CTRL_UNION;
#define WBBP_TD_VTB_CTRL_td_vtb_start_START (0)
#define WBBP_TD_VTB_CTRL_td_vtb_start_END (0)
typedef union
{
    unsigned long vtb_u_tds_mode_sel_reg;
    struct
    {
        unsigned long vtb_u_tds_mode_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_VTB_U_TDS_MODE_SEL_UNION;
#define WBBP_VTB_U_TDS_MODE_SEL_vtb_u_tds_mode_sel_START (0)
#define WBBP_VTB_U_TDS_MODE_SEL_vtb_u_tds_mode_sel_END (0)
typedef union
{
    unsigned long td_crc_flag_reg;
    struct
    {
        unsigned long td_crc_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_TD_CRC_FLAG_UNION;
#define WBBP_TD_CRC_FLAG_td_crc_flag_START (0)
#define WBBP_TD_CRC_FLAG_td_crc_flag_END (7)
typedef union
{
    unsigned long td_cbs_err_reg;
    struct
    {
        unsigned long td_cbs_err : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TD_CBS_ERR_UNION;
#define WBBP_TD_CBS_ERR_td_cbs_err_START (0)
#define WBBP_TD_CBS_ERR_td_cbs_err_END (0)
typedef union
{
    unsigned long td_vtb_watchdog_reg;
    struct
    {
        unsigned long td_vtb_watchdog : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_TD_VTB_WATCHDOG_UNION;
#define WBBP_TD_VTB_WATCHDOG_td_vtb_watchdog_START (0)
#define WBBP_TD_VTB_WATCHDOG_td_vtb_watchdog_END (15)
typedef union
{
    unsigned long turbo_iter_num_reg;
    struct
    {
        unsigned long tc_min_iter_num : 4;
        unsigned long reserved_0 : 4;
        unsigned long tc_max_iter_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long tc_iter_over_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long conv_judge_enhance_en : 1;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_TURBO_ITER_NUM_UNION;
#define WBBP_TURBO_ITER_NUM_tc_min_iter_num_START (0)
#define WBBP_TURBO_ITER_NUM_tc_min_iter_num_END (3)
#define WBBP_TURBO_ITER_NUM_tc_max_iter_num_START (8)
#define WBBP_TURBO_ITER_NUM_tc_max_iter_num_END (12)
#define WBBP_TURBO_ITER_NUM_tc_iter_over_en_START (16)
#define WBBP_TURBO_ITER_NUM_tc_iter_over_en_END (16)
#define WBBP_TURBO_ITER_NUM_conv_judge_enhance_en_START (20)
#define WBBP_TURBO_ITER_NUM_conv_judge_enhance_en_END (20)
typedef union
{
    unsigned long iter_crc_serial_reg;
    struct
    {
        unsigned long min_iter_num_serial : 4;
        unsigned long max_iter_num1_serial : 5;
        unsigned long max_iter_num2_serial : 5;
        unsigned long reserved : 1;
        unsigned long iter_crc_serial_en : 1;
        unsigned long serial_protect_threshold : 16;
    } reg;
} WBBP_ITER_CRC_SERIAL_UNION;
#define WBBP_ITER_CRC_SERIAL_min_iter_num_serial_START (0)
#define WBBP_ITER_CRC_SERIAL_min_iter_num_serial_END (3)
#define WBBP_ITER_CRC_SERIAL_max_iter_num1_serial_START (4)
#define WBBP_ITER_CRC_SERIAL_max_iter_num1_serial_END (8)
#define WBBP_ITER_CRC_SERIAL_max_iter_num2_serial_START (9)
#define WBBP_ITER_CRC_SERIAL_max_iter_num2_serial_END (13)
#define WBBP_ITER_CRC_SERIAL_iter_crc_serial_en_START (15)
#define WBBP_ITER_CRC_SERIAL_iter_crc_serial_en_END (15)
#define WBBP_ITER_CRC_SERIAL_serial_protect_threshold_START (16)
#define WBBP_ITER_CRC_SERIAL_serial_protect_threshold_END (31)
typedef union
{
    unsigned long less_judge_nodeb_en_reg;
    struct
    {
        unsigned long less_judge_nodeb_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_LESS_JUDGE_NODEB_EN_UNION;
#define WBBP_LESS_JUDGE_NODEB_EN_less_judge_nodeb_en_START (0)
#define WBBP_LESS_JUDGE_NODEB_EN_less_judge_nodeb_en_END (0)
typedef union
{
    unsigned long hsdpa_estb_ind_reg;
    struct
    {
        unsigned long hsdpa_estb_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPA_ESTB_IND_UNION;
#define WBBP_HSDPA_ESTB_IND_hsdpa_estb_ind_START (0)
#define WBBP_HSDPA_ESTB_IND_hsdpa_estb_ind_END (0)
typedef union
{
    unsigned long hsdpa_para_reg;
    struct
    {
        unsigned long hsd_hap_num : 5;
        unsigned long reserved_0 : 3;
        unsigned long scch_ch_num : 3;
        unsigned long reserved_1 : 5;
        unsigned long scch_detect_step : 7;
        unsigned long reserved_2 : 1;
        unsigned long scch_ch_offset : 1;
        unsigned long reserved_3 : 7;
    } reg;
} WBBP_HSDPA_PARA_UNION;
#define WBBP_HSDPA_PARA_hsd_hap_num_START (0)
#define WBBP_HSDPA_PARA_hsd_hap_num_END (4)
#define WBBP_HSDPA_PARA_scch_ch_num_START (8)
#define WBBP_HSDPA_PARA_scch_ch_num_END (10)
#define WBBP_HSDPA_PARA_scch_detect_step_START (16)
#define WBBP_HSDPA_PARA_scch_detect_step_END (22)
#define WBBP_HSDPA_PARA_scch_ch_offset_START (24)
#define WBBP_HSDPA_PARA_scch_ch_offset_END (24)
typedef union
{
    unsigned long hsdpa_ue_id_reg;
    struct
    {
        unsigned long hsdpa_ue_id : 16;
        unsigned long reserved : 15;
        unsigned long hsdpa_ue_id_en : 1;
    } reg;
} WBBP_HSDPA_UE_ID_UNION;
#define WBBP_HSDPA_UE_ID_hsdpa_ue_id_START (0)
#define WBBP_HSDPA_UE_ID_hsdpa_ue_id_END (15)
#define WBBP_HSDPA_UE_ID_hsdpa_ue_id_en_START (31)
#define WBBP_HSDPA_UE_ID_hsdpa_ue_id_en_END (31)
typedef union
{
    unsigned long hsd_power_opt_iter_reg;
    struct
    {
        unsigned long hsd_power_opt_en : 1;
        unsigned long reserved : 10;
        unsigned long power_opt_iter_num : 5;
        unsigned long power_opt_tb_len : 16;
    } reg;
} WBBP_HSD_POWER_OPT_ITER_UNION;
#define WBBP_HSD_POWER_OPT_ITER_hsd_power_opt_en_START (0)
#define WBBP_HSD_POWER_OPT_ITER_hsd_power_opt_en_END (0)
#define WBBP_HSD_POWER_OPT_ITER_power_opt_iter_num_START (11)
#define WBBP_HSD_POWER_OPT_ITER_power_opt_iter_num_END (15)
#define WBBP_HSD_POWER_OPT_ITER_power_opt_tb_len_START (16)
#define WBBP_HSD_POWER_OPT_ITER_power_opt_tb_len_END (31)
typedef union
{
    unsigned long harq_compress_en_reg;
    struct
    {
        unsigned long harq_compress_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HARQ_COMPRESS_EN_UNION;
#define WBBP_HARQ_COMPRESS_EN_harq_compress_en_START (0)
#define WBBP_HARQ_COMPRESS_EN_harq_compress_en_END (0)
typedef union
{
    unsigned long hsd_hap0_buf_size_reg;
    struct
    {
        unsigned long hsd_hap0_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP0_BUF_SIZE_UNION;
#define WBBP_HSD_HAP0_BUF_SIZE_hsd_hap0_buf_size_START (0)
#define WBBP_HSD_HAP0_BUF_SIZE_hsd_hap0_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap1_buf_size_reg;
    struct
    {
        unsigned long hsd_hap1_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP1_BUF_SIZE_UNION;
#define WBBP_HSD_HAP1_BUF_SIZE_hsd_hap1_buf_size_START (0)
#define WBBP_HSD_HAP1_BUF_SIZE_hsd_hap1_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap2_buf_size_reg;
    struct
    {
        unsigned long hsd_hap2_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP2_BUF_SIZE_UNION;
#define WBBP_HSD_HAP2_BUF_SIZE_hsd_hap2_buf_size_START (0)
#define WBBP_HSD_HAP2_BUF_SIZE_hsd_hap2_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap3_buf_size_reg;
    struct
    {
        unsigned long hsd_hap3_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP3_BUF_SIZE_UNION;
#define WBBP_HSD_HAP3_BUF_SIZE_hsd_hap3_buf_size_START (0)
#define WBBP_HSD_HAP3_BUF_SIZE_hsd_hap3_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap4_buf_size_reg;
    struct
    {
        unsigned long hsd_hap4_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP4_BUF_SIZE_UNION;
#define WBBP_HSD_HAP4_BUF_SIZE_hsd_hap4_buf_size_START (0)
#define WBBP_HSD_HAP4_BUF_SIZE_hsd_hap4_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap5_buf_size_reg;
    struct
    {
        unsigned long hsd_hap5_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP5_BUF_SIZE_UNION;
#define WBBP_HSD_HAP5_BUF_SIZE_hsd_hap5_buf_size_START (0)
#define WBBP_HSD_HAP5_BUF_SIZE_hsd_hap5_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap6_buf_size_reg;
    struct
    {
        unsigned long hsd_hap6_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP6_BUF_SIZE_UNION;
#define WBBP_HSD_HAP6_BUF_SIZE_hsd_hap6_buf_size_START (0)
#define WBBP_HSD_HAP6_BUF_SIZE_hsd_hap6_buf_size_END (18)
typedef union
{
    unsigned long hsd_hap7_buf_size_reg;
    struct
    {
        unsigned long hsd_hap7_buf_size : 19;
        unsigned long reserved : 13;
    } reg;
} WBBP_HSD_HAP7_BUF_SIZE_UNION;
#define WBBP_HSD_HAP7_BUF_SIZE_hsd_hap7_buf_size_START (0)
#define WBBP_HSD_HAP7_BUF_SIZE_hsd_hap7_buf_size_END (18)
typedef union
{
    unsigned long hsd_rpt_cfg_reg;
    struct
    {
        unsigned long hsd_rpt_data_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long hsd_64qam_flag : 1;
        unsigned long reserved_1 : 7;
        unsigned long hsd_tbsize_table_flag : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_HSD_RPT_CFG_UNION;
#define WBBP_HSD_RPT_CFG_hsd_rpt_data_mode_START (0)
#define WBBP_HSD_RPT_CFG_hsd_rpt_data_mode_END (1)
#define WBBP_HSD_RPT_CFG_hsd_64qam_flag_START (8)
#define WBBP_HSD_RPT_CFG_hsd_64qam_flag_END (8)
#define WBBP_HSD_RPT_CFG_hsd_tbsize_table_flag_START (16)
#define WBBP_HSD_RPT_CFG_hsd_tbsize_table_flag_END (16)
typedef union
{
    unsigned long ct_falg_reg;
    struct
    {
        unsigned long ct_flag : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_CT_FALG_UNION;
#define WBBP_CT_FALG_ct_flag_START (0)
#define WBBP_CT_FALG_ct_flag_END (7)
typedef union
{
    unsigned long turbo_scale_1_4_reg;
    struct
    {
        unsigned long turbo_scale01 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_scale02 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_scale03 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_scale04 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_1_4_UNION;
#define WBBP_TURBO_SCALE_1_4_turbo_scale01_START (0)
#define WBBP_TURBO_SCALE_1_4_turbo_scale01_END (5)
#define WBBP_TURBO_SCALE_1_4_turbo_scale02_START (8)
#define WBBP_TURBO_SCALE_1_4_turbo_scale02_END (13)
#define WBBP_TURBO_SCALE_1_4_turbo_scale03_START (16)
#define WBBP_TURBO_SCALE_1_4_turbo_scale03_END (21)
#define WBBP_TURBO_SCALE_1_4_turbo_scale04_START (24)
#define WBBP_TURBO_SCALE_1_4_turbo_scale04_END (29)
typedef union
{
    unsigned long turbo_scale_5_8_reg;
    struct
    {
        unsigned long turbo_scale05 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_scale06 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_scale07 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_scale08 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_5_8_UNION;
#define WBBP_TURBO_SCALE_5_8_turbo_scale05_START (0)
#define WBBP_TURBO_SCALE_5_8_turbo_scale05_END (5)
#define WBBP_TURBO_SCALE_5_8_turbo_scale06_START (8)
#define WBBP_TURBO_SCALE_5_8_turbo_scale06_END (13)
#define WBBP_TURBO_SCALE_5_8_turbo_scale07_START (16)
#define WBBP_TURBO_SCALE_5_8_turbo_scale07_END (21)
#define WBBP_TURBO_SCALE_5_8_turbo_scale08_START (24)
#define WBBP_TURBO_SCALE_5_8_turbo_scale08_END (29)
typedef union
{
    unsigned long turbo_scale_9_12_reg;
    struct
    {
        unsigned long turbo_scale09 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_scale10 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_scale11 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_scale12 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_9_12_UNION;
#define WBBP_TURBO_SCALE_9_12_turbo_scale09_START (0)
#define WBBP_TURBO_SCALE_9_12_turbo_scale09_END (5)
#define WBBP_TURBO_SCALE_9_12_turbo_scale10_START (8)
#define WBBP_TURBO_SCALE_9_12_turbo_scale10_END (13)
#define WBBP_TURBO_SCALE_9_12_turbo_scale11_START (16)
#define WBBP_TURBO_SCALE_9_12_turbo_scale11_END (21)
#define WBBP_TURBO_SCALE_9_12_turbo_scale12_START (24)
#define WBBP_TURBO_SCALE_9_12_turbo_scale12_END (29)
typedef union
{
    unsigned long turbo_scale_13_16_reg;
    struct
    {
        unsigned long turbo_scale13 : 6;
        unsigned long reserved_0 : 2;
        unsigned long turbo_scale14 : 6;
        unsigned long reserved_1 : 2;
        unsigned long turbo_scale15 : 6;
        unsigned long reserved_2 : 2;
        unsigned long turbo_scale16 : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_TURBO_SCALE_13_16_UNION;
#define WBBP_TURBO_SCALE_13_16_turbo_scale13_START (0)
#define WBBP_TURBO_SCALE_13_16_turbo_scale13_END (5)
#define WBBP_TURBO_SCALE_13_16_turbo_scale14_START (8)
#define WBBP_TURBO_SCALE_13_16_turbo_scale14_END (13)
#define WBBP_TURBO_SCALE_13_16_turbo_scale15_START (16)
#define WBBP_TURBO_SCALE_13_16_turbo_scale15_END (21)
#define WBBP_TURBO_SCALE_13_16_turbo_scale16_START (24)
#define WBBP_TURBO_SCALE_13_16_turbo_scale16_END (29)
typedef union
{
    unsigned long hsd_abnormal_frm_reg;
    struct
    {
        unsigned long abnormal_frm_num : 16;
        unsigned long dis_tsn_num : 16;
    } reg;
} WBBP_HSD_ABNORMAL_FRM_UNION;
#define WBBP_HSD_ABNORMAL_FRM_abnormal_frm_num_START (0)
#define WBBP_HSD_ABNORMAL_FRM_abnormal_frm_num_END (15)
#define WBBP_HSD_ABNORMAL_FRM_dis_tsn_num_START (16)
#define WBBP_HSD_ABNORMAL_FRM_dis_tsn_num_END (31)
typedef union
{
    unsigned long hsd_ir_buffer_reset_reg;
    struct
    {
        unsigned long hsd_ir_buffer_reset : 1;
        unsigned long reserved_0 : 7;
        unsigned long less_ir_buffer_reset_mask : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_HSD_IR_BUFFER_RESET_UNION;
#define WBBP_HSD_IR_BUFFER_RESET_hsd_ir_buffer_reset_START (0)
#define WBBP_HSD_IR_BUFFER_RESET_hsd_ir_buffer_reset_END (0)
#define WBBP_HSD_IR_BUFFER_RESET_less_ir_buffer_reset_mask_START (8)
#define WBBP_HSD_IR_BUFFER_RESET_less_ir_buffer_reset_mask_END (8)
typedef union
{
    unsigned long hsdpa_bler_enable_reg;
    struct
    {
        unsigned long hsdpa_bler_enable : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPA_BLER_ENABLE_UNION;
#define WBBP_HSDPA_BLER_ENABLE_hsdpa_bler_enable_START (0)
#define WBBP_HSDPA_BLER_ENABLE_hsdpa_bler_enable_END (0)
typedef union
{
    unsigned long bcch_ueid_pri_en_reg;
    struct
    {
        unsigned long bcch_ueid_pri_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BCCH_UEID_PRI_EN_UNION;
#define WBBP_BCCH_UEID_PRI_EN_bcch_ueid_pri_en_START (0)
#define WBBP_BCCH_UEID_PRI_EN_bcch_ueid_pri_en_END (0)
typedef union
{
    unsigned long mac_ehs_cnt_clr_reg;
    struct
    {
        unsigned long mac_ehs_abn_cnt_clr : 1;
        unsigned long reserved_0 : 7;
        unsigned long mac_ehs_nor_cnt_clr : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_MAC_EHS_CNT_CLR_UNION;
#define WBBP_MAC_EHS_CNT_CLR_mac_ehs_abn_cnt_clr_START (0)
#define WBBP_MAC_EHS_CNT_CLR_mac_ehs_abn_cnt_clr_END (0)
#define WBBP_MAC_EHS_CNT_CLR_mac_ehs_nor_cnt_clr_START (8)
#define WBBP_MAC_EHS_CNT_CLR_mac_ehs_nor_cnt_clr_END (8)
typedef union
{
    unsigned long mac_ehs_cnt1_reg;
    struct
    {
        unsigned long mac_ehs_queue_over3_fnum : 8;
        unsigned long reserved : 8;
        unsigned long mac_ehs_normal_fnum : 16;
    } reg;
} WBBP_MAC_EHS_CNT1_UNION;
#define WBBP_MAC_EHS_CNT1_mac_ehs_queue_over3_fnum_START (0)
#define WBBP_MAC_EHS_CNT1_mac_ehs_queue_over3_fnum_END (7)
#define WBBP_MAC_EHS_CNT1_mac_ehs_normal_fnum_START (16)
#define WBBP_MAC_EHS_CNT1_mac_ehs_normal_fnum_END (31)
typedef union
{
    unsigned long mac_ehs_cnt2_reg;
    struct
    {
        unsigned long mac_ehs_rsdu_overtb_fnum : 8;
        unsigned long reserved_0 : 8;
        unsigned long mac_ehs_rsdu_over26_fnum : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_MAC_EHS_CNT2_UNION;
#define WBBP_MAC_EHS_CNT2_mac_ehs_rsdu_overtb_fnum_START (0)
#define WBBP_MAC_EHS_CNT2_mac_ehs_rsdu_overtb_fnum_END (7)
#define WBBP_MAC_EHS_CNT2_mac_ehs_rsdu_over26_fnum_START (16)
#define WBBP_MAC_EHS_CNT2_mac_ehs_rsdu_over26_fnum_END (23)
typedef union
{
    unsigned long hsscch_less_reg;
    struct
    {
        unsigned long hsscch_less_status : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSSCCH_LESS_UNION;
#define WBBP_HSSCCH_LESS_hsscch_less_status_START (0)
#define WBBP_HSSCCH_LESS_hsscch_less_status_END (0)
typedef union
{
    unsigned long tb_index_reg;
    struct
    {
        unsigned long hsd_tbs_index1 : 7;
        unsigned long reserved_0 : 1;
        unsigned long hsd_tbs_index2 : 7;
        unsigned long reserved_1 : 1;
        unsigned long hsd_tbs_index3 : 7;
        unsigned long reserved_2 : 1;
        unsigned long hsd_tbs_index4 : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_TB_INDEX_UNION;
#define WBBP_TB_INDEX_hsd_tbs_index1_START (0)
#define WBBP_TB_INDEX_hsd_tbs_index1_END (6)
#define WBBP_TB_INDEX_hsd_tbs_index2_START (8)
#define WBBP_TB_INDEX_hsd_tbs_index2_END (14)
#define WBBP_TB_INDEX_hsd_tbs_index3_START (16)
#define WBBP_TB_INDEX_hsd_tbs_index3_END (22)
#define WBBP_TB_INDEX_hsd_tbs_index4_START (24)
#define WBBP_TB_INDEX_hsd_tbs_index4_END (30)
typedef union
{
    unsigned long tb_num_reg;
    struct
    {
        unsigned long hsd_tb_num : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_TB_NUM_UNION;
#define WBBP_TB_NUM_hsd_tb_num_START (0)
#define WBBP_TB_NUM_hsd_tb_num_END (2)
typedef union
{
    unsigned long hs_o_reg;
    struct
    {
        unsigned long hsd_phy_o : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_HS_O_UNION;
#define WBBP_HS_O_hsd_phy_o_START (0)
#define WBBP_HS_O_hsd_phy_o_END (3)
typedef union
{
    unsigned long hs_p_reg;
    struct
    {
        unsigned long hsd_phy_p1 : 1;
        unsigned long reserved_0 : 3;
        unsigned long hsd_phy_p2 : 1;
        unsigned long reserved_1 : 3;
        unsigned long hsd_phy_p3 : 1;
        unsigned long reserved_2 : 3;
        unsigned long hsd_phy_p4 : 1;
        unsigned long reserved_3 : 19;
    } reg;
} WBBP_HS_P_UNION;
#define WBBP_HS_P_hsd_phy_p1_START (0)
#define WBBP_HS_P_hsd_phy_p1_END (0)
#define WBBP_HS_P_hsd_phy_p2_START (4)
#define WBBP_HS_P_hsd_phy_p2_END (4)
#define WBBP_HS_P_hsd_phy_p3_START (8)
#define WBBP_HS_P_hsd_phy_p3_END (8)
#define WBBP_HS_P_hsd_phy_p4_START (12)
#define WBBP_HS_P_hsd_phy_p4_END (12)
typedef union
{
    unsigned long bcch_ue_id_reg;
    struct
    {
        unsigned long bcch_ue_id : 16;
        unsigned long reserved : 15;
        unsigned long bcch_ue_id_en : 1;
    } reg;
} WBBP_BCCH_UE_ID_UNION;
#define WBBP_BCCH_UE_ID_bcch_ue_id_START (0)
#define WBBP_BCCH_UE_ID_bcch_ue_id_END (15)
#define WBBP_BCCH_UE_ID_bcch_ue_id_en_START (31)
#define WBBP_BCCH_UE_ID_bcch_ue_id_en_END (31)
typedef union
{
    unsigned long hsdpa_pch_en_reg;
    struct
    {
        unsigned long hsdpa_pch_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPA_PCH_EN_UNION;
#define WBBP_HSDPA_PCH_EN_hsdpa_pch_en_START (0)
#define WBBP_HSDPA_PCH_EN_hsdpa_pch_en_END (0)
typedef union
{
    unsigned long pcch_num_reg;
    struct
    {
        unsigned long pcch_num : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_PCCH_NUM_UNION;
#define WBBP_PCCH_NUM_pcch_num_START (0)
#define WBBP_PCCH_NUM_pcch_num_END (2)
typedef union
{
    unsigned long pcch_result_reg;
    struct
    {
        unsigned long pcch_result : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_PCCH_RESULT_UNION;
#define WBBP_PCCH_RESULT_pcch_result_START (0)
#define WBBP_PCCH_RESULT_pcch_result_END (0)
typedef union
{
    unsigned long hsd_bit_order_reg;
    struct
    {
        unsigned long bit_order : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSD_BIT_ORDER_UNION;
#define WBBP_HSD_BIT_ORDER_bit_order_START (0)
#define WBBP_HSD_BIT_ORDER_bit_order_END (0)
typedef union
{
    unsigned long hsd_dtx_drx_reg;
    struct
    {
        unsigned long dtx_drx_enable : 1;
        unsigned long reserved_0 : 7;
        unsigned long hs_drx_ind : 1;
        unsigned long reserved_1 : 7;
        unsigned long reserved_2 : 16;
    } reg;
} WBBP_HSD_DTX_DRX_UNION;
#define WBBP_HSD_DTX_DRX_dtx_drx_enable_START (0)
#define WBBP_HSD_DTX_DRX_dtx_drx_enable_END (0)
#define WBBP_HSD_DTX_DRX_hs_drx_ind_START (8)
#define WBBP_HSD_DTX_DRX_hs_drx_ind_END (8)
typedef union
{
    unsigned long hsd_dcdpa_reg;
    struct
    {
        unsigned long dc_hsdpa_status : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSD_DCDPA_UNION;
#define WBBP_HSD_DCDPA_dc_hsdpa_status_START (0)
#define WBBP_HSD_DCDPA_dc_hsdpa_status_END (0)
typedef union
{
    unsigned long hsd_order_type_reg;
    struct
    {
        unsigned long hsd_order_type_uldtx : 1;
        unsigned long hsd_order_type_deuldtx : 1;
        unsigned long hsd_order_type_dldrx : 1;
        unsigned long hsd_order_type_dedldrx : 1;
        unsigned long hsd_order_type_scchles : 1;
        unsigned long hsd_order_type_descchless : 1;
        unsigned long hsd_order_type_hsdpa : 1;
        unsigned long hsd_order_type_dehsdpa : 1;
        unsigned long hsd_order_type_hsupa : 1;
        unsigned long hsd_order_type_dehsupa : 1;
        unsigned long reserved : 22;
    } reg;
} WBBP_HSD_ORDER_TYPE_UNION;
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_uldtx_START (0)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_uldtx_END (0)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_deuldtx_START (1)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_deuldtx_END (1)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dldrx_START (2)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dldrx_END (2)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dedldrx_START (3)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dedldrx_END (3)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_scchles_START (4)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_scchles_END (4)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_descchless_START (5)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_descchless_END (5)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_hsdpa_START (6)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_hsdpa_END (6)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dehsdpa_START (7)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dehsdpa_END (7)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_hsupa_START (8)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_hsupa_END (8)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dehsupa_START (9)
#define WBBP_HSD_ORDER_TYPE_hsd_order_type_dehsupa_END (9)
typedef union
{
    unsigned long tsn_field_ext_reg;
    struct
    {
        unsigned long tsn_field_ext : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_TSN_FIELD_EXT_UNION;
#define WBBP_TSN_FIELD_EXT_tsn_field_ext_START (0)
#define WBBP_TSN_FIELD_EXT_tsn_field_ext_END (0)
typedef union
{
    unsigned long ave_sec_sel_reg;
    struct
    {
        unsigned long ave_sec_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_AVE_SEC_SEL_UNION;
#define WBBP_AVE_SEC_SEL_ave_sec_sel_START (0)
#define WBBP_AVE_SEC_SEL_ave_sec_sel_END (0)
typedef union
{
    unsigned long hsd_order_tti_num_reg;
    struct
    {
        unsigned long hsd_order_tti_num : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_HSD_ORDER_TTI_NUM_UNION;
#define WBBP_HSD_ORDER_TTI_NUM_hsd_order_tti_num_START (0)
#define WBBP_HSD_ORDER_TTI_NUM_hsd_order_tti_num_END (2)
typedef union
{
    unsigned long dldec_scch_tti_num_reg;
    struct
    {
        unsigned long scch_tti_no_echo : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_DLDEC_SCCH_TTI_NUM_UNION;
#define WBBP_DLDEC_SCCH_TTI_NUM_scch_tti_no_echo_START (0)
#define WBBP_DLDEC_SCCH_TTI_NUM_scch_tti_no_echo_END (2)
typedef union
{
    unsigned long hsd_abnorm_frm_mask_reg;
    struct
    {
        unsigned long hsd_abnorm_frm_mask : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSD_ABNORM_FRM_MASK_UNION;
#define WBBP_HSD_ABNORM_FRM_MASK_hsd_abnorm_frm_mask_START (0)
#define WBBP_HSD_ABNORM_FRM_MASK_hsd_abnorm_frm_mask_END (0)
typedef union
{
    unsigned long hsd_ack_4_rpt_reg;
    struct
    {
        unsigned long hsd_ack_4_0_rpt : 1;
        unsigned long hsd_ack_4_1_rpt : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_HSD_ACK_4_RPT_UNION;
#define WBBP_HSD_ACK_4_RPT_hsd_ack_4_0_rpt_START (0)
#define WBBP_HSD_ACK_4_RPT_hsd_ack_4_0_rpt_END (0)
#define WBBP_HSD_ACK_4_RPT_hsd_ack_4_1_rpt_START (1)
#define WBBP_HSD_ACK_4_RPT_hsd_ack_4_1_rpt_END (1)
typedef union
{
    unsigned long hsd_ack_0_3_rpt_reg;
    struct
    {
        unsigned long hsd_ack_0_0_rpt : 1;
        unsigned long hsd_ack_0_1_rpt : 1;
        unsigned long reserved_0 : 6;
        unsigned long hsd_ack_1_0_rpt : 1;
        unsigned long hsd_ack_1_1_rpt : 1;
        unsigned long reserved_1 : 6;
        unsigned long hsd_ack_2_0_rpt : 1;
        unsigned long hsd_ack_2_1_rpt : 1;
        unsigned long reserved_2 : 6;
        unsigned long hsd_ack_3_0_rpt : 1;
        unsigned long hsd_ack_3_1_rpt : 1;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_HSD_ACK_0_3_RPT_UNION;
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_0_0_rpt_START (0)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_0_0_rpt_END (0)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_0_1_rpt_START (1)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_0_1_rpt_END (1)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_1_0_rpt_START (8)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_1_0_rpt_END (8)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_1_1_rpt_START (9)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_1_1_rpt_END (9)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_2_0_rpt_START (16)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_2_0_rpt_END (16)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_2_1_rpt_START (17)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_2_1_rpt_END (17)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_3_0_rpt_START (24)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_3_0_rpt_END (24)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_3_1_rpt_START (25)
#define WBBP_HSD_ACK_0_3_RPT_hsd_ack_3_1_rpt_END (25)
typedef union
{
    unsigned long scch_result_4_rpt_reg;
    struct
    {
        unsigned long scch_result_4_0_rpt : 1;
        unsigned long scch_result_4_1_rpt : 1;
        unsigned long scch_result_4_2_rpt : 1;
        unsigned long scch_result_4_3_rpt : 1;
        unsigned long scch_result_4_4_rpt : 1;
        unsigned long scch_result_4_5_rpt : 1;
        unsigned long scch_result_4_6_rpt : 1;
        unsigned long scch_result_4_7_rpt : 1;
        unsigned long reserved : 24;
    } reg;
} WBBP_SCCH_RESULT_4_RPT_UNION;
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_0_rpt_START (0)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_0_rpt_END (0)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_1_rpt_START (1)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_1_rpt_END (1)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_2_rpt_START (2)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_2_rpt_END (2)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_3_rpt_START (3)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_3_rpt_END (3)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_4_rpt_START (4)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_4_rpt_END (4)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_5_rpt_START (5)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_5_rpt_END (5)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_6_rpt_START (6)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_6_rpt_END (6)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_7_rpt_START (7)
#define WBBP_SCCH_RESULT_4_RPT_scch_result_4_7_rpt_END (7)
typedef union
{
    unsigned long scch_result_0_3_rpt_reg;
    struct
    {
        unsigned long scch_result_0_0_rpt : 1;
        unsigned long scch_result_0_1_rpt : 1;
        unsigned long scch_result_0_2_rpt : 1;
        unsigned long scch_result_0_3_rpt : 1;
        unsigned long scch_result_0_4_rpt : 1;
        unsigned long scch_result_0_5_rpt : 1;
        unsigned long scch_result_0_6_rpt : 1;
        unsigned long scch_result_0_7_rpt : 1;
        unsigned long scch_result_1_0_rpt : 1;
        unsigned long scch_result_1_1_rpt : 1;
        unsigned long scch_result_1_2_rpt : 1;
        unsigned long scch_result_1_3_rpt : 1;
        unsigned long scch_result_1_4_rpt : 1;
        unsigned long scch_result_1_5_rpt : 1;
        unsigned long scch_result_1_6_rpt : 1;
        unsigned long scch_result_1_7_rpt : 1;
        unsigned long scch_result_2_0_rpt : 1;
        unsigned long scch_result_2_1_rpt : 1;
        unsigned long scch_result_2_2_rpt : 1;
        unsigned long scch_result_2_3_rpt : 1;
        unsigned long scch_result_2_4_rpt : 1;
        unsigned long scch_result_2_5_rpt : 1;
        unsigned long scch_result_2_6_rpt : 1;
        unsigned long scch_result_2_7_rpt : 1;
        unsigned long scch_result_3_0_rpt : 1;
        unsigned long scch_result_3_1_rpt : 1;
        unsigned long scch_result_3_2_rpt : 1;
        unsigned long scch_result_3_3_rpt : 1;
        unsigned long scch_result_3_4_rpt : 1;
        unsigned long scch_result_3_5_rpt : 1;
        unsigned long scch_result_3_6_rpt : 1;
        unsigned long scch_result_3_7_rpt : 1;
    } reg;
} WBBP_SCCH_RESULT_0_3_RPT_UNION;
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_0_rpt_START (0)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_0_rpt_END (0)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_1_rpt_START (1)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_1_rpt_END (1)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_2_rpt_START (2)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_2_rpt_END (2)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_3_rpt_START (3)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_3_rpt_END (3)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_4_rpt_START (4)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_4_rpt_END (4)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_5_rpt_START (5)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_5_rpt_END (5)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_6_rpt_START (6)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_6_rpt_END (6)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_7_rpt_START (7)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_0_7_rpt_END (7)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_0_rpt_START (8)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_0_rpt_END (8)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_1_rpt_START (9)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_1_rpt_END (9)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_2_rpt_START (10)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_2_rpt_END (10)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_3_rpt_START (11)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_3_rpt_END (11)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_4_rpt_START (12)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_4_rpt_END (12)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_5_rpt_START (13)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_5_rpt_END (13)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_6_rpt_START (14)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_6_rpt_END (14)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_7_rpt_START (15)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_1_7_rpt_END (15)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_0_rpt_START (16)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_0_rpt_END (16)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_1_rpt_START (17)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_1_rpt_END (17)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_2_rpt_START (18)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_2_rpt_END (18)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_3_rpt_START (19)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_3_rpt_END (19)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_4_rpt_START (20)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_4_rpt_END (20)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_5_rpt_START (21)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_5_rpt_END (21)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_6_rpt_START (22)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_6_rpt_END (22)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_7_rpt_START (23)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_2_7_rpt_END (23)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_0_rpt_START (24)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_0_rpt_END (24)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_1_rpt_START (25)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_1_rpt_END (25)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_2_rpt_START (26)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_2_rpt_END (26)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_3_rpt_START (27)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_3_rpt_END (27)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_4_rpt_START (28)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_4_rpt_END (28)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_5_rpt_START (29)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_5_rpt_END (29)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_6_rpt_START (30)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_6_rpt_END (30)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_7_rpt_START (31)
#define WBBP_SCCH_RESULT_0_3_RPT_scch_result_3_7_rpt_END (31)
typedef union
{
    unsigned long hsd_ack_scch_result_clr_reg;
    struct
    {
        unsigned long hsd_ack_0_clr : 1;
        unsigned long hsd_ack_1_clr : 1;
        unsigned long hsd_ack_2_clr : 1;
        unsigned long hsd_ack_3_clr : 1;
        unsigned long hsd_ack_4_clr : 1;
        unsigned long reserved_0 : 3;
        unsigned long scch_result_0_clr : 1;
        unsigned long scch_result_1_clr : 1;
        unsigned long scch_result_2_clr : 1;
        unsigned long scch_result_3_clr : 1;
        unsigned long scch_result_4_clr : 1;
        unsigned long reserved_1 : 19;
    } reg;
} WBBP_HSD_ACK_SCCH_RESULT_CLR_UNION;
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_0_clr_START (0)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_0_clr_END (0)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_1_clr_START (1)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_1_clr_END (1)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_2_clr_START (2)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_2_clr_END (2)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_3_clr_START (3)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_3_clr_END (3)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_4_clr_START (4)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_hsd_ack_4_clr_END (4)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_0_clr_START (8)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_0_clr_END (8)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_1_clr_START (9)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_1_clr_END (9)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_2_clr_START (10)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_2_clr_END (10)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_3_clr_START (11)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_3_clr_END (11)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_4_clr_START (12)
#define WBBP_HSD_ACK_SCCH_RESULT_CLR_scch_result_4_clr_END (12)
typedef union
{
    unsigned long cpc_dc_order_type_reg;
    struct
    {
        unsigned long cpc_dc_0_order_type : 1;
        unsigned long cpc_dc_1_order_type : 1;
        unsigned long cpc_dc_2_order_type : 1;
        unsigned long cpc_dc_3_order_type : 1;
        unsigned long cpc_dc_4_order_type : 1;
        unsigned long reserved : 27;
    } reg;
} WBBP_CPC_DC_ORDER_TYPE_UNION;
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_0_order_type_START (0)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_0_order_type_END (0)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_1_order_type_START (1)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_1_order_type_END (1)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_2_order_type_START (2)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_2_order_type_END (2)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_3_order_type_START (3)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_3_order_type_END (3)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_4_order_type_START (4)
#define WBBP_CPC_DC_ORDER_TYPE_cpc_dc_4_order_type_END (4)
typedef union
{
    unsigned long snr_16qam_reg;
    struct
    {
        unsigned long snr_16qam_sl : 9;
        unsigned long snr_16qam_cld : 9;
        unsigned long reserved : 14;
    } reg;
} WBBP_SNR_16QAM_UNION;
#define WBBP_SNR_16QAM_snr_16qam_sl_START (0)
#define WBBP_SNR_16QAM_snr_16qam_sl_END (8)
#define WBBP_SNR_16QAM_snr_16qam_cld_START (9)
#define WBBP_SNR_16QAM_snr_16qam_cld_END (17)
typedef union
{
    unsigned long rshift_qpsk_reg;
    struct
    {
        unsigned long rshift_qpsk_sl : 4;
        unsigned long reserved_0 : 4;
        unsigned long rshift_qpsk_cld : 4;
        unsigned long reserved_1 : 20;
    } reg;
} WBBP_RSHIFT_QPSK_UNION;
#define WBBP_RSHIFT_QPSK_rshift_qpsk_sl_START (0)
#define WBBP_RSHIFT_QPSK_rshift_qpsk_sl_END (3)
#define WBBP_RSHIFT_QPSK_rshift_qpsk_cld_START (8)
#define WBBP_RSHIFT_QPSK_rshift_qpsk_cld_END (11)
typedef union
{
    unsigned long rshift_16qam_reg;
    struct
    {
        unsigned long rshift1_16qam_sl : 4;
        unsigned long reserved_0 : 4;
        unsigned long rshift1_16qam_cld : 4;
        unsigned long reserved_1 : 4;
        unsigned long rshift2_16qam_sl : 4;
        unsigned long reserved_2 : 4;
        unsigned long rshift2_16qam_cld : 4;
        unsigned long reserved_3 : 4;
    } reg;
} WBBP_RSHIFT_16QAM_UNION;
#define WBBP_RSHIFT_16QAM_rshift1_16qam_sl_START (0)
#define WBBP_RSHIFT_16QAM_rshift1_16qam_sl_END (3)
#define WBBP_RSHIFT_16QAM_rshift1_16qam_cld_START (8)
#define WBBP_RSHIFT_16QAM_rshift1_16qam_cld_END (11)
#define WBBP_RSHIFT_16QAM_rshift2_16qam_sl_START (16)
#define WBBP_RSHIFT_16QAM_rshift2_16qam_sl_END (19)
#define WBBP_RSHIFT_16QAM_rshift2_16qam_cld_START (24)
#define WBBP_RSHIFT_16QAM_rshift2_16qam_cld_END (27)
typedef union
{
    unsigned long rshift_64qam_reg;
    struct
    {
        unsigned long rshift1_64qam_sl : 4;
        unsigned long rshift3_64qam_sl : 4;
        unsigned long rshift1_64qam_cld : 4;
        unsigned long rshift3_64qam_cld : 4;
        unsigned long rshift2_64qam_sl : 4;
        unsigned long reserved_0 : 4;
        unsigned long rshift2_64qam_cld : 4;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RSHIFT_64QAM_UNION;
#define WBBP_RSHIFT_64QAM_rshift1_64qam_sl_START (0)
#define WBBP_RSHIFT_64QAM_rshift1_64qam_sl_END (3)
#define WBBP_RSHIFT_64QAM_rshift3_64qam_sl_START (4)
#define WBBP_RSHIFT_64QAM_rshift3_64qam_sl_END (7)
#define WBBP_RSHIFT_64QAM_rshift1_64qam_cld_START (8)
#define WBBP_RSHIFT_64QAM_rshift1_64qam_cld_END (11)
#define WBBP_RSHIFT_64QAM_rshift3_64qam_cld_START (12)
#define WBBP_RSHIFT_64QAM_rshift3_64qam_cld_END (15)
#define WBBP_RSHIFT_64QAM_rshift2_64qam_sl_START (16)
#define WBBP_RSHIFT_64QAM_rshift2_64qam_sl_END (19)
#define WBBP_RSHIFT_64QAM_rshift2_64qam_cld_START (24)
#define WBBP_RSHIFT_64QAM_rshift2_64qam_cld_END (27)
typedef union
{
    unsigned long snr1_64qam_reg;
    struct
    {
        unsigned long snr1_64qam_sl : 9;
        unsigned long snr1_64qam_cld : 9;
        unsigned long reserved : 14;
    } reg;
} WBBP_SNR1_64QAM_UNION;
#define WBBP_SNR1_64QAM_snr1_64qam_sl_START (0)
#define WBBP_SNR1_64QAM_snr1_64qam_sl_END (8)
#define WBBP_SNR1_64QAM_snr1_64qam_cld_START (9)
#define WBBP_SNR1_64QAM_snr1_64qam_cld_END (17)
typedef union
{
    unsigned long snr2_64qam_reg;
    struct
    {
        unsigned long snr2_64qam_sl : 9;
        unsigned long snr2_64qam_cld : 9;
        unsigned long reserved : 14;
    } reg;
} WBBP_SNR2_64QAM_UNION;
#define WBBP_SNR2_64QAM_snr2_64qam_sl_START (0)
#define WBBP_SNR2_64QAM_snr2_64qam_sl_END (8)
#define WBBP_SNR2_64QAM_snr2_64qam_cld_START (9)
#define WBBP_SNR2_64QAM_snr2_64qam_cld_END (17)
typedef union
{
    unsigned long bbpmst_mode_harq_fg_reg;
    struct
    {
        unsigned long harq_burst_beat : 8;
        unsigned long bbpmst_harq_mode_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long raw_burst_beat : 8;
        unsigned long bbpmst_raw_mode_en : 1;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_BBPMST_MODE_HARQ_FG_UNION;
#define WBBP_BBPMST_MODE_HARQ_FG_harq_burst_beat_START (0)
#define WBBP_BBPMST_MODE_HARQ_FG_harq_burst_beat_END (7)
#define WBBP_BBPMST_MODE_HARQ_FG_bbpmst_harq_mode_en_START (8)
#define WBBP_BBPMST_MODE_HARQ_FG_bbpmst_harq_mode_en_END (8)
#define WBBP_BBPMST_MODE_HARQ_FG_raw_burst_beat_START (16)
#define WBBP_BBPMST_MODE_HARQ_FG_raw_burst_beat_END (23)
#define WBBP_BBPMST_MODE_HARQ_FG_bbpmst_raw_mode_en_START (24)
#define WBBP_BBPMST_MODE_HARQ_FG_bbpmst_raw_mode_en_END (24)
typedef union
{
    unsigned long bbpmst_mode_fg_reg;
    struct
    {
        unsigned long rpt_burst_beat : 8;
        unsigned long reserved_0 : 16;
        unsigned long bbpmst_rpt_mode_en : 1;
        unsigned long reserved_1 : 6;
        unsigned long bbpmst_auto_clk_en : 1;
    } reg;
} WBBP_BBPMST_MODE_FG_UNION;
#define WBBP_BBPMST_MODE_FG_rpt_burst_beat_START (0)
#define WBBP_BBPMST_MODE_FG_rpt_burst_beat_END (7)
#define WBBP_BBPMST_MODE_FG_bbpmst_rpt_mode_en_START (24)
#define WBBP_BBPMST_MODE_FG_bbpmst_rpt_mode_en_END (24)
#define WBBP_BBPMST_MODE_FG_bbpmst_auto_clk_en_START (31)
#define WBBP_BBPMST_MODE_FG_bbpmst_auto_clk_en_END (31)
typedef union
{
    unsigned long bbpmst_rpt_clr_reg;
    struct
    {
        unsigned long rpt_buffer_clr_pulse : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBPMST_RPT_CLR_UNION;
#define WBBP_BBPMST_RPT_CLR_rpt_buffer_clr_pulse_START (0)
#define WBBP_BBPMST_RPT_CLR_rpt_buffer_clr_pulse_END (0)
typedef union
{
    unsigned long head_buffer_size_reg;
    struct
    {
        unsigned long head_buffer_content : 24;
        unsigned long tb_head_size : 8;
    } reg;
} WBBP_HEAD_BUFFER_SIZE_UNION;
#define WBBP_HEAD_BUFFER_SIZE_head_buffer_content_START (0)
#define WBBP_HEAD_BUFFER_SIZE_head_buffer_content_END (23)
#define WBBP_HEAD_BUFFER_SIZE_tb_head_size_START (24)
#define WBBP_HEAD_BUFFER_SIZE_tb_head_size_END (31)
typedef union
{
    unsigned long hsd_rpt_waterline_reg;
    struct
    {
        unsigned long hsd_rpt_waterline : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_HSD_RPT_WATERLINE_UNION;
#define WBBP_HSD_RPT_WATERLINE_hsd_rpt_waterline_START (0)
#define WBBP_HSD_RPT_WATERLINE_hsd_rpt_waterline_END (23)
typedef union
{
    unsigned long hsd_rpt_alarmline_reg;
    struct
    {
        unsigned long hsd_rpt_alarmline : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_HSD_RPT_ALARMLINE_UNION;
#define WBBP_HSD_RPT_ALARMLINE_hsd_rpt_alarmline_START (0)
#define WBBP_HSD_RPT_ALARMLINE_hsd_rpt_alarmline_END (23)
typedef union
{
    unsigned long hsd_rpt_sub_pulse_reg;
    struct
    {
        unsigned long hsd_rpt_sub_pulse : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSD_RPT_SUB_PULSE_UNION;
#define WBBP_HSD_RPT_SUB_PULSE_hsd_rpt_sub_pulse_START (0)
#define WBBP_HSD_RPT_SUB_PULSE_hsd_rpt_sub_pulse_END (0)
typedef union
{
    unsigned long hsd_rpt_sub_reg;
    struct
    {
        unsigned long hsd_rpt_sub : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_HSD_RPT_SUB_UNION;
#define WBBP_HSD_RPT_SUB_hsd_rpt_sub_START (0)
#define WBBP_HSD_RPT_SUB_hsd_rpt_sub_END (23)
typedef union
{
    unsigned long dldec_dec_overtime_status_reg;
    struct
    {
        unsigned long dldec_dec_overtime_status : 8;
        unsigned long mc2_dec_overtime_total : 12;
        unsigned long mc1_dec_overtime_total : 12;
    } reg;
} WBBP_DLDEC_DEC_OVERTIME_STATUS_UNION;
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_dldec_dec_overtime_status_START (0)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_dldec_dec_overtime_status_END (7)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_mc2_dec_overtime_total_START (8)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_mc2_dec_overtime_total_END (19)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_mc1_dec_overtime_total_START (20)
#define WBBP_DLDEC_DEC_OVERTIME_STATUS_mc1_dec_overtime_total_END (31)
typedef union
{
    unsigned long dldec_overtime_value_sc_reg;
    struct
    {
        unsigned long dldec_overtime_value_sc : 24;
        unsigned long reserved : 7;
        unsigned long dldec_overtime_en_sc : 1;
    } reg;
} WBBP_DLDEC_OVERTIME_VALUE_SC_UNION;
#define WBBP_DLDEC_OVERTIME_VALUE_SC_dldec_overtime_value_sc_START (0)
#define WBBP_DLDEC_OVERTIME_VALUE_SC_dldec_overtime_value_sc_END (23)
#define WBBP_DLDEC_OVERTIME_VALUE_SC_dldec_overtime_en_sc_START (31)
#define WBBP_DLDEC_OVERTIME_VALUE_SC_dldec_overtime_en_sc_END (31)
typedef union
{
    unsigned long dldec_overtime_value_dc_reg;
    struct
    {
        unsigned long dldec_overtime_value_dc : 24;
        unsigned long reserved : 7;
        unsigned long dldec_overtime_en_dc : 1;
    } reg;
} WBBP_DLDEC_OVERTIME_VALUE_DC_UNION;
#define WBBP_DLDEC_OVERTIME_VALUE_DC_dldec_overtime_value_dc_START (0)
#define WBBP_DLDEC_OVERTIME_VALUE_DC_dldec_overtime_value_dc_END (23)
#define WBBP_DLDEC_OVERTIME_VALUE_DC_dldec_overtime_en_dc_START (31)
#define WBBP_DLDEC_OVERTIME_VALUE_DC_dldec_overtime_en_dc_END (31)
typedef union
{
    unsigned long bbpmst_burst_beat0_reg;
    struct
    {
        unsigned long bbpmst_burst_beat0 : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBPMST_BURST_BEAT0_UNION;
#define WBBP_BBPMST_BURST_BEAT0_bbpmst_burst_beat0_START (0)
#define WBBP_BBPMST_BURST_BEAT0_bbpmst_burst_beat0_END (3)
typedef union
{
    unsigned long bbpmst_burst_beat1_reg;
    struct
    {
        unsigned long bbpmst_burst_beat1 : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBPMST_BURST_BEAT1_UNION;
#define WBBP_BBPMST_BURST_BEAT1_bbpmst_burst_beat1_START (0)
#define WBBP_BBPMST_BURST_BEAT1_bbpmst_burst_beat1_END (3)
typedef union
{
    unsigned long bbpmst_burst_beat2_reg;
    struct
    {
        unsigned long bbpmst_burst_beat2 : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBPMST_BURST_BEAT2_UNION;
#define WBBP_BBPMST_BURST_BEAT2_bbpmst_burst_beat2_START (0)
#define WBBP_BBPMST_BURST_BEAT2_bbpmst_burst_beat2_END (3)
typedef union
{
    unsigned long bbpmst_burst_beat3_reg;
    struct
    {
        unsigned long bbpmst_burst_beat3 : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_BBPMST_BURST_BEAT3_UNION;
#define WBBP_BBPMST_BURST_BEAT3_bbpmst_burst_beat3_START (0)
#define WBBP_BBPMST_BURST_BEAT3_bbpmst_burst_beat3_END (3)
typedef union
{
    unsigned long hsd_ctrl_bbpmst_status_reg;
    struct
    {
        unsigned long wr_chl_status : 1;
        unsigned long reserved_0 : 7;
        unsigned long dldec_hsd_sec_state : 4;
        unsigned long reserved_1 : 4;
        unsigned long dldec_hsd_main_state : 4;
        unsigned long reserved_2 : 12;
    } reg;
} WBBP_HSD_CTRL_BBPMST_STATUS_UNION;
#define WBBP_HSD_CTRL_BBPMST_STATUS_wr_chl_status_START (0)
#define WBBP_HSD_CTRL_BBPMST_STATUS_wr_chl_status_END (0)
#define WBBP_HSD_CTRL_BBPMST_STATUS_dldec_hsd_sec_state_START (8)
#define WBBP_HSD_CTRL_BBPMST_STATUS_dldec_hsd_sec_state_END (11)
#define WBBP_HSD_CTRL_BBPMST_STATUS_dldec_hsd_main_state_START (16)
#define WBBP_HSD_CTRL_BBPMST_STATUS_dldec_hsd_main_state_END (19)
typedef union
{
    unsigned long hsd_rpt_tb_cnt_clr_reg;
    struct
    {
        unsigned long tb_cnt_clr_pulse : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSD_RPT_TB_CNT_CLR_UNION;
#define WBBP_HSD_RPT_TB_CNT_CLR_tb_cnt_clr_pulse_START (0)
#define WBBP_HSD_RPT_TB_CNT_CLR_tb_cnt_clr_pulse_END (0)
typedef union
{
    unsigned long dldec_hsd_ckg_en_reg;
    struct
    {
        unsigned long dldec_hsd_ckg_en_decode : 1;
        unsigned long dldec_hsd_ckg_en_code : 1;
        unsigned long dldec_hsd_ckg_en_tbdec : 1;
        unsigned long dldec_hsd_ckg_en_scch : 1;
        unsigned long dldec_hsd_ckg_en_norm_rpt : 1;
        unsigned long dldec_hsd_ckg_en_mac_rpt : 1;
        unsigned long dldec_hsd_ckg_en_mace_rpt : 1;
        unsigned long dldec_hsd_ckg_7_en : 1;
        unsigned long reserved : 24;
    } reg;
} WBBP_DLDEC_HSD_CKG_EN_UNION;
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_decode_START (0)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_decode_END (0)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_code_START (1)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_code_END (1)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_tbdec_START (2)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_tbdec_END (2)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_scch_START (3)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_scch_END (3)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_norm_rpt_START (4)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_norm_rpt_END (4)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_mac_rpt_START (5)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_mac_rpt_END (5)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_mace_rpt_START (6)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_en_mace_rpt_END (6)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_7_en_START (7)
#define WBBP_DLDEC_HSD_CKG_EN_dldec_hsd_ckg_7_en_END (7)
typedef union
{
    unsigned long virage_rm_ctrl_w3_reg;
    struct
    {
        unsigned long virage_rm_ctrl_w3 : 10;
        unsigned long reserved_0 : 6;
        unsigned long virage_rm_ctrl2_w3 : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_VIRAGE_RM_CTRL_W3_UNION;
#define WBBP_VIRAGE_RM_CTRL_W3_virage_rm_ctrl_w3_START (0)
#define WBBP_VIRAGE_RM_CTRL_W3_virage_rm_ctrl_w3_END (9)
#define WBBP_VIRAGE_RM_CTRL_W3_virage_rm_ctrl2_w3_START (16)
#define WBBP_VIRAGE_RM_CTRL_W3_virage_rm_ctrl2_w3_END (20)
typedef union
{
    unsigned long dldec_sys_rst_con_reg;
    struct
    {
        unsigned long dldec_sys_rst_0_ctrl : 1;
        unsigned long dldec_sys_rst_1_ctrl : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DLDEC_SYS_RST_CON_UNION;
#define WBBP_DLDEC_SYS_RST_CON_dldec_sys_rst_0_ctrl_START (0)
#define WBBP_DLDEC_SYS_RST_CON_dldec_sys_rst_0_ctrl_END (0)
#define WBBP_DLDEC_SYS_RST_CON_dldec_sys_rst_1_ctrl_START (1)
#define WBBP_DLDEC_SYS_RST_CON_dldec_sys_rst_1_ctrl_END (1)
typedef union
{
    unsigned long dldec_imi_rst_con_reg;
    struct
    {
        unsigned long dldec_imi_rst_ctrl : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DLDEC_IMI_RST_CON_UNION;
#define WBBP_DLDEC_IMI_RST_CON_dldec_imi_rst_ctrl_START (0)
#define WBBP_DLDEC_IMI_RST_CON_dldec_imi_rst_ctrl_END (0)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_00_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long scch_tti_no_mc1 : 3;
        unsigned long scch_type_mc1 : 4;
        unsigned long sfn_mc1 : 3;
        unsigned long frm_invalid_ind : 1;
        unsigned long hsd_detect_flag : 1;
        unsigned long reserved_1 : 3;
        unsigned long hsd_crc_flag : 1;
        unsigned long reserved_2 : 3;
        unsigned long hsd_dc_crcflag : 1;
        unsigned long hsd_trs_no_ps : 3;
        unsigned long hsd_ack_ps_flag : 1;
        unsigned long hsd_ack_pp_flag : 1;
        unsigned long reserved_3 : 1;
        unsigned long hsd_ack_pp_en : 1;
        unsigned long hsd_dc_eeicflag : 1;
        unsigned long reserved_4 : 2;
        unsigned long hsd_dec_overtime : 1;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_scch_tti_no_mc1_START (1)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_scch_tti_no_mc1_END (3)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_scch_type_mc1_START (4)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_scch_type_mc1_END (7)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_sfn_mc1_START (8)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_sfn_mc1_END (10)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_frm_invalid_ind_START (11)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_frm_invalid_ind_END (11)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_detect_flag_START (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_detect_flag_END (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_crc_flag_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_crc_flag_END (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dc_crcflag_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dc_crcflag_END (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_trs_no_ps_START (21)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_trs_no_ps_END (23)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_ps_flag_START (24)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_ps_flag_END (24)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_pp_flag_START (25)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_pp_flag_END (25)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_pp_en_START (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_ack_pp_en_END (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dc_eeicflag_START (28)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dc_eeicflag_END (28)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dec_overtime_START (31)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_00_hsd_dec_overtime_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_01_reg;
    struct
    {
        unsigned long hsd_tb_len_pp : 16;
        unsigned long hsd_dec_overtime_staus_sec : 4;
        unsigned long hsd_dec_overtime_staus_main : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_tb_len_pp_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_tb_len_pp_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_dec_overtime_staus_sec_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_dec_overtime_staus_sec_END (19)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_dec_overtime_staus_main_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_01_hsd_dec_overtime_staus_main_END (23)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_02_reg;
    struct
    {
        unsigned long hsd_para_hap : 3;
        unsigned long reserved_0 : 1;
        unsigned long hsd_order_type : 10;
        unsigned long reserved_1 : 2;
        unsigned long hsd_para_ms_pp : 2;
        unsigned long hsd_para_ms_ps : 2;
        unsigned long hsd_para_p : 4;
        unsigned long hsd_para_o : 4;
        unsigned long hsd_para_new_pp : 1;
        unsigned long hsd_para_new_ps : 1;
        unsigned long hsd_para_chno : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_hap_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_hap_END (2)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_order_type_START (4)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_order_type_END (13)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_ms_pp_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_ms_pp_END (17)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_ms_ps_START (18)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_ms_ps_END (19)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_p_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_p_END (23)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_o_START (24)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_o_END (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_new_pp_START (28)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_new_pp_END (28)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_new_ps_START (29)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_new_ps_END (29)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_chno_START (30)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_02_hsd_para_chno_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_03_reg;
    struct
    {
        unsigned long hsd_pwi : 4;
        unsigned long pcch_cnt : 3;
        unsigned long reserved_0 : 1;
        unsigned long hsd_trs_no_pp : 3;
        unsigned long reserved_1 : 1;
        unsigned long hsd_abnorm_retrans_frm_ps : 1;
        unsigned long hsd_abnorm_retrans_frm_pp : 1;
        unsigned long tb_len_change_ps : 1;
        unsigned long tb_len_change_pp : 1;
        unsigned long hsd_para_check_ps : 1;
        unsigned long hsd_para_check_pp : 1;
        unsigned long mac_ehs_ind_pp : 2;
        unsigned long scch_less_ptr : 4;
        unsigned long hsd_para_rv_ps : 3;
        unsigned long hsd_para_rv_pp : 3;
        unsigned long hsd_para_less_hap : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_pwi_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_pwi_END (3)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_pcch_cnt_START (4)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_pcch_cnt_END (6)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_trs_no_pp_START (8)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_trs_no_pp_END (10)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_abnorm_retrans_frm_ps_START (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_abnorm_retrans_frm_ps_END (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_abnorm_retrans_frm_pp_START (13)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_abnorm_retrans_frm_pp_END (13)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_tb_len_change_ps_START (14)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_tb_len_change_ps_END (14)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_tb_len_change_pp_START (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_tb_len_change_pp_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_check_ps_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_check_ps_END (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_check_pp_START (17)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_check_pp_END (17)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_mac_ehs_ind_pp_START (18)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_mac_ehs_ind_pp_END (19)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_scch_less_ptr_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_scch_less_ptr_END (23)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_rv_ps_START (24)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_rv_ps_END (26)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_rv_pp_START (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_rv_pp_END (29)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_less_hap_START (30)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_03_hsd_para_less_hap_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_04_reg;
    struct
    {
        unsigned long head_burst1_wr_addr_l : 16;
        unsigned long tsn_pp1 : 14;
        unsigned long rpdu_pp : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_head_burst1_wr_addr_l_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_head_burst1_wr_addr_l_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_tsn_pp1_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_tsn_pp1_END (29)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_rpdu_pp_START (30)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_04_rpdu_pp_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_05_reg;
    struct
    {
        unsigned long head_burst1_wr_addr_h : 16;
        unsigned long tsn_pp2 : 14;
        unsigned long reserved : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_head_burst1_wr_addr_h_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_head_burst1_wr_addr_h_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_tsn_pp2_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_05_tsn_pp2_END (29)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_06_reg;
    struct
    {
        unsigned long head_burst2_wr_addr_l : 16;
        unsigned long tsn_pp3 : 14;
        unsigned long rsdu_pp_h : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_head_burst2_wr_addr_l_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_head_burst2_wr_addr_l_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_tsn_pp3_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_tsn_pp3_END (29)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_rsdu_pp_h_START (30)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_06_rsdu_pp_h_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_07_reg;
    struct
    {
        unsigned long head_burst2_wr_addr_h : 16;
        unsigned long qid1_pp : 4;
        unsigned long qid2_pp : 4;
        unsigned long qid3_pp : 4;
        unsigned long rsdu_pp_l : 4;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_head_burst2_wr_addr_h_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_head_burst2_wr_addr_h_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid1_pp_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid1_pp_END (19)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid2_pp_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid2_pp_END (23)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid3_pp_START (24)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_qid3_pp_END (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_rsdu_pp_l_START (28)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_07_rsdu_pp_l_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_10_reg;
    struct
    {
        unsigned long hsd_rpt_tb_cnt : 16;
        unsigned long mc2_dldec_hsd_rpt_int_cnt : 4;
        unsigned long mc1_dldec_hsd_rpt_int_cnt : 4;
        unsigned long reserved : 3;
        unsigned long hsd_rpt_tb_wr_total_cnt : 5;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_hsd_rpt_tb_cnt_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_hsd_rpt_tb_cnt_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_mc2_dldec_hsd_rpt_int_cnt_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_mc2_dldec_hsd_rpt_int_cnt_END (19)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_mc1_dldec_hsd_rpt_int_cnt_START (20)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_mc1_dldec_hsd_rpt_int_cnt_END (23)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_hsd_rpt_tb_wr_total_cnt_START (27)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_10_hsd_rpt_tb_wr_total_cnt_END (31)
typedef union
{
    unsigned long dldec_test_rpt_pcell_ram_11_reg;
    struct
    {
        unsigned long siso_iter_num : 4;
        unsigned long hsd_rpt_overtime_int_cnt : 4;
        unsigned long hsd_rpt_alarm_int_cnt : 4;
        unsigned long hsd_rpt_waterline_int_cnt : 4;
        unsigned long hsd_rpt_tb_rd_total_cnt : 16;
    } reg;
} WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_UNION;
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_siso_iter_num_START (0)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_siso_iter_num_END (3)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_overtime_int_cnt_START (4)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_overtime_int_cnt_END (7)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_alarm_int_cnt_START (8)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_alarm_int_cnt_END (11)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_waterline_int_cnt_START (12)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_waterline_int_cnt_END (15)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_tb_rd_total_cnt_START (16)
#define WBBP_DLDEC_TEST_RPT_PCELL_RAM_11_hsd_rpt_tb_rd_total_cnt_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_00_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long scch_tti_no_mc2 : 3;
        unsigned long scch_type_mc2 : 4;
        unsigned long sfn_mc2 : 3;
        unsigned long frm_invalid_ind_scell : 1;
        unsigned long hsd_detect_flag_scell : 1;
        unsigned long reserved_1 : 3;
        unsigned long hsd_crc_flag_scell : 1;
        unsigned long reserved_2 : 3;
        unsigned long hsd_dc_crcflag_scell : 1;
        unsigned long hsd_trs_no_ss : 3;
        unsigned long hsd_ack_ss_flag : 1;
        unsigned long hsd_ack_sp_flag : 1;
        unsigned long reserved_3 : 1;
        unsigned long hsd_ack_sp_en : 1;
        unsigned long hsd_dc_eeicflag_scell : 1;
        unsigned long reserved_4 : 2;
        unsigned long hsd_dec_overtime_scell : 1;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_scch_tti_no_mc2_START (1)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_scch_tti_no_mc2_END (3)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_scch_type_mc2_START (4)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_scch_type_mc2_END (7)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_sfn_mc2_START (8)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_sfn_mc2_END (10)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_frm_invalid_ind_scell_START (11)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_frm_invalid_ind_scell_END (11)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_detect_flag_scell_START (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_detect_flag_scell_END (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_crc_flag_scell_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_crc_flag_scell_END (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dc_crcflag_scell_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dc_crcflag_scell_END (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_trs_no_ss_START (21)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_trs_no_ss_END (23)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_ss_flag_START (24)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_ss_flag_END (24)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_sp_flag_START (25)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_sp_flag_END (25)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_sp_en_START (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_ack_sp_en_END (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dc_eeicflag_scell_START (28)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dc_eeicflag_scell_END (28)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dec_overtime_scell_START (31)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_00_hsd_dec_overtime_scell_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_01_reg;
    struct
    {
        unsigned long hsd_tb_len_sp : 16;
        unsigned long hsd_dec_overtime_staus_sec_scell : 4;
        unsigned long hsd_dec_overtime_staus_main_scell : 4;
        unsigned long reserved : 8;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_tb_len_sp_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_tb_len_sp_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_dec_overtime_staus_sec_scell_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_dec_overtime_staus_sec_scell_END (19)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_dec_overtime_staus_main_scell_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_01_hsd_dec_overtime_staus_main_scell_END (23)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_02_reg;
    struct
    {
        unsigned long hsd_para_hap_scell : 3;
        unsigned long reserved_0 : 1;
        unsigned long hsd_order_type_scell : 10;
        unsigned long reserved_1 : 2;
        unsigned long hsd_para_ms_sp : 2;
        unsigned long hsd_para_ms_ss : 2;
        unsigned long hsd_para_p_scell : 4;
        unsigned long hsd_para_o_scell : 4;
        unsigned long hsd_para_new_sp : 1;
        unsigned long hsd_para_new_ss : 1;
        unsigned long hsd_para_chno_scell : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_hap_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_hap_scell_END (2)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_order_type_scell_START (4)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_order_type_scell_END (13)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_ms_sp_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_ms_sp_END (17)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_ms_ss_START (18)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_ms_ss_END (19)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_p_scell_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_p_scell_END (23)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_o_scell_START (24)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_o_scell_END (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_new_sp_START (28)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_new_sp_END (28)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_new_ss_START (29)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_new_ss_END (29)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_chno_scell_START (30)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_02_hsd_para_chno_scell_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_03_reg;
    struct
    {
        unsigned long hsd_pwi_scell : 4;
        unsigned long pcch_cnt_scell : 3;
        unsigned long reserved_0 : 1;
        unsigned long hsd_trs_no_sp : 3;
        unsigned long reserved_1 : 1;
        unsigned long hsd_abnorm_retrans_frm_ss : 1;
        unsigned long hsd_abnorm_retrans_frm_sp : 1;
        unsigned long tb_len_change_ss : 1;
        unsigned long tb_len_change_sp : 1;
        unsigned long hsd_para_check_ss : 1;
        unsigned long hsd_para_check_sp : 1;
        unsigned long mac_ehs_ind_sp : 2;
        unsigned long scch_less_ptr_scell : 4;
        unsigned long hsd_para_rv_ss : 3;
        unsigned long hsd_para_rv_sp : 3;
        unsigned long hsd_para_less_hap_scell : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_pwi_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_pwi_scell_END (3)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_pcch_cnt_scell_START (4)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_pcch_cnt_scell_END (6)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_trs_no_sp_START (8)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_trs_no_sp_END (10)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_abnorm_retrans_frm_ss_START (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_abnorm_retrans_frm_ss_END (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_abnorm_retrans_frm_sp_START (13)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_abnorm_retrans_frm_sp_END (13)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_tb_len_change_ss_START (14)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_tb_len_change_ss_END (14)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_tb_len_change_sp_START (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_tb_len_change_sp_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_check_ss_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_check_ss_END (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_check_sp_START (17)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_check_sp_END (17)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_mac_ehs_ind_sp_START (18)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_mac_ehs_ind_sp_END (19)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_scch_less_ptr_scell_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_scch_less_ptr_scell_END (23)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_rv_ss_START (24)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_rv_ss_END (26)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_rv_sp_START (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_rv_sp_END (29)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_less_hap_scell_START (30)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_03_hsd_para_less_hap_scell_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_04_reg;
    struct
    {
        unsigned long head_burst1_wr_addr_l_scell : 16;
        unsigned long tsn_sp1 : 14;
        unsigned long rpdu_sp : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_head_burst1_wr_addr_l_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_head_burst1_wr_addr_l_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_tsn_sp1_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_tsn_sp1_END (29)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_rpdu_sp_START (30)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_04_rpdu_sp_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_05_reg;
    struct
    {
        unsigned long head_burst1_wr_addr_h_scell : 16;
        unsigned long tsn_sp2 : 14;
        unsigned long reserved : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_head_burst1_wr_addr_h_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_head_burst1_wr_addr_h_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_tsn_sp2_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_05_tsn_sp2_END (29)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_06_reg;
    struct
    {
        unsigned long head_burst2_wr_addr_l_scell : 16;
        unsigned long tsn_sp3 : 14;
        unsigned long rsdu_sp_h : 2;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_head_burst2_wr_addr_l_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_head_burst2_wr_addr_l_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_tsn_sp3_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_tsn_sp3_END (29)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_rsdu_sp_h_START (30)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_06_rsdu_sp_h_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_07_reg;
    struct
    {
        unsigned long head_burst2_wr_addr_h_scell : 16;
        unsigned long qid1_sp : 4;
        unsigned long qid2_sp : 4;
        unsigned long qid3_sp : 4;
        unsigned long rsdu_sp_l : 4;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_head_burst2_wr_addr_h_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_head_burst2_wr_addr_h_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid1_sp_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid1_sp_END (19)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid2_sp_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid2_sp_END (23)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid3_sp_START (24)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_qid3_sp_END (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_rsdu_sp_l_START (28)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_07_rsdu_sp_l_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_10_reg;
    struct
    {
        unsigned long hsd_rpt_tb_cnt_scell : 16;
        unsigned long mc2_dldec_hsd_rpt_int_cnt_scell : 4;
        unsigned long mc1_dldec_hsd_rpt_int_cnt_scell : 4;
        unsigned long reserved : 3;
        unsigned long hsd_rpt_tb_wr_total_cnt_scell : 5;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_hsd_rpt_tb_cnt_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_hsd_rpt_tb_cnt_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_mc2_dldec_hsd_rpt_int_cnt_scell_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_mc2_dldec_hsd_rpt_int_cnt_scell_END (19)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_mc1_dldec_hsd_rpt_int_cnt_scell_START (20)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_mc1_dldec_hsd_rpt_int_cnt_scell_END (23)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_hsd_rpt_tb_wr_total_cnt_scell_START (27)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_10_hsd_rpt_tb_wr_total_cnt_scell_END (31)
typedef union
{
    unsigned long dldec_test_rpt_scell_ram_11_reg;
    struct
    {
        unsigned long siso_iter_num_scell : 4;
        unsigned long hsd_rpt_overtime_int_cnt_scell : 4;
        unsigned long hsd_rpt_alarm_int_cnt_scell : 4;
        unsigned long hsd_rpt_waterline_int_cnt_scell : 4;
        unsigned long hsd_rpt_tb_rd_total_cnt_scell : 16;
    } reg;
} WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_UNION;
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_siso_iter_num_scell_START (0)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_siso_iter_num_scell_END (3)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_overtime_int_cnt_scell_START (4)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_overtime_int_cnt_scell_END (7)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_alarm_int_cnt_scell_START (8)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_alarm_int_cnt_scell_END (11)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_waterline_int_cnt_scell_START (12)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_waterline_int_cnt_scell_END (15)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_tb_rd_total_cnt_scell_START (16)
#define WBBP_DLDEC_TEST_RPT_SCELL_RAM_11_hsd_rpt_tb_rd_total_cnt_scell_END (31)
typedef union
{
    unsigned long ul_cm_gap_init_reg;
    struct
    {
        unsigned long ul_edch_init_gap : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_UL_CM_GAP_INIT_UNION;
#define WBBP_UL_CM_GAP_INIT_ul_edch_init_gap_START (0)
#define WBBP_UL_CM_GAP_INIT_ul_edch_init_gap_END (2)
typedef union
{
    unsigned long ul_dpdch_num_reg;
    struct
    {
        unsigned long ul_dch_num : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DPDCH_NUM_UNION;
#define WBBP_UL_DPDCH_NUM_ul_dch_num_START (0)
#define WBBP_UL_DPDCH_NUM_ul_dch_num_END (0)
typedef union
{
    unsigned long gain_factor_edch_reg;
    struct
    {
        unsigned long ulmod_gain_factor_edch_bed12 : 9;
        unsigned long ulmod_gain_factor_edch_bed34 : 9;
        unsigned long ulmod_gain_factor_edch_bec : 8;
        unsigned long reserved : 5;
        unsigned long etfci_l_boost : 1;
    } reg;
} WBBP_GAIN_FACTOR_EDCH_UNION;
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bed12_START (0)
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bed12_END (8)
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bed34_START (9)
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bed34_END (17)
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bec_START (18)
#define WBBP_GAIN_FACTOR_EDCH_ulmod_gain_factor_edch_bec_END (25)
#define WBBP_GAIN_FACTOR_EDCH_etfci_l_boost_START (31)
#define WBBP_GAIN_FACTOR_EDCH_etfci_l_boost_END (31)
typedef union
{
    unsigned long gain_index_edch_reg;
    struct
    {
        unsigned long bed_index_cpu_bed12 : 5;
        unsigned long bed_index_cpu_bed34 : 5;
        unsigned long reserved : 22;
    } reg;
} WBBP_GAIN_INDEX_EDCH_UNION;
#define WBBP_GAIN_INDEX_EDCH_bed_index_cpu_bed12_START (0)
#define WBBP_GAIN_INDEX_EDCH_bed_index_cpu_bed12_END (4)
#define WBBP_GAIN_INDEX_EDCH_bed_index_cpu_bed34_START (5)
#define WBBP_GAIN_INDEX_EDCH_bed_index_cpu_bed34_END (9)
typedef union
{
    unsigned long gain_factor_hs_reg;
    struct
    {
        unsigned long ulmod_gain_factor_hs_ack : 6;
        unsigned long ulmod_gain_factor_hs_nack : 6;
        unsigned long ulmod_gain_factor_hs_cqi : 6;
        unsigned long reserved : 14;
    } reg;
} WBBP_GAIN_FACTOR_HS_UNION;
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_ack_START (0)
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_ack_END (5)
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_nack_START (6)
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_nack_END (11)
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_cqi_START (12)
#define WBBP_GAIN_FACTOR_HS_ulmod_gain_factor_hs_cqi_END (17)
typedef union
{
    unsigned long pream_mess_pow_reg;
    struct
    {
        unsigned long pream_pow_step : 7;
        unsigned long reserved_0 : 1;
        unsigned long pream_mess_powdiff : 10;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_PREAM_MESS_POW_UNION;
#define WBBP_PREAM_MESS_POW_pream_pow_step_START (0)
#define WBBP_PREAM_MESS_POW_pream_pow_step_END (6)
#define WBBP_PREAM_MESS_POW_pream_mess_powdiff_START (8)
#define WBBP_PREAM_MESS_POW_pream_mess_powdiff_END (17)
typedef union
{
    unsigned long slot_format_reg;
    struct
    {
        unsigned long ulmod_slot_format : 3;
        unsigned long reserved_0 : 5;
        unsigned long ulmod_slot_format_dch : 3;
        unsigned long reserved_1 : 21;
    } reg;
} WBBP_SLOT_FORMAT_UNION;
#define WBBP_SLOT_FORMAT_ulmod_slot_format_START (0)
#define WBBP_SLOT_FORMAT_ulmod_slot_format_END (2)
#define WBBP_SLOT_FORMAT_ulmod_slot_format_dch_START (8)
#define WBBP_SLOT_FORMAT_ulmod_slot_format_dch_END (10)
typedef union
{
    unsigned long scram_code_init_reg;
    struct
    {
        unsigned long ulmod_scram_code_init : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_SCRAM_CODE_INIT_UNION;
#define WBBP_SCRAM_CODE_INIT_ulmod_scram_code_init_START (0)
#define WBBP_SCRAM_CODE_INIT_ulmod_scram_code_init_END (23)
typedef union
{
    unsigned long ulmod_tfci_value_reg;
    struct
    {
        unsigned long ulmod_tfci_value : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_ULMOD_TFCI_VALUE_UNION;
#define WBBP_ULMOD_TFCI_VALUE_ulmod_tfci_value_START (0)
#define WBBP_ULMOD_TFCI_VALUE_ulmod_tfci_value_END (9)
typedef union
{
    unsigned long edpcch_para_reg;
    struct
    {
        unsigned long ulmod_edpcch_para_happy_bit : 1;
        unsigned long ulmod_edpcch_para_rsn : 2;
        unsigned long ulmod_edpcch_para_etfci : 7;
        unsigned long reserved_0 : 6;
        unsigned long ulmod_slot_format_edch : 4;
        unsigned long reserved_1 : 12;
    } reg;
} WBBP_EDPCCH_PARA_UNION;
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_happy_bit_START (0)
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_happy_bit_END (0)
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_rsn_START (1)
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_rsn_END (2)
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_etfci_START (3)
#define WBBP_EDPCCH_PARA_ulmod_edpcch_para_etfci_END (9)
#define WBBP_EDPCCH_PARA_ulmod_slot_format_edch_START (16)
#define WBBP_EDPCCH_PARA_ulmod_slot_format_edch_END (19)
typedef union
{
    unsigned long fbi_bit_reg;
    struct
    {
        unsigned long ulmod_fbi_bit : 15;
        unsigned long reserved_0 : 1;
        unsigned long ulmod_fbi_en : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_FBI_BIT_UNION;
#define WBBP_FBI_BIT_ulmod_fbi_bit_START (0)
#define WBBP_FBI_BIT_ulmod_fbi_bit_END (14)
#define WBBP_FBI_BIT_ulmod_fbi_en_START (16)
#define WBBP_FBI_BIT_ulmod_fbi_en_END (16)
typedef union
{
    unsigned long tpc_bit_reg;
    struct
    {
        unsigned long ulmod_tpc_bit : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_TPC_BIT_UNION;
#define WBBP_TPC_BIT_ulmod_tpc_bit_START (0)
#define WBBP_TPC_BIT_ulmod_tpc_bit_END (14)
typedef union
{
    unsigned long gain_factor_dch_reg;
    struct
    {
        unsigned long ulmod_gain_factor_dch_bd : 8;
        unsigned long ulmod_gain_factor_dch_bc : 4;
        unsigned long reserved : 20;
    } reg;
} WBBP_GAIN_FACTOR_DCH_UNION;
#define WBBP_GAIN_FACTOR_DCH_ulmod_gain_factor_dch_bd_START (0)
#define WBBP_GAIN_FACTOR_DCH_ulmod_gain_factor_dch_bd_END (7)
#define WBBP_GAIN_FACTOR_DCH_ulmod_gain_factor_dch_bc_START (8)
#define WBBP_GAIN_FACTOR_DCH_ulmod_gain_factor_dch_bc_END (11)
typedef union
{
    unsigned long power_preambel_reg;
    struct
    {
        unsigned long power_curr_slot : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_POWER_PREAMBEL_UNION;
#define WBBP_POWER_PREAMBEL_power_curr_slot_START (0)
#define WBBP_POWER_PREAMBEL_power_curr_slot_END (10)
typedef union
{
    unsigned long ulmod_rach_para_reg;
    struct
    {
        unsigned long ulmod_aich_timing : 1;
        unsigned long reserved_0 : 7;
        unsigned long pream_retran_max : 7;
        unsigned long reserved_1 : 17;
    } reg;
} WBBP_ULMOD_RACH_PARA_UNION;
#define WBBP_ULMOD_RACH_PARA_ulmod_aich_timing_START (0)
#define WBBP_ULMOD_RACH_PARA_ulmod_aich_timing_END (0)
#define WBBP_ULMOD_RACH_PARA_pream_retran_max_START (8)
#define WBBP_ULMOD_RACH_PARA_pream_retran_max_END (14)
typedef union
{
    unsigned long sig_subch_set_reg;
    struct
    {
        unsigned long sig_set : 16;
        unsigned long subch_set : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_SIG_SUBCH_SET_UNION;
#define WBBP_SIG_SUBCH_SET_sig_set_START (0)
#define WBBP_SIG_SUBCH_SET_sig_set_END (15)
#define WBBP_SIG_SUBCH_SET_subch_set_START (16)
#define WBBP_SIG_SUBCH_SET_subch_set_END (27)
typedef union
{
    unsigned long hsdpa_mode_reg;
    struct
    {
        unsigned long harq_preamble_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPA_MODE_UNION;
#define WBBP_HSDPA_MODE_harq_preamble_mode_START (0)
#define WBBP_HSDPA_MODE_harq_preamble_mode_END (0)
typedef union
{
    unsigned long hsdpcch_para_reg;
    struct
    {
        unsigned long n_ack_transmit : 3;
        unsigned long reserved_0 : 5;
        unsigned long n_cqi_transmit : 3;
        unsigned long reserved_1 : 5;
        unsigned long k_cqi_type : 4;
        unsigned long reserved_2 : 12;
    } reg;
} WBBP_HSDPCCH_PARA_UNION;
#define WBBP_HSDPCCH_PARA_n_ack_transmit_START (0)
#define WBBP_HSDPCCH_PARA_n_ack_transmit_END (2)
#define WBBP_HSDPCCH_PARA_n_cqi_transmit_START (8)
#define WBBP_HSDPCCH_PARA_n_cqi_transmit_END (10)
#define WBBP_HSDPCCH_PARA_k_cqi_type_START (16)
#define WBBP_HSDPCCH_PARA_k_cqi_type_END (19)
typedef union
{
    unsigned long hs_offset_reg;
    struct
    {
        unsigned long hs_chip_offset : 13;
        unsigned long reserved_0 : 3;
        unsigned long hs_subfrm_offset : 3;
        unsigned long reserved_1 : 13;
    } reg;
} WBBP_HS_OFFSET_UNION;
#define WBBP_HS_OFFSET_hs_chip_offset_START (0)
#define WBBP_HS_OFFSET_hs_chip_offset_END (12)
#define WBBP_HS_OFFSET_hs_subfrm_offset_START (16)
#define WBBP_HS_OFFSET_hs_subfrm_offset_END (18)
typedef union
{
    unsigned long ulmod_com_reg;
    struct
    {
        unsigned long ulmod_compensate : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_ULMOD_COM_UNION;
#define WBBP_ULMOD_COM_ulmod_compensate_START (0)
#define WBBP_ULMOD_COM_ulmod_compensate_END (11)
typedef union
{
    unsigned long ulmod_scram_sel_reg;
    struct
    {
        unsigned long ulmod_scram_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ULMOD_SCRAM_SEL_UNION;
#define WBBP_ULMOD_SCRAM_SEL_ulmod_scram_sel_START (0)
#define WBBP_ULMOD_SCRAM_SEL_ulmod_scram_sel_END (0)
typedef union
{
    unsigned long ulmod_test_mode_reg;
    struct
    {
        unsigned long ulmod_test_mode : 2;
        unsigned long reserved_0 : 6;
        unsigned long acc_test : 4;
        unsigned long reserved_1 : 4;
        unsigned long sig_test : 4;
        unsigned long reserved_2 : 4;
        unsigned long pream_num : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_ULMOD_TEST_MODE_UNION;
#define WBBP_ULMOD_TEST_MODE_ulmod_test_mode_START (0)
#define WBBP_ULMOD_TEST_MODE_ulmod_test_mode_END (1)
#define WBBP_ULMOD_TEST_MODE_acc_test_START (8)
#define WBBP_ULMOD_TEST_MODE_acc_test_END (11)
#define WBBP_ULMOD_TEST_MODE_sig_test_START (16)
#define WBBP_ULMOD_TEST_MODE_sig_test_END (19)
#define WBBP_ULMOD_TEST_MODE_pream_num_START (24)
#define WBBP_ULMOD_TEST_MODE_pream_num_END (30)
typedef union
{
    unsigned long rach_result_rpt_reg;
    struct
    {
        unsigned long rach_result_suc : 1;
        unsigned long rach_result_nack : 1;
        unsigned long rach_result_no_fail : 1;
        unsigned long rach_result_po_fail : 1;
        unsigned long reserved : 28;
    } reg;
} WBBP_RACH_RESULT_RPT_UNION;
#define WBBP_RACH_RESULT_RPT_rach_result_suc_START (0)
#define WBBP_RACH_RESULT_RPT_rach_result_suc_END (0)
#define WBBP_RACH_RESULT_RPT_rach_result_nack_START (1)
#define WBBP_RACH_RESULT_RPT_rach_result_nack_END (1)
#define WBBP_RACH_RESULT_RPT_rach_result_no_fail_START (2)
#define WBBP_RACH_RESULT_RPT_rach_result_no_fail_END (2)
#define WBBP_RACH_RESULT_RPT_rach_result_po_fail_START (3)
#define WBBP_RACH_RESULT_RPT_rach_result_po_fail_END (3)
typedef union
{
    unsigned long max_power_cfg_reg;
    struct
    {
        unsigned long max_power_max_cfg : 11;
        unsigned long reserved_0 : 5;
        unsigned long max_power_min_cfg : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_MAX_POWER_CFG_UNION;
#define WBBP_MAX_POWER_CFG_max_power_max_cfg_START (0)
#define WBBP_MAX_POWER_CFG_max_power_max_cfg_END (10)
#define WBBP_MAX_POWER_CFG_max_power_min_cfg_START (16)
#define WBBP_MAX_POWER_CFG_max_power_min_cfg_END (26)
typedef union
{
    unsigned long pc_tx_power_reg;
    struct
    {
        unsigned long pc_min_tx_power : 11;
        unsigned long reserved_0 : 5;
        unsigned long pc_max_tx_power : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PC_TX_POWER_UNION;
#define WBBP_PC_TX_POWER_pc_min_tx_power_START (0)
#define WBBP_PC_TX_POWER_pc_min_tx_power_END (10)
#define WBBP_PC_TX_POWER_pc_max_tx_power_START (16)
#define WBBP_PC_TX_POWER_pc_max_tx_power_END (26)
typedef union
{
    unsigned long pc_ul_open_power_reg;
    struct
    {
        unsigned long pc_ul_open_power : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PC_UL_OPEN_POWER_UNION;
#define WBBP_PC_UL_OPEN_POWER_pc_ul_open_power_START (0)
#define WBBP_PC_UL_OPEN_POWER_pc_ul_open_power_END (10)
typedef union
{
    unsigned long pd_back_val_reg;
    struct
    {
        unsigned long delta_max_power : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PD_BACK_VAL_UNION;
#define WBBP_PD_BACK_VAL_delta_max_power_START (0)
#define WBBP_PD_BACK_VAL_delta_max_power_END (10)
typedef union
{
    unsigned long rach_estb_rf_en_reg;
    struct
    {
        unsigned long rach_estb_rf_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RACH_ESTB_RF_EN_UNION;
#define WBBP_RACH_ESTB_RF_EN_rach_estb_rf_en_START (0)
#define WBBP_RACH_ESTB_RF_EN_rach_estb_rf_en_END (0)
typedef union
{
    unsigned long gain_pow_reg;
    struct
    {
        unsigned long cpu_g_count_ind : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_gain_comp : 19;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_GAIN_POW_UNION;
#define WBBP_GAIN_POW_cpu_g_count_ind_START (0)
#define WBBP_GAIN_POW_cpu_g_count_ind_END (0)
#define WBBP_GAIN_POW_cpu_gain_comp_START (8)
#define WBBP_GAIN_POW_cpu_gain_comp_END (26)
typedef union
{
    unsigned long m_da_full_scale_reg;
    struct
    {
        unsigned long cpu_m : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_M_DA_FULL_SCALE_UNION;
#define WBBP_M_DA_FULL_SCALE_cpu_m_START (0)
#define WBBP_M_DA_FULL_SCALE_cpu_m_END (5)
typedef union
{
    unsigned long rach_slot_sel_rand_reg;
    struct
    {
        unsigned long acc_sel_rand : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RACH_SLOT_SEL_RAND_UNION;
#define WBBP_RACH_SLOT_SEL_RAND_acc_sel_rand_START (0)
#define WBBP_RACH_SLOT_SEL_RAND_acc_sel_rand_END (0)
typedef union
{
    unsigned long pow_gap_reg;
    struct
    {
        unsigned long delta_last_rpt : 7;
        unsigned long reserved_0 : 1;
        unsigned long delta_dpcch_rpt : 7;
        unsigned long reserved_1 : 17;
    } reg;
} WBBP_POW_GAP_UNION;
#define WBBP_POW_GAP_delta_last_rpt_START (0)
#define WBBP_POW_GAP_delta_last_rpt_END (6)
#define WBBP_POW_GAP_delta_dpcch_rpt_START (8)
#define WBBP_POW_GAP_delta_dpcch_rpt_END (14)
typedef union
{
    unsigned long mpr_en_pd_reg;
    struct
    {
        unsigned long mpr_en_pd : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPR_EN_PD_UNION;
#define WBBP_MPR_EN_PD_mpr_en_pd_START (0)
#define WBBP_MPR_EN_PD_mpr_en_pd_END (0)
typedef union
{
    unsigned long mpr_index_1_pd_reg;
    struct
    {
        unsigned long mpr_1_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_2_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_3_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_4_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_1_PD_UNION;
#define WBBP_MPR_INDEX_1_PD_mpr_1_index_pd_START (0)
#define WBBP_MPR_INDEX_1_PD_mpr_1_index_pd_END (5)
#define WBBP_MPR_INDEX_1_PD_mpr_2_index_pd_START (8)
#define WBBP_MPR_INDEX_1_PD_mpr_2_index_pd_END (13)
#define WBBP_MPR_INDEX_1_PD_mpr_3_index_pd_START (16)
#define WBBP_MPR_INDEX_1_PD_mpr_3_index_pd_END (21)
#define WBBP_MPR_INDEX_1_PD_mpr_4_index_pd_START (24)
#define WBBP_MPR_INDEX_1_PD_mpr_4_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_2_pd_reg;
    struct
    {
        unsigned long mpr_5_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_6_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_7_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_8_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_2_PD_UNION;
#define WBBP_MPR_INDEX_2_PD_mpr_5_index_pd_START (0)
#define WBBP_MPR_INDEX_2_PD_mpr_5_index_pd_END (5)
#define WBBP_MPR_INDEX_2_PD_mpr_6_index_pd_START (8)
#define WBBP_MPR_INDEX_2_PD_mpr_6_index_pd_END (13)
#define WBBP_MPR_INDEX_2_PD_mpr_7_index_pd_START (16)
#define WBBP_MPR_INDEX_2_PD_mpr_7_index_pd_END (21)
#define WBBP_MPR_INDEX_2_PD_mpr_8_index_pd_START (24)
#define WBBP_MPR_INDEX_2_PD_mpr_8_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_3_pd_reg;
    struct
    {
        unsigned long mpr_9_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_10_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_11_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_12_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_3_PD_UNION;
#define WBBP_MPR_INDEX_3_PD_mpr_9_index_pd_START (0)
#define WBBP_MPR_INDEX_3_PD_mpr_9_index_pd_END (5)
#define WBBP_MPR_INDEX_3_PD_mpr_10_index_pd_START (8)
#define WBBP_MPR_INDEX_3_PD_mpr_10_index_pd_END (13)
#define WBBP_MPR_INDEX_3_PD_mpr_11_index_pd_START (16)
#define WBBP_MPR_INDEX_3_PD_mpr_11_index_pd_END (21)
#define WBBP_MPR_INDEX_3_PD_mpr_12_index_pd_START (24)
#define WBBP_MPR_INDEX_3_PD_mpr_12_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_4_pd_reg;
    struct
    {
        unsigned long mpr_13_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_14_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_15_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_16_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_4_PD_UNION;
#define WBBP_MPR_INDEX_4_PD_mpr_13_index_pd_START (0)
#define WBBP_MPR_INDEX_4_PD_mpr_13_index_pd_END (5)
#define WBBP_MPR_INDEX_4_PD_mpr_14_index_pd_START (8)
#define WBBP_MPR_INDEX_4_PD_mpr_14_index_pd_END (13)
#define WBBP_MPR_INDEX_4_PD_mpr_15_index_pd_START (16)
#define WBBP_MPR_INDEX_4_PD_mpr_15_index_pd_END (21)
#define WBBP_MPR_INDEX_4_PD_mpr_16_index_pd_START (24)
#define WBBP_MPR_INDEX_4_PD_mpr_16_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_5_pd_reg;
    struct
    {
        unsigned long mpr_17_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_18_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_19_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_20_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_5_PD_UNION;
#define WBBP_MPR_INDEX_5_PD_mpr_17_index_pd_START (0)
#define WBBP_MPR_INDEX_5_PD_mpr_17_index_pd_END (5)
#define WBBP_MPR_INDEX_5_PD_mpr_18_index_pd_START (8)
#define WBBP_MPR_INDEX_5_PD_mpr_18_index_pd_END (13)
#define WBBP_MPR_INDEX_5_PD_mpr_19_index_pd_START (16)
#define WBBP_MPR_INDEX_5_PD_mpr_19_index_pd_END (21)
#define WBBP_MPR_INDEX_5_PD_mpr_20_index_pd_START (24)
#define WBBP_MPR_INDEX_5_PD_mpr_20_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_6_pd_reg;
    struct
    {
        unsigned long mpr_21_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_22_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_23_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_24_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_6_PD_UNION;
#define WBBP_MPR_INDEX_6_PD_mpr_21_index_pd_START (0)
#define WBBP_MPR_INDEX_6_PD_mpr_21_index_pd_END (5)
#define WBBP_MPR_INDEX_6_PD_mpr_22_index_pd_START (8)
#define WBBP_MPR_INDEX_6_PD_mpr_22_index_pd_END (13)
#define WBBP_MPR_INDEX_6_PD_mpr_23_index_pd_START (16)
#define WBBP_MPR_INDEX_6_PD_mpr_23_index_pd_END (21)
#define WBBP_MPR_INDEX_6_PD_mpr_24_index_pd_START (24)
#define WBBP_MPR_INDEX_6_PD_mpr_24_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_7_pd_reg;
    struct
    {
        unsigned long mpr_25_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_26_index_pd : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_MPR_INDEX_7_PD_UNION;
#define WBBP_MPR_INDEX_7_PD_mpr_25_index_pd_START (0)
#define WBBP_MPR_INDEX_7_PD_mpr_25_index_pd_END (5)
#define WBBP_MPR_INDEX_7_PD_mpr_26_index_pd_START (8)
#define WBBP_MPR_INDEX_7_PD_mpr_26_index_pd_END (13)
typedef union
{
    unsigned long prach_retran_num_reg;
    struct
    {
        unsigned long retran_num_rpt : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_PRACH_RETRAN_NUM_UNION;
#define WBBP_PRACH_RETRAN_NUM_retran_num_rpt_START (0)
#define WBBP_PRACH_RETRAN_NUM_retran_num_rpt_END (6)
typedef union
{
    unsigned long hsdpcch_pow_mode_reg;
    struct
    {
        unsigned long hsdpcch_pow_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPCCH_POW_MODE_UNION;
#define WBBP_HSDPCCH_POW_MODE_hsdpcch_pow_mode_START (0)
#define WBBP_HSDPCCH_POW_MODE_hsdpcch_pow_mode_END (0)
typedef union
{
    unsigned long ulpower_threshold_reg;
    struct
    {
        unsigned long ulpower_threshold : 11;
        unsigned long reserved_0 : 5;
        unsigned long delta_gain_x : 2;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_ULPOWER_THRESHOLD_UNION;
#define WBBP_ULPOWER_THRESHOLD_ulpower_threshold_START (0)
#define WBBP_ULPOWER_THRESHOLD_ulpower_threshold_END (10)
#define WBBP_ULPOWER_THRESHOLD_delta_gain_x_START (16)
#define WBBP_ULPOWER_THRESHOLD_delta_gain_x_END (17)
typedef union
{
    unsigned long dpcch_rpt_mode_reg;
    struct
    {
        unsigned long dpcch_rpt_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DPCCH_RPT_MODE_UNION;
#define WBBP_DPCCH_RPT_MODE_dpcch_rpt_mode_START (0)
#define WBBP_DPCCH_RPT_MODE_dpcch_rpt_mode_END (1)
typedef union
{
    unsigned long mpr_en_reg;
    struct
    {
        unsigned long mpr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MPR_EN_UNION;
#define WBBP_MPR_EN_mpr_en_START (0)
#define WBBP_MPR_EN_mpr_en_END (0)
typedef union
{
    unsigned long mpr_index_1_reg;
    struct
    {
        unsigned long mpr_1_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_2_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_3_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_4_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_1_UNION;
#define WBBP_MPR_INDEX_1_mpr_1_index_START (0)
#define WBBP_MPR_INDEX_1_mpr_1_index_END (5)
#define WBBP_MPR_INDEX_1_mpr_2_index_START (8)
#define WBBP_MPR_INDEX_1_mpr_2_index_END (13)
#define WBBP_MPR_INDEX_1_mpr_3_index_START (16)
#define WBBP_MPR_INDEX_1_mpr_3_index_END (21)
#define WBBP_MPR_INDEX_1_mpr_4_index_START (24)
#define WBBP_MPR_INDEX_1_mpr_4_index_END (29)
typedef union
{
    unsigned long mpr_index_2_reg;
    struct
    {
        unsigned long mpr_5_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_6_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_7_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_8_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_2_UNION;
#define WBBP_MPR_INDEX_2_mpr_5_index_START (0)
#define WBBP_MPR_INDEX_2_mpr_5_index_END (5)
#define WBBP_MPR_INDEX_2_mpr_6_index_START (8)
#define WBBP_MPR_INDEX_2_mpr_6_index_END (13)
#define WBBP_MPR_INDEX_2_mpr_7_index_START (16)
#define WBBP_MPR_INDEX_2_mpr_7_index_END (21)
#define WBBP_MPR_INDEX_2_mpr_8_index_START (24)
#define WBBP_MPR_INDEX_2_mpr_8_index_END (29)
typedef union
{
    unsigned long mpr_index_3_reg;
    struct
    {
        unsigned long mpr_9_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_10_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_11_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_12_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_3_UNION;
#define WBBP_MPR_INDEX_3_mpr_9_index_START (0)
#define WBBP_MPR_INDEX_3_mpr_9_index_END (5)
#define WBBP_MPR_INDEX_3_mpr_10_index_START (8)
#define WBBP_MPR_INDEX_3_mpr_10_index_END (13)
#define WBBP_MPR_INDEX_3_mpr_11_index_START (16)
#define WBBP_MPR_INDEX_3_mpr_11_index_END (21)
#define WBBP_MPR_INDEX_3_mpr_12_index_START (24)
#define WBBP_MPR_INDEX_3_mpr_12_index_END (29)
typedef union
{
    unsigned long mpr_index_4_reg;
    struct
    {
        unsigned long mpr_13_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_14_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_15_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_16_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_4_UNION;
#define WBBP_MPR_INDEX_4_mpr_13_index_START (0)
#define WBBP_MPR_INDEX_4_mpr_13_index_END (5)
#define WBBP_MPR_INDEX_4_mpr_14_index_START (8)
#define WBBP_MPR_INDEX_4_mpr_14_index_END (13)
#define WBBP_MPR_INDEX_4_mpr_15_index_START (16)
#define WBBP_MPR_INDEX_4_mpr_15_index_END (21)
#define WBBP_MPR_INDEX_4_mpr_16_index_START (24)
#define WBBP_MPR_INDEX_4_mpr_16_index_END (29)
typedef union
{
    unsigned long mpr_index_5_reg;
    struct
    {
        unsigned long mpr_17_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_18_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_19_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_20_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_5_UNION;
#define WBBP_MPR_INDEX_5_mpr_17_index_START (0)
#define WBBP_MPR_INDEX_5_mpr_17_index_END (5)
#define WBBP_MPR_INDEX_5_mpr_18_index_START (8)
#define WBBP_MPR_INDEX_5_mpr_18_index_END (13)
#define WBBP_MPR_INDEX_5_mpr_19_index_START (16)
#define WBBP_MPR_INDEX_5_mpr_19_index_END (21)
#define WBBP_MPR_INDEX_5_mpr_20_index_START (24)
#define WBBP_MPR_INDEX_5_mpr_20_index_END (29)
typedef union
{
    unsigned long mpr_index_6_reg;
    struct
    {
        unsigned long mpr_21_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_22_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_23_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_24_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_6_UNION;
#define WBBP_MPR_INDEX_6_mpr_21_index_START (0)
#define WBBP_MPR_INDEX_6_mpr_21_index_END (5)
#define WBBP_MPR_INDEX_6_mpr_22_index_START (8)
#define WBBP_MPR_INDEX_6_mpr_22_index_END (13)
#define WBBP_MPR_INDEX_6_mpr_23_index_START (16)
#define WBBP_MPR_INDEX_6_mpr_23_index_END (21)
#define WBBP_MPR_INDEX_6_mpr_24_index_START (24)
#define WBBP_MPR_INDEX_6_mpr_24_index_END (29)
typedef union
{
    unsigned long mpr_index_7_reg;
    struct
    {
        unsigned long mpr_25_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_26_index : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_MPR_INDEX_7_UNION;
#define WBBP_MPR_INDEX_7_mpr_25_index_START (0)
#define WBBP_MPR_INDEX_7_mpr_25_index_END (5)
#define WBBP_MPR_INDEX_7_mpr_26_index_START (8)
#define WBBP_MPR_INDEX_7_mpr_26_index_END (13)
typedef union
{
    unsigned long power_hold_reg;
    struct
    {
        unsigned long delta_power_hold : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_POWER_HOLD_UNION;
#define WBBP_POWER_HOLD_delta_power_hold_START (0)
#define WBBP_POWER_HOLD_delta_power_hold_END (10)
typedef union
{
    unsigned long dtx_drx_status_reg;
    struct
    {
        unsigned long dtx_drx_status : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DTX_DRX_STATUS_UNION;
#define WBBP_DTX_DRX_STATUS_dtx_drx_status_START (0)
#define WBBP_DTX_DRX_STATUS_dtx_drx_status_END (0)
typedef union
{
    unsigned long dtx_drx_en_reg;
    struct
    {
        unsigned long dtx_drx_enable : 1;
        unsigned long dtx_drx_valid : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DTX_DRX_EN_UNION;
#define WBBP_DTX_DRX_EN_dtx_drx_enable_START (0)
#define WBBP_DTX_DRX_EN_dtx_drx_enable_END (0)
#define WBBP_DTX_DRX_EN_dtx_drx_valid_START (1)
#define WBBP_DTX_DRX_EN_dtx_drx_valid_END (1)
typedef union
{
    unsigned long dtx_cycle_reg;
    struct
    {
        unsigned long dtx_cycle_1 : 3;
        unsigned long reserved_0 : 5;
        unsigned long dtx_cycle_2 : 4;
        unsigned long reserved_1 : 4;
        unsigned long dpcch_burst_1 : 2;
        unsigned long reserved_2 : 6;
        unsigned long dpcch_burst_2 : 2;
        unsigned long reserved_3 : 6;
    } reg;
} WBBP_DTX_CYCLE_UNION;
#define WBBP_DTX_CYCLE_dtx_cycle_1_START (0)
#define WBBP_DTX_CYCLE_dtx_cycle_1_END (2)
#define WBBP_DTX_CYCLE_dtx_cycle_2_START (8)
#define WBBP_DTX_CYCLE_dtx_cycle_2_END (11)
#define WBBP_DTX_CYCLE_dpcch_burst_1_START (16)
#define WBBP_DTX_CYCLE_dpcch_burst_1_END (17)
#define WBBP_DTX_CYCLE_dpcch_burst_2_START (24)
#define WBBP_DTX_CYCLE_dpcch_burst_2_END (25)
typedef union
{
    unsigned long inactive_threshold_reg;
    struct
    {
        unsigned long inactive_threshold_for_cycle2 : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_INACTIVE_THRESHOLD_UNION;
#define WBBP_INACTIVE_THRESHOLD_inactive_threshold_for_cycle2_START (0)
#define WBBP_INACTIVE_THRESHOLD_inactive_threshold_for_cycle2_END (2)
typedef union
{
    unsigned long preamble_len_reg;
    struct
    {
        unsigned long dtx_long_preamble_len : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_PREAMBLE_LEN_UNION;
#define WBBP_PREAMBLE_LEN_dtx_long_preamble_len_START (0)
#define WBBP_PREAMBLE_LEN_dtx_long_preamble_len_END (1)
typedef union
{
    unsigned long dpcch_burst_reg;
    struct
    {
        unsigned long dpcch_burst1_mod : 5;
        unsigned long reserved_0 : 11;
        unsigned long dpcch_burst2_mod : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_DPCCH_BURST_UNION;
#define WBBP_DPCCH_BURST_dpcch_burst1_mod_START (0)
#define WBBP_DPCCH_BURST_dpcch_burst1_mod_END (4)
#define WBBP_DPCCH_BURST_dpcch_burst2_mod_START (16)
#define WBBP_DPCCH_BURST_dpcch_burst2_mod_END (23)
typedef union
{
    unsigned long cqi_mod_reg;
    struct
    {
        unsigned long cqi_mod_k : 7;
        unsigned long reserved : 25;
    } reg;
} WBBP_CQI_MOD_UNION;
#define WBBP_CQI_MOD_cqi_mod_k_START (0)
#define WBBP_CQI_MOD_cqi_mod_k_END (6)
typedef union
{
    unsigned long edch_pre_cfg_reg;
    struct
    {
        unsigned long edch_ready_cfg : 1;
        unsigned long reserved_0 : 7;
        unsigned long edch_tx_cfn : 8;
        unsigned long edch_tx_s : 3;
        unsigned long reserved_1 : 13;
    } reg;
} WBBP_EDCH_PRE_CFG_UNION;
#define WBBP_EDCH_PRE_CFG_edch_ready_cfg_START (0)
#define WBBP_EDCH_PRE_CFG_edch_ready_cfg_END (0)
#define WBBP_EDCH_PRE_CFG_edch_tx_cfn_START (8)
#define WBBP_EDCH_PRE_CFG_edch_tx_cfn_END (15)
#define WBBP_EDCH_PRE_CFG_edch_tx_s_START (16)
#define WBBP_EDCH_PRE_CFG_edch_tx_s_END (18)
typedef union
{
    unsigned long hsdpcch_en_reg;
    struct
    {
        unsigned long hsdpcch_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSDPCCH_EN_UNION;
#define WBBP_HSDPCCH_EN_hsdpcch_en_START (0)
#define WBBP_HSDPCCH_EN_hsdpcch_en_END (0)
typedef union
{
    unsigned long cqi_dtx_timer_reg;
    struct
    {
        unsigned long cqi_dtx_timer : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_CQI_DTX_TIMER_UNION;
#define WBBP_CQI_DTX_TIMER_cqi_dtx_timer_START (0)
#define WBBP_CQI_DTX_TIMER_cqi_dtx_timer_END (3)
typedef union
{
    unsigned long bed_reduced_min_index_reg;
    struct
    {
        unsigned long bed_reduced_min_index : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_BED_REDUCED_MIN_INDEX_UNION;
#define WBBP_BED_REDUCED_MIN_INDEX_bed_reduced_min_index_START (0)
#define WBBP_BED_REDUCED_MIN_INDEX_bed_reduced_min_index_END (4)
typedef union
{
    unsigned long cpc_status_rpt_reg;
    struct
    {
        unsigned long ul_dtx_cycle_2_dsp : 1;
        unsigned long reserved_0 : 15;
        unsigned long ul_dtx_active_dsp : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_CPC_STATUS_RPT_UNION;
#define WBBP_CPC_STATUS_RPT_ul_dtx_cycle_2_dsp_START (0)
#define WBBP_CPC_STATUS_RPT_ul_dtx_cycle_2_dsp_END (0)
#define WBBP_CPC_STATUS_RPT_ul_dtx_active_dsp_START (16)
#define WBBP_CPC_STATUS_RPT_ul_dtx_active_dsp_END (16)
typedef union
{
    unsigned long dpcch_dtx_rpt_reg;
    struct
    {
        unsigned long dpcch_dtx_rpt : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_DPCCH_DTX_RPT_UNION;
#define WBBP_DPCCH_DTX_RPT_dpcch_dtx_rpt_START (0)
#define WBBP_DPCCH_DTX_RPT_dpcch_dtx_rpt_END (14)
typedef union
{
    unsigned long bed_reduced_test_reg;
    struct
    {
        unsigned long bed_reduced_disable : 1;
        unsigned long reserved_0 : 15;
        unsigned long bed_reduced_16qam : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_BED_REDUCED_TEST_UNION;
#define WBBP_BED_REDUCED_TEST_bed_reduced_disable_START (0)
#define WBBP_BED_REDUCED_TEST_bed_reduced_disable_END (0)
#define WBBP_BED_REDUCED_TEST_bed_reduced_16qam_START (16)
#define WBBP_BED_REDUCED_TEST_bed_reduced_16qam_END (16)
typedef union
{
    unsigned long gain_factor_inc_hs_reg;
    struct
    {
        unsigned long ulmod_gain_factor_inc_hs_ack : 6;
        unsigned long ulmod_gain_factor_inc_hs_nack : 6;
        unsigned long ulmod_gain_factor_inc_hs_cqi : 6;
        unsigned long reserved : 14;
    } reg;
} WBBP_GAIN_FACTOR_INC_HS_UNION;
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_ack_START (0)
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_ack_END (5)
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_nack_START (6)
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_nack_END (11)
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_cqi_START (12)
#define WBBP_GAIN_FACTOR_INC_HS_ulmod_gain_factor_inc_hs_cqi_END (17)
typedef union
{
    unsigned long ul_e_cell_fach_reg;
    struct
    {
        unsigned long ul_e_fach : 1;
        unsigned long reserved_0 : 15;
        unsigned long power_pream_edch : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_UL_E_CELL_FACH_UNION;
#define WBBP_UL_E_CELL_FACH_ul_e_fach_START (0)
#define WBBP_UL_E_CELL_FACH_ul_e_fach_END (0)
#define WBBP_UL_E_CELL_FACH_power_pream_edch_START (16)
#define WBBP_UL_E_CELL_FACH_power_pream_edch_END (23)
typedef union
{
    unsigned long dc_hsdpa_sta_reg;
    struct
    {
        unsigned long dc_hsdpa_status : 1;
        unsigned long reserved_0 : 7;
        unsigned long dc_hsdpa_valid : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_DC_HSDPA_STA_UNION;
#define WBBP_DC_HSDPA_STA_dc_hsdpa_status_START (0)
#define WBBP_DC_HSDPA_STA_dc_hsdpa_status_END (0)
#define WBBP_DC_HSDPA_STA_dc_hsdpa_valid_START (8)
#define WBBP_DC_HSDPA_STA_dc_hsdpa_valid_END (8)
typedef union
{
    unsigned long dcdpa_status_rpt_reg;
    struct
    {
        unsigned long dcdpa_active_dsp : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DCDPA_STATUS_RPT_UNION;
#define WBBP_DCDPA_STATUS_RPT_dcdpa_active_dsp_START (0)
#define WBBP_DCDPA_STATUS_RPT_dcdpa_active_dsp_END (0)
typedef union
{
    unsigned long cqi_para_recfg_reg;
    struct
    {
        unsigned long cqi_para_recfg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CQI_PARA_RECFG_UNION;
#define WBBP_CQI_PARA_RECFG_cqi_para_recfg_START (0)
#define WBBP_CQI_PARA_RECFG_cqi_para_recfg_END (0)
typedef union
{
    unsigned long cqi_prioriyt_high_reg;
    struct
    {
        unsigned long cqi_priority_high : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CQI_PRIORIYT_HIGH_UNION;
#define WBBP_CQI_PRIORIYT_HIGH_cqi_priority_high_START (0)
#define WBBP_CQI_PRIORIYT_HIGH_cqi_priority_high_END (0)
typedef union
{
    unsigned long active_time_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long dsp_w_total_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_ACTIVE_TIME_UNION;
#define WBBP_ACTIVE_TIME_dsp_w_total_active_time_START (16)
#define WBBP_ACTIVE_TIME_dsp_w_total_active_time_END (25)
typedef union
{
    unsigned long dsp_vbias_config_en_reg;
    struct
    {
        unsigned long dsp_vbias_config_value : 7;
        unsigned long reserved_0 : 1;
        unsigned long dsp_vbias_config_en : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_DSP_VBIAS_CONFIG_EN_UNION;
#define WBBP_DSP_VBIAS_CONFIG_EN_dsp_vbias_config_value_START (0)
#define WBBP_DSP_VBIAS_CONFIG_EN_dsp_vbias_config_value_END (6)
#define WBBP_DSP_VBIAS_CONFIG_EN_dsp_vbias_config_en_START (8)
#define WBBP_DSP_VBIAS_CONFIG_EN_dsp_vbias_config_en_END (8)
typedef union
{
    unsigned long ulmod_ack_sta_en_reg;
    struct
    {
        unsigned long ulmod_ack_sta_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ULMOD_ACK_STA_EN_UNION;
#define WBBP_ULMOD_ACK_STA_EN_ulmod_ack_sta_en_START (0)
#define WBBP_ULMOD_ACK_STA_EN_ulmod_ack_sta_en_END (0)
typedef union
{
    unsigned long dsp_p_cqi_pci_reg;
    struct
    {
        unsigned long dsp_cqi_type_a_p : 8;
        unsigned long dsp_pci_type_a_p : 2;
        unsigned long reserved_0 : 6;
        unsigned long dsp_cqi_type_b_p : 5;
        unsigned long reserved_1 : 3;
        unsigned long dsp_pci_type_b_p : 2;
        unsigned long reserved_2 : 2;
        unsigned long dsp_p_cqi_pci_en_typea_cqi : 1;
        unsigned long dsp_p_cqi_pci_en_typea_pci : 1;
        unsigned long dsp_p_cqi_pci_en_typeb_cqi : 1;
        unsigned long dsp_p_cqi_pci_en_typeb_pci : 1;
    } reg;
} WBBP_DSP_P_CQI_PCI_UNION;
#define WBBP_DSP_P_CQI_PCI_dsp_cqi_type_a_p_START (0)
#define WBBP_DSP_P_CQI_PCI_dsp_cqi_type_a_p_END (7)
#define WBBP_DSP_P_CQI_PCI_dsp_pci_type_a_p_START (8)
#define WBBP_DSP_P_CQI_PCI_dsp_pci_type_a_p_END (9)
#define WBBP_DSP_P_CQI_PCI_dsp_cqi_type_b_p_START (16)
#define WBBP_DSP_P_CQI_PCI_dsp_cqi_type_b_p_END (20)
#define WBBP_DSP_P_CQI_PCI_dsp_pci_type_b_p_START (24)
#define WBBP_DSP_P_CQI_PCI_dsp_pci_type_b_p_END (25)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typea_cqi_START (28)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typea_cqi_END (28)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typea_pci_START (29)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typea_pci_END (29)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typeb_cqi_START (30)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typeb_cqi_END (30)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typeb_pci_START (31)
#define WBBP_DSP_P_CQI_PCI_dsp_p_cqi_pci_en_typeb_pci_END (31)
typedef union
{
    unsigned long dsp_s_cqi_pci_reg;
    struct
    {
        unsigned long dsp_cqi_type_a_s : 8;
        unsigned long dsp_pci_type_a_s : 2;
        unsigned long reserved_0 : 6;
        unsigned long dsp_cqi_type_b_s : 5;
        unsigned long reserved_1 : 3;
        unsigned long dsp_pci_type_b_s : 2;
        unsigned long reserved_2 : 2;
        unsigned long dsp_s_cqi_pci_en_typea_cqi : 1;
        unsigned long dsp_s_cqi_pci_en_typea_pci : 1;
        unsigned long dsp_s_cqi_pci_en_typeb_cqi : 1;
        unsigned long dsp_s_cqi_pci_en_typeb_pci : 1;
    } reg;
} WBBP_DSP_S_CQI_PCI_UNION;
#define WBBP_DSP_S_CQI_PCI_dsp_cqi_type_a_s_START (0)
#define WBBP_DSP_S_CQI_PCI_dsp_cqi_type_a_s_END (7)
#define WBBP_DSP_S_CQI_PCI_dsp_pci_type_a_s_START (8)
#define WBBP_DSP_S_CQI_PCI_dsp_pci_type_a_s_END (9)
#define WBBP_DSP_S_CQI_PCI_dsp_cqi_type_b_s_START (16)
#define WBBP_DSP_S_CQI_PCI_dsp_cqi_type_b_s_END (20)
#define WBBP_DSP_S_CQI_PCI_dsp_pci_type_b_s_START (24)
#define WBBP_DSP_S_CQI_PCI_dsp_pci_type_b_s_END (25)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typea_cqi_START (28)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typea_cqi_END (28)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typea_pci_START (29)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typea_pci_END (29)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typeb_cqi_START (30)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typeb_cqi_END (30)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typeb_pci_START (31)
#define WBBP_DSP_S_CQI_PCI_dsp_s_cqi_pci_en_typeb_pci_END (31)
typedef union
{
    unsigned long dsp_sngl_strm_ind_reg;
    struct
    {
        unsigned long reserved_0 : 8;
        unsigned long dsp_ulcode_dtx_flag_en : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_DSP_SNGL_STRM_IND_UNION;
#define WBBP_DSP_SNGL_STRM_IND_dsp_ulcode_dtx_flag_en_START (8)
#define WBBP_DSP_SNGL_STRM_IND_dsp_ulcode_dtx_flag_en_END (8)
typedef union
{
    unsigned long dsp_hsdpcch_tx_flag_reg;
    struct
    {
        unsigned long dsp_cqi_tx_flag : 1;
        unsigned long reserved_0 : 15;
        unsigned long dsp_ack_tx_flag : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_DSP_HSDPCCH_TX_FLAG_UNION;
#define WBBP_DSP_HSDPCCH_TX_FLAG_dsp_cqi_tx_flag_START (0)
#define WBBP_DSP_HSDPCCH_TX_FLAG_dsp_cqi_tx_flag_END (0)
#define WBBP_DSP_HSDPCCH_TX_FLAG_dsp_ack_tx_flag_START (16)
#define WBBP_DSP_HSDPCCH_TX_FLAG_dsp_ack_tx_flag_END (16)
typedef union
{
    unsigned long pc_dpcch_tx_power_reg;
    struct
    {
        unsigned long dsp_dpcch_min_tx_power : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_dpcch_max_tx_power : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PC_DPCCH_TX_POWER_UNION;
#define WBBP_PC_DPCCH_TX_POWER_dsp_dpcch_min_tx_power_START (0)
#define WBBP_PC_DPCCH_TX_POWER_dsp_dpcch_min_tx_power_END (10)
#define WBBP_PC_DPCCH_TX_POWER_dsp_dpcch_max_tx_power_START (16)
#define WBBP_PC_DPCCH_TX_POWER_dsp_dpcch_max_tx_power_END (26)
typedef union
{
    unsigned long rrc_delay_dch_rach_st_chip_num_reg;
    struct
    {
        unsigned long rrc_delay_rach_chip_num : 6;
        unsigned long reserved_0 : 2;
        unsigned long rrc_delay_dch_chip_num : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_UNION;
#define WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_rrc_delay_rach_chip_num_START (0)
#define WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_rrc_delay_rach_chip_num_END (5)
#define WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_rrc_delay_dch_chip_num_START (8)
#define WBBP_RRC_DELAY_DCH_RACH_ST_CHIP_NUM_rrc_delay_dch_chip_num_END (13)
typedef union
{
    unsigned long d_mpr_en_reg;
    struct
    {
        unsigned long d_mpr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_D_MPR_EN_UNION;
#define WBBP_D_MPR_EN_d_mpr_en_START (0)
#define WBBP_D_MPR_EN_d_mpr_en_END (0)
typedef union
{
    unsigned long d_mpr_index_1_reg;
    struct
    {
        unsigned long d_mpr_1_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_2_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_3_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_4_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_1_UNION;
#define WBBP_D_MPR_INDEX_1_d_mpr_1_index_START (0)
#define WBBP_D_MPR_INDEX_1_d_mpr_1_index_END (5)
#define WBBP_D_MPR_INDEX_1_d_mpr_2_index_START (8)
#define WBBP_D_MPR_INDEX_1_d_mpr_2_index_END (13)
#define WBBP_D_MPR_INDEX_1_d_mpr_3_index_START (16)
#define WBBP_D_MPR_INDEX_1_d_mpr_3_index_END (21)
#define WBBP_D_MPR_INDEX_1_d_mpr_4_index_START (24)
#define WBBP_D_MPR_INDEX_1_d_mpr_4_index_END (29)
typedef union
{
    unsigned long d_mpr_index_2_reg;
    struct
    {
        unsigned long d_mpr_5_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_6_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_7_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_8_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_2_UNION;
#define WBBP_D_MPR_INDEX_2_d_mpr_5_index_START (0)
#define WBBP_D_MPR_INDEX_2_d_mpr_5_index_END (5)
#define WBBP_D_MPR_INDEX_2_d_mpr_6_index_START (8)
#define WBBP_D_MPR_INDEX_2_d_mpr_6_index_END (13)
#define WBBP_D_MPR_INDEX_2_d_mpr_7_index_START (16)
#define WBBP_D_MPR_INDEX_2_d_mpr_7_index_END (21)
#define WBBP_D_MPR_INDEX_2_d_mpr_8_index_START (24)
#define WBBP_D_MPR_INDEX_2_d_mpr_8_index_END (29)
typedef union
{
    unsigned long d_mpr_index_3_reg;
    struct
    {
        unsigned long d_mpr_9_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_10_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_11_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_12_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_3_UNION;
#define WBBP_D_MPR_INDEX_3_d_mpr_9_index_START (0)
#define WBBP_D_MPR_INDEX_3_d_mpr_9_index_END (5)
#define WBBP_D_MPR_INDEX_3_d_mpr_10_index_START (8)
#define WBBP_D_MPR_INDEX_3_d_mpr_10_index_END (13)
#define WBBP_D_MPR_INDEX_3_d_mpr_11_index_START (16)
#define WBBP_D_MPR_INDEX_3_d_mpr_11_index_END (21)
#define WBBP_D_MPR_INDEX_3_d_mpr_12_index_START (24)
#define WBBP_D_MPR_INDEX_3_d_mpr_12_index_END (29)
typedef union
{
    unsigned long d_mpr_index_4_reg;
    struct
    {
        unsigned long d_mpr_13_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_14_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_15_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_16_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_4_UNION;
#define WBBP_D_MPR_INDEX_4_d_mpr_13_index_START (0)
#define WBBP_D_MPR_INDEX_4_d_mpr_13_index_END (5)
#define WBBP_D_MPR_INDEX_4_d_mpr_14_index_START (8)
#define WBBP_D_MPR_INDEX_4_d_mpr_14_index_END (13)
#define WBBP_D_MPR_INDEX_4_d_mpr_15_index_START (16)
#define WBBP_D_MPR_INDEX_4_d_mpr_15_index_END (21)
#define WBBP_D_MPR_INDEX_4_d_mpr_16_index_START (24)
#define WBBP_D_MPR_INDEX_4_d_mpr_16_index_END (29)
typedef union
{
    unsigned long d_mpr_index_5_reg;
    struct
    {
        unsigned long d_mpr_17_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_18_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_19_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_20_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_5_UNION;
#define WBBP_D_MPR_INDEX_5_d_mpr_17_index_START (0)
#define WBBP_D_MPR_INDEX_5_d_mpr_17_index_END (5)
#define WBBP_D_MPR_INDEX_5_d_mpr_18_index_START (8)
#define WBBP_D_MPR_INDEX_5_d_mpr_18_index_END (13)
#define WBBP_D_MPR_INDEX_5_d_mpr_19_index_START (16)
#define WBBP_D_MPR_INDEX_5_d_mpr_19_index_END (21)
#define WBBP_D_MPR_INDEX_5_d_mpr_20_index_START (24)
#define WBBP_D_MPR_INDEX_5_d_mpr_20_index_END (29)
typedef union
{
    unsigned long d_mpr_index_6_reg;
    struct
    {
        unsigned long d_mpr_21_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_22_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_23_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_24_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_6_UNION;
#define WBBP_D_MPR_INDEX_6_d_mpr_21_index_START (0)
#define WBBP_D_MPR_INDEX_6_d_mpr_21_index_END (5)
#define WBBP_D_MPR_INDEX_6_d_mpr_22_index_START (8)
#define WBBP_D_MPR_INDEX_6_d_mpr_22_index_END (13)
#define WBBP_D_MPR_INDEX_6_d_mpr_23_index_START (16)
#define WBBP_D_MPR_INDEX_6_d_mpr_23_index_END (21)
#define WBBP_D_MPR_INDEX_6_d_mpr_24_index_START (24)
#define WBBP_D_MPR_INDEX_6_d_mpr_24_index_END (29)
typedef union
{
    unsigned long d_mpr_index_7_reg;
    struct
    {
        unsigned long d_mpr_25_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_26_index : 6;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_D_MPR_INDEX_7_UNION;
#define WBBP_D_MPR_INDEX_7_d_mpr_25_index_START (0)
#define WBBP_D_MPR_INDEX_7_d_mpr_25_index_END (5)
#define WBBP_D_MPR_INDEX_7_d_mpr_26_index_START (8)
#define WBBP_D_MPR_INDEX_7_d_mpr_26_index_END (13)
typedef union
{
    unsigned long d_mpr_index_8_reg;
    struct
    {
        unsigned long d_mpr_27_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_28_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_29_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_30_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_8_UNION;
#define WBBP_D_MPR_INDEX_8_d_mpr_27_index_START (0)
#define WBBP_D_MPR_INDEX_8_d_mpr_27_index_END (5)
#define WBBP_D_MPR_INDEX_8_d_mpr_28_index_START (8)
#define WBBP_D_MPR_INDEX_8_d_mpr_28_index_END (13)
#define WBBP_D_MPR_INDEX_8_d_mpr_29_index_START (16)
#define WBBP_D_MPR_INDEX_8_d_mpr_29_index_END (21)
#define WBBP_D_MPR_INDEX_8_d_mpr_30_index_START (24)
#define WBBP_D_MPR_INDEX_8_d_mpr_30_index_END (29)
typedef union
{
    unsigned long d_mpr_index_9_reg;
    struct
    {
        unsigned long d_mpr_31_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_32_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_33_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_34_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_9_UNION;
#define WBBP_D_MPR_INDEX_9_d_mpr_31_index_START (0)
#define WBBP_D_MPR_INDEX_9_d_mpr_31_index_END (5)
#define WBBP_D_MPR_INDEX_9_d_mpr_32_index_START (8)
#define WBBP_D_MPR_INDEX_9_d_mpr_32_index_END (13)
#define WBBP_D_MPR_INDEX_9_d_mpr_33_index_START (16)
#define WBBP_D_MPR_INDEX_9_d_mpr_33_index_END (21)
#define WBBP_D_MPR_INDEX_9_d_mpr_34_index_START (24)
#define WBBP_D_MPR_INDEX_9_d_mpr_34_index_END (29)
typedef union
{
    unsigned long d_mpr_index_10_reg;
    struct
    {
        unsigned long d_mpr_35_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_36_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_37_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long d_mpr_38_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_D_MPR_INDEX_10_UNION;
#define WBBP_D_MPR_INDEX_10_d_mpr_35_index_START (0)
#define WBBP_D_MPR_INDEX_10_d_mpr_35_index_END (5)
#define WBBP_D_MPR_INDEX_10_d_mpr_36_index_START (8)
#define WBBP_D_MPR_INDEX_10_d_mpr_36_index_END (13)
#define WBBP_D_MPR_INDEX_10_d_mpr_37_index_START (16)
#define WBBP_D_MPR_INDEX_10_d_mpr_37_index_END (21)
#define WBBP_D_MPR_INDEX_10_d_mpr_38_index_START (24)
#define WBBP_D_MPR_INDEX_10_d_mpr_38_index_END (29)
typedef union
{
    unsigned long d_mpr_index_11_reg;
    struct
    {
        unsigned long d_mpr_39_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long d_mpr_40_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long d_mpr_41_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_D_MPR_INDEX_11_UNION;
#define WBBP_D_MPR_INDEX_11_d_mpr_39_index_START (0)
#define WBBP_D_MPR_INDEX_11_d_mpr_39_index_END (5)
#define WBBP_D_MPR_INDEX_11_d_mpr_40_index_START (8)
#define WBBP_D_MPR_INDEX_11_d_mpr_40_index_END (13)
#define WBBP_D_MPR_INDEX_11_d_mpr_41_index_START (16)
#define WBBP_D_MPR_INDEX_11_d_mpr_41_index_END (21)
typedef union
{
    unsigned long mpr_index_8_reg;
    struct
    {
        unsigned long mpr_27_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_28_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_29_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_30_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_8_UNION;
#define WBBP_MPR_INDEX_8_mpr_27_index_START (0)
#define WBBP_MPR_INDEX_8_mpr_27_index_END (5)
#define WBBP_MPR_INDEX_8_mpr_28_index_START (8)
#define WBBP_MPR_INDEX_8_mpr_28_index_END (13)
#define WBBP_MPR_INDEX_8_mpr_29_index_START (16)
#define WBBP_MPR_INDEX_8_mpr_29_index_END (21)
#define WBBP_MPR_INDEX_8_mpr_30_index_START (24)
#define WBBP_MPR_INDEX_8_mpr_30_index_END (29)
typedef union
{
    unsigned long mpr_index_9_reg;
    struct
    {
        unsigned long mpr_31_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_32_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_33_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_34_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_9_UNION;
#define WBBP_MPR_INDEX_9_mpr_31_index_START (0)
#define WBBP_MPR_INDEX_9_mpr_31_index_END (5)
#define WBBP_MPR_INDEX_9_mpr_32_index_START (8)
#define WBBP_MPR_INDEX_9_mpr_32_index_END (13)
#define WBBP_MPR_INDEX_9_mpr_33_index_START (16)
#define WBBP_MPR_INDEX_9_mpr_33_index_END (21)
#define WBBP_MPR_INDEX_9_mpr_34_index_START (24)
#define WBBP_MPR_INDEX_9_mpr_34_index_END (29)
typedef union
{
    unsigned long mpr_index_10_reg;
    struct
    {
        unsigned long mpr_35_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_36_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_37_index : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_38_index : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_10_UNION;
#define WBBP_MPR_INDEX_10_mpr_35_index_START (0)
#define WBBP_MPR_INDEX_10_mpr_35_index_END (5)
#define WBBP_MPR_INDEX_10_mpr_36_index_START (8)
#define WBBP_MPR_INDEX_10_mpr_36_index_END (13)
#define WBBP_MPR_INDEX_10_mpr_37_index_START (16)
#define WBBP_MPR_INDEX_10_mpr_37_index_END (21)
#define WBBP_MPR_INDEX_10_mpr_38_index_START (24)
#define WBBP_MPR_INDEX_10_mpr_38_index_END (29)
typedef union
{
    unsigned long mpr_index_11_reg;
    struct
    {
        unsigned long mpr_39_index : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_40_index : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_41_index : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_MPR_INDEX_11_UNION;
#define WBBP_MPR_INDEX_11_mpr_39_index_START (0)
#define WBBP_MPR_INDEX_11_mpr_39_index_END (5)
#define WBBP_MPR_INDEX_11_mpr_40_index_START (8)
#define WBBP_MPR_INDEX_11_mpr_40_index_END (13)
#define WBBP_MPR_INDEX_11_mpr_41_index_START (16)
#define WBBP_MPR_INDEX_11_mpr_41_index_END (21)
typedef union
{
    unsigned long mpr_index_8_pd_reg;
    struct
    {
        unsigned long mpr_27_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_28_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_29_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_30_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_8_PD_UNION;
#define WBBP_MPR_INDEX_8_PD_mpr_27_index_pd_START (0)
#define WBBP_MPR_INDEX_8_PD_mpr_27_index_pd_END (5)
#define WBBP_MPR_INDEX_8_PD_mpr_28_index_pd_START (8)
#define WBBP_MPR_INDEX_8_PD_mpr_28_index_pd_END (13)
#define WBBP_MPR_INDEX_8_PD_mpr_29_index_pd_START (16)
#define WBBP_MPR_INDEX_8_PD_mpr_29_index_pd_END (21)
#define WBBP_MPR_INDEX_8_PD_mpr_30_index_pd_START (24)
#define WBBP_MPR_INDEX_8_PD_mpr_30_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_9_pd_reg;
    struct
    {
        unsigned long mpr_31_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_32_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_33_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_34_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_9_PD_UNION;
#define WBBP_MPR_INDEX_9_PD_mpr_31_index_pd_START (0)
#define WBBP_MPR_INDEX_9_PD_mpr_31_index_pd_END (5)
#define WBBP_MPR_INDEX_9_PD_mpr_32_index_pd_START (8)
#define WBBP_MPR_INDEX_9_PD_mpr_32_index_pd_END (13)
#define WBBP_MPR_INDEX_9_PD_mpr_33_index_pd_START (16)
#define WBBP_MPR_INDEX_9_PD_mpr_33_index_pd_END (21)
#define WBBP_MPR_INDEX_9_PD_mpr_34_index_pd_START (24)
#define WBBP_MPR_INDEX_9_PD_mpr_34_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_10_pd_reg;
    struct
    {
        unsigned long mpr_35_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_36_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_37_index_pd : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_38_index_pd : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_10_PD_UNION;
#define WBBP_MPR_INDEX_10_PD_mpr_35_index_pd_START (0)
#define WBBP_MPR_INDEX_10_PD_mpr_35_index_pd_END (5)
#define WBBP_MPR_INDEX_10_PD_mpr_36_index_pd_START (8)
#define WBBP_MPR_INDEX_10_PD_mpr_36_index_pd_END (13)
#define WBBP_MPR_INDEX_10_PD_mpr_37_index_pd_START (16)
#define WBBP_MPR_INDEX_10_PD_mpr_37_index_pd_END (21)
#define WBBP_MPR_INDEX_10_PD_mpr_38_index_pd_START (24)
#define WBBP_MPR_INDEX_10_PD_mpr_38_index_pd_END (29)
typedef union
{
    unsigned long mpr_index_11_pd_reg;
    struct
    {
        unsigned long mpr_39_index_pd : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_40_index_pd : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_41_index_pd : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_MPR_INDEX_11_PD_UNION;
#define WBBP_MPR_INDEX_11_PD_mpr_39_index_pd_START (0)
#define WBBP_MPR_INDEX_11_PD_mpr_39_index_pd_END (5)
#define WBBP_MPR_INDEX_11_PD_mpr_40_index_pd_START (8)
#define WBBP_MPR_INDEX_11_PD_mpr_40_index_pd_END (13)
#define WBBP_MPR_INDEX_11_PD_mpr_41_index_pd_START (16)
#define WBBP_MPR_INDEX_11_PD_mpr_41_index_pd_END (21)
typedef union
{
    unsigned long mpr_index_1_apt_reg;
    struct
    {
        unsigned long mpr_1_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_2_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_3_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_4_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_1_APT_UNION;
#define WBBP_MPR_INDEX_1_APT_mpr_1_index_apt_START (0)
#define WBBP_MPR_INDEX_1_APT_mpr_1_index_apt_END (5)
#define WBBP_MPR_INDEX_1_APT_mpr_2_index_apt_START (8)
#define WBBP_MPR_INDEX_1_APT_mpr_2_index_apt_END (13)
#define WBBP_MPR_INDEX_1_APT_mpr_3_index_apt_START (16)
#define WBBP_MPR_INDEX_1_APT_mpr_3_index_apt_END (21)
#define WBBP_MPR_INDEX_1_APT_mpr_4_index_apt_START (24)
#define WBBP_MPR_INDEX_1_APT_mpr_4_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_2_apt_reg;
    struct
    {
        unsigned long mpr_5_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_6_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_7_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_8_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_2_APT_UNION;
#define WBBP_MPR_INDEX_2_APT_mpr_5_index_apt_START (0)
#define WBBP_MPR_INDEX_2_APT_mpr_5_index_apt_END (5)
#define WBBP_MPR_INDEX_2_APT_mpr_6_index_apt_START (8)
#define WBBP_MPR_INDEX_2_APT_mpr_6_index_apt_END (13)
#define WBBP_MPR_INDEX_2_APT_mpr_7_index_apt_START (16)
#define WBBP_MPR_INDEX_2_APT_mpr_7_index_apt_END (21)
#define WBBP_MPR_INDEX_2_APT_mpr_8_index_apt_START (24)
#define WBBP_MPR_INDEX_2_APT_mpr_8_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_3_apt_reg;
    struct
    {
        unsigned long mpr_9_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_10_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_11_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_12_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_3_APT_UNION;
#define WBBP_MPR_INDEX_3_APT_mpr_9_index_apt_START (0)
#define WBBP_MPR_INDEX_3_APT_mpr_9_index_apt_END (5)
#define WBBP_MPR_INDEX_3_APT_mpr_10_index_apt_START (8)
#define WBBP_MPR_INDEX_3_APT_mpr_10_index_apt_END (13)
#define WBBP_MPR_INDEX_3_APT_mpr_11_index_apt_START (16)
#define WBBP_MPR_INDEX_3_APT_mpr_11_index_apt_END (21)
#define WBBP_MPR_INDEX_3_APT_mpr_12_index_apt_START (24)
#define WBBP_MPR_INDEX_3_APT_mpr_12_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_4_apt_reg;
    struct
    {
        unsigned long mpr_13_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_14_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_15_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_16_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_4_APT_UNION;
#define WBBP_MPR_INDEX_4_APT_mpr_13_index_apt_START (0)
#define WBBP_MPR_INDEX_4_APT_mpr_13_index_apt_END (5)
#define WBBP_MPR_INDEX_4_APT_mpr_14_index_apt_START (8)
#define WBBP_MPR_INDEX_4_APT_mpr_14_index_apt_END (13)
#define WBBP_MPR_INDEX_4_APT_mpr_15_index_apt_START (16)
#define WBBP_MPR_INDEX_4_APT_mpr_15_index_apt_END (21)
#define WBBP_MPR_INDEX_4_APT_mpr_16_index_apt_START (24)
#define WBBP_MPR_INDEX_4_APT_mpr_16_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_5_apt_reg;
    struct
    {
        unsigned long mpr_17_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_18_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_19_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_20_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_5_APT_UNION;
#define WBBP_MPR_INDEX_5_APT_mpr_17_index_apt_START (0)
#define WBBP_MPR_INDEX_5_APT_mpr_17_index_apt_END (5)
#define WBBP_MPR_INDEX_5_APT_mpr_18_index_apt_START (8)
#define WBBP_MPR_INDEX_5_APT_mpr_18_index_apt_END (13)
#define WBBP_MPR_INDEX_5_APT_mpr_19_index_apt_START (16)
#define WBBP_MPR_INDEX_5_APT_mpr_19_index_apt_END (21)
#define WBBP_MPR_INDEX_5_APT_mpr_20_index_apt_START (24)
#define WBBP_MPR_INDEX_5_APT_mpr_20_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_6_apt_reg;
    struct
    {
        unsigned long mpr_21_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_22_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_23_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_24_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_6_APT_UNION;
#define WBBP_MPR_INDEX_6_APT_mpr_21_index_apt_START (0)
#define WBBP_MPR_INDEX_6_APT_mpr_21_index_apt_END (5)
#define WBBP_MPR_INDEX_6_APT_mpr_22_index_apt_START (8)
#define WBBP_MPR_INDEX_6_APT_mpr_22_index_apt_END (13)
#define WBBP_MPR_INDEX_6_APT_mpr_23_index_apt_START (16)
#define WBBP_MPR_INDEX_6_APT_mpr_23_index_apt_END (21)
#define WBBP_MPR_INDEX_6_APT_mpr_24_index_apt_START (24)
#define WBBP_MPR_INDEX_6_APT_mpr_24_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_7_apt_reg;
    struct
    {
        unsigned long mpr_25_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_26_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_27_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_28_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_7_APT_UNION;
#define WBBP_MPR_INDEX_7_APT_mpr_25_index_apt_START (0)
#define WBBP_MPR_INDEX_7_APT_mpr_25_index_apt_END (5)
#define WBBP_MPR_INDEX_7_APT_mpr_26_index_apt_START (8)
#define WBBP_MPR_INDEX_7_APT_mpr_26_index_apt_END (13)
#define WBBP_MPR_INDEX_7_APT_mpr_27_index_apt_START (16)
#define WBBP_MPR_INDEX_7_APT_mpr_27_index_apt_END (21)
#define WBBP_MPR_INDEX_7_APT_mpr_28_index_apt_START (24)
#define WBBP_MPR_INDEX_7_APT_mpr_28_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_8_apt_reg;
    struct
    {
        unsigned long mpr_29_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_30_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_31_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_32_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_8_APT_UNION;
#define WBBP_MPR_INDEX_8_APT_mpr_29_index_apt_START (0)
#define WBBP_MPR_INDEX_8_APT_mpr_29_index_apt_END (5)
#define WBBP_MPR_INDEX_8_APT_mpr_30_index_apt_START (8)
#define WBBP_MPR_INDEX_8_APT_mpr_30_index_apt_END (13)
#define WBBP_MPR_INDEX_8_APT_mpr_31_index_apt_START (16)
#define WBBP_MPR_INDEX_8_APT_mpr_31_index_apt_END (21)
#define WBBP_MPR_INDEX_8_APT_mpr_32_index_apt_START (24)
#define WBBP_MPR_INDEX_8_APT_mpr_32_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_9_apt_reg;
    struct
    {
        unsigned long mpr_33_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_34_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_35_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_36_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_9_APT_UNION;
#define WBBP_MPR_INDEX_9_APT_mpr_33_index_apt_START (0)
#define WBBP_MPR_INDEX_9_APT_mpr_33_index_apt_END (5)
#define WBBP_MPR_INDEX_9_APT_mpr_34_index_apt_START (8)
#define WBBP_MPR_INDEX_9_APT_mpr_34_index_apt_END (13)
#define WBBP_MPR_INDEX_9_APT_mpr_35_index_apt_START (16)
#define WBBP_MPR_INDEX_9_APT_mpr_35_index_apt_END (21)
#define WBBP_MPR_INDEX_9_APT_mpr_36_index_apt_START (24)
#define WBBP_MPR_INDEX_9_APT_mpr_36_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_10_apt_reg;
    struct
    {
        unsigned long mpr_37_index_apt : 6;
        unsigned long reserved_0 : 2;
        unsigned long mpr_38_index_apt : 6;
        unsigned long reserved_1 : 2;
        unsigned long mpr_39_index_apt : 6;
        unsigned long reserved_2 : 2;
        unsigned long mpr_40_index_apt : 6;
        unsigned long reserved_3 : 2;
    } reg;
} WBBP_MPR_INDEX_10_APT_UNION;
#define WBBP_MPR_INDEX_10_APT_mpr_37_index_apt_START (0)
#define WBBP_MPR_INDEX_10_APT_mpr_37_index_apt_END (5)
#define WBBP_MPR_INDEX_10_APT_mpr_38_index_apt_START (8)
#define WBBP_MPR_INDEX_10_APT_mpr_38_index_apt_END (13)
#define WBBP_MPR_INDEX_10_APT_mpr_39_index_apt_START (16)
#define WBBP_MPR_INDEX_10_APT_mpr_39_index_apt_END (21)
#define WBBP_MPR_INDEX_10_APT_mpr_40_index_apt_START (24)
#define WBBP_MPR_INDEX_10_APT_mpr_40_index_apt_END (29)
typedef union
{
    unsigned long mpr_index_11_apt_reg;
    struct
    {
        unsigned long mpr_41_index_apt : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_MPR_INDEX_11_APT_UNION;
#define WBBP_MPR_INDEX_11_APT_mpr_41_index_apt_START (0)
#define WBBP_MPR_INDEX_11_APT_mpr_41_index_apt_END (5)
typedef union
{
    unsigned long apt_mpr_en_reg;
    struct
    {
        unsigned long apt_mpr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_APT_MPR_EN_UNION;
#define WBBP_APT_MPR_EN_apt_mpr_en_START (0)
#define WBBP_APT_MPR_EN_apt_mpr_en_END (0)
typedef union
{
    unsigned long gain_reduce_rpt_ram_reg;
    struct
    {
        unsigned long gain_reduced_rpt_data_bed34 : 9;
        unsigned long gain_reduced_rpt_data_bed12 : 9;
        unsigned long gain_reduced_rpt_data_ind : 1;
        unsigned long gain_reduced_rpt_data_delta_gain : 9;
        unsigned long reserved : 4;
    } reg;
} WBBP_GAIN_REDUCE_RPT_RAM_UNION;
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_bed34_START (0)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_bed34_END (8)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_bed12_START (9)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_bed12_END (17)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_ind_START (18)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_ind_END (18)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_delta_gain_START (19)
#define WBBP_GAIN_REDUCE_RPT_RAM_gain_reduced_rpt_data_delta_gain_END (27)
typedef union
{
    unsigned long dpcch_power_rpt_ram_reg;
    struct
    {
        unsigned long dpcch_power : 11;
        unsigned long gap_ind : 1;
        unsigned long reserved : 20;
    } reg;
} WBBP_DPCCH_POWER_RPT_RAM_UNION;
#define WBBP_DPCCH_POWER_RPT_RAM_dpcch_power_START (0)
#define WBBP_DPCCH_POWER_RPT_RAM_dpcch_power_END (10)
#define WBBP_DPCCH_POWER_RPT_RAM_gap_ind_START (11)
#define WBBP_DPCCH_POWER_RPT_RAM_gap_ind_END (11)
typedef union
{
    unsigned long d_mpr_out_rpt_ram_reg;
    struct
    {
        unsigned long d_mpr_out : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_D_MPR_OUT_RPT_RAM_UNION;
#define WBBP_D_MPR_OUT_RPT_RAM_d_mpr_out_START (0)
#define WBBP_D_MPR_OUT_RPT_RAM_d_mpr_out_END (5)
typedef union
{
    unsigned long hsupa_en_reg;
    struct
    {
        unsigned long hsupa_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_HSUPA_EN_UNION;
#define WBBP_HSUPA_EN_hsupa_en_START (0)
#define WBBP_HSUPA_EN_hsupa_en_END (0)
typedef union
{
    unsigned long ul_rach_estb_reg;
    struct
    {
        unsigned long ul_rach_estb : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_RACH_ESTB_UNION;
#define WBBP_UL_RACH_ESTB_ul_rach_estb_START (0)
#define WBBP_UL_RACH_ESTB_ul_rach_estb_END (0)
typedef union
{
    unsigned long ul_dch_estb_reg;
    struct
    {
        unsigned long ul_dch_estb : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DCH_ESTB_UNION;
#define WBBP_UL_DCH_ESTB_ul_dch_estb_START (0)
#define WBBP_UL_DCH_ESTB_ul_dch_estb_END (0)
typedef union
{
    unsigned long ul_edch_estb_reg;
    struct
    {
        unsigned long ul_edch_estb : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_EDCH_ESTB_UNION;
#define WBBP_UL_EDCH_ESTB_ul_edch_estb_START (0)
#define WBBP_UL_EDCH_ESTB_ul_edch_estb_END (0)
typedef union
{
    unsigned long ul_dch_cfg_ready_reg;
    struct
    {
        unsigned long ul_dch_cfg_ready : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DCH_CFG_READY_UNION;
#define WBBP_UL_DCH_CFG_READY_ul_dch_cfg_ready_START (0)
#define WBBP_UL_DCH_CFG_READY_ul_dch_cfg_ready_END (0)
typedef union
{
    unsigned long ul_edch_cfg_ready_reg;
    struct
    {
        unsigned long ul_edch_cfg_ready : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_EDCH_CFG_READY_UNION;
#define WBBP_UL_EDCH_CFG_READY_ul_edch_cfg_ready_START (0)
#define WBBP_UL_EDCH_CFG_READY_ul_edch_cfg_ready_END (0)
typedef union
{
    unsigned long dch_trch_num_reg;
    struct
    {
        unsigned long dch_trch_num : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_DCH_TRCH_NUM_UNION;
#define WBBP_DCH_TRCH_NUM_dch_trch_num_START (0)
#define WBBP_DCH_TRCH_NUM_dch_trch_num_END (3)
typedef union
{
    unsigned long bit_order_reg;
    struct
    {
        unsigned long bit_order : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BIT_ORDER_UNION;
#define WBBP_BIT_ORDER_bit_order_START (0)
#define WBBP_BIT_ORDER_bit_order_END (0)
typedef union
{
    unsigned long edch_code_para_reg;
    struct
    {
        unsigned long edch_tti_type : 1;
        unsigned long reserved_0 : 7;
        unsigned long ul_edch_num : 3;
        unsigned long reserved_1 : 5;
        unsigned long pch_bit_len_edch : 16;
    } reg;
} WBBP_EDCH_CODE_PARA_UNION;
#define WBBP_EDCH_CODE_PARA_edch_tti_type_START (0)
#define WBBP_EDCH_CODE_PARA_edch_tti_type_END (0)
#define WBBP_EDCH_CODE_PARA_ul_edch_num_START (8)
#define WBBP_EDCH_CODE_PARA_ul_edch_num_END (10)
#define WBBP_EDCH_CODE_PARA_pch_bit_len_edch_START (16)
#define WBBP_EDCH_CODE_PARA_pch_bit_len_edch_END (31)
typedef union
{
    unsigned long pch_bit_len_reg;
    struct
    {
        unsigned long pch_bit_len_dch : 14;
        unsigned long reserved : 18;
    } reg;
} WBBP_PCH_BIT_LEN_UNION;
#define WBBP_PCH_BIT_LEN_pch_bit_len_dch_START (0)
#define WBBP_PCH_BIT_LEN_pch_bit_len_dch_END (13)
typedef union
{
    unsigned long ul_rach_mes_len_reg;
    struct
    {
        unsigned long ul_rach_mes_len : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_RACH_MES_LEN_UNION;
#define WBBP_UL_RACH_MES_LEN_ul_rach_mes_len_START (0)
#define WBBP_UL_RACH_MES_LEN_ul_rach_mes_len_END (0)
typedef union
{
    unsigned long ulcode_busy_flag_reg;
    struct
    {
        unsigned long ulcode_busy_flag : 1;
        unsigned long reserved_0 : 3;
        unsigned long current_state : 3;
        unsigned long reserved_1 : 1;
        unsigned long ulcode_state : 2;
        unsigned long reserved_2 : 6;
        unsigned long ul_code_late_frame : 16;
    } reg;
} WBBP_ULCODE_BUSY_FLAG_UNION;
#define WBBP_ULCODE_BUSY_FLAG_ulcode_busy_flag_START (0)
#define WBBP_ULCODE_BUSY_FLAG_ulcode_busy_flag_END (0)
#define WBBP_ULCODE_BUSY_FLAG_current_state_START (4)
#define WBBP_ULCODE_BUSY_FLAG_current_state_END (6)
#define WBBP_ULCODE_BUSY_FLAG_ulcode_state_START (8)
#define WBBP_ULCODE_BUSY_FLAG_ulcode_state_END (9)
#define WBBP_ULCODE_BUSY_FLAG_ul_code_late_frame_START (16)
#define WBBP_ULCODE_BUSY_FLAG_ul_code_late_frame_END (31)
typedef union
{
    unsigned long ulcode_auto_ckg_en_reg;
    struct
    {
        unsigned long ulcode_auto_ckg_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ULCODE_AUTO_CKG_EN_UNION;
#define WBBP_ULCODE_AUTO_CKG_EN_ulcode_auto_ckg_en_START (0)
#define WBBP_ULCODE_AUTO_CKG_EN_ulcode_auto_ckg_en_END (0)
typedef union
{
    unsigned long ulcode_dsp_dch_raddr1_reg;
    struct
    {
        unsigned long ulcode_dsp_dch_raddr1 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_DCH_RADDR1_UNION;
#define WBBP_ULCODE_DSP_DCH_RADDR1_ulcode_dsp_dch_raddr1_START (0)
#define WBBP_ULCODE_DSP_DCH_RADDR1_ulcode_dsp_dch_raddr1_END (15)
typedef union
{
    unsigned long ulcode_dsp_dch_raddr2_reg;
    struct
    {
        unsigned long ulcode_dsp_dch_raddr2 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_DCH_RADDR2_UNION;
#define WBBP_ULCODE_DSP_DCH_RADDR2_ulcode_dsp_dch_raddr2_START (0)
#define WBBP_ULCODE_DSP_DCH_RADDR2_ulcode_dsp_dch_raddr2_END (15)
typedef union
{
    unsigned long ulcode_dsp_dch_raddr3_reg;
    struct
    {
        unsigned long ulcode_dsp_dch_raddr3 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_DCH_RADDR3_UNION;
#define WBBP_ULCODE_DSP_DCH_RADDR3_ulcode_dsp_dch_raddr3_START (0)
#define WBBP_ULCODE_DSP_DCH_RADDR3_ulcode_dsp_dch_raddr3_END (15)
typedef union
{
    unsigned long ulcode_dsp_dch_raddr4_reg;
    struct
    {
        unsigned long ulcode_dsp_dch_raddr4 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_DCH_RADDR4_UNION;
#define WBBP_ULCODE_DSP_DCH_RADDR4_ulcode_dsp_dch_raddr4_START (0)
#define WBBP_ULCODE_DSP_DCH_RADDR4_ulcode_dsp_dch_raddr4_END (15)
typedef union
{
    unsigned long ulcode_dsp_edch_raddr1_reg;
    struct
    {
        unsigned long ulcode_dsp_edch_raddr1 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_EDCH_RADDR1_UNION;
#define WBBP_ULCODE_DSP_EDCH_RADDR1_ulcode_dsp_edch_raddr1_START (0)
#define WBBP_ULCODE_DSP_EDCH_RADDR1_ulcode_dsp_edch_raddr1_END (15)
typedef union
{
    unsigned long ulcode_dsp_edch_raddr2_reg;
    struct
    {
        unsigned long ulcode_dsp_edch_raddr2 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_EDCH_RADDR2_UNION;
#define WBBP_ULCODE_DSP_EDCH_RADDR2_ulcode_dsp_edch_raddr2_START (0)
#define WBBP_ULCODE_DSP_EDCH_RADDR2_ulcode_dsp_edch_raddr2_END (15)
typedef union
{
    unsigned long ulcode_dsp_edch_raddr3_reg;
    struct
    {
        unsigned long ulcode_dsp_edch_raddr3 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_EDCH_RADDR3_UNION;
#define WBBP_ULCODE_DSP_EDCH_RADDR3_ulcode_dsp_edch_raddr3_START (0)
#define WBBP_ULCODE_DSP_EDCH_RADDR3_ulcode_dsp_edch_raddr3_END (15)
typedef union
{
    unsigned long ulcode_dsp_edch_raddr4_reg;
    struct
    {
        unsigned long ulcode_dsp_edch_raddr4 : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_DSP_EDCH_RADDR4_UNION;
#define WBBP_ULCODE_DSP_EDCH_RADDR4_ulcode_dsp_edch_raddr4_START (0)
#define WBBP_ULCODE_DSP_EDCH_RADDR4_ulcode_dsp_edch_raddr4_END (15)
typedef union
{
    unsigned long upacc_int_mode_reg;
    struct
    {
        unsigned long upacc_int_mode : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UPACC_INT_MODE_UNION;
#define WBBP_UPACC_INT_MODE_upacc_int_mode_START (0)
#define WBBP_UPACC_INT_MODE_upacc_int_mode_END (0)
typedef union
{
    unsigned long upacc_error_flag_reg;
    struct
    {
        unsigned long upacc_error_flag : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UPACC_ERROR_FLAG_UNION;
#define WBBP_UPACC_ERROR_FLAG_upacc_error_flag_START (0)
#define WBBP_UPACC_ERROR_FLAG_upacc_error_flag_END (0)
typedef union
{
    unsigned long upacc_error_flag_clr_reg;
    struct
    {
        unsigned long upacc_error_flag_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UPACC_ERROR_FLAG_CLR_UNION;
#define WBBP_UPACC_ERROR_FLAG_CLR_upacc_error_flag_clr_START (0)
#define WBBP_UPACC_ERROR_FLAG_CLR_upacc_error_flag_clr_END (0)
typedef union
{
    unsigned long ulcode_para_ram_00_reg;
    struct
    {
        unsigned long tb_len : 16;
        unsigned long tb_num : 8;
        unsigned long crc_type : 4;
        unsigned long tti_type : 4;
    } reg;
} WBBP_ULCODE_PARA_RAM_00_UNION;
#define WBBP_ULCODE_PARA_RAM_00_tb_len_START (0)
#define WBBP_ULCODE_PARA_RAM_00_tb_len_END (15)
#define WBBP_ULCODE_PARA_RAM_00_tb_num_START (16)
#define WBBP_ULCODE_PARA_RAM_00_tb_num_END (23)
#define WBBP_ULCODE_PARA_RAM_00_crc_type_START (24)
#define WBBP_ULCODE_PARA_RAM_00_crc_type_END (27)
#define WBBP_ULCODE_PARA_RAM_00_tti_type_START (28)
#define WBBP_ULCODE_PARA_RAM_00_tti_type_END (31)
typedef union
{
    unsigned long ulcode_para_ram_01_reg;
    struct
    {
        unsigned long code_len : 16;
        unsigned long code_num : 8;
        unsigned long fill_bit : 8;
    } reg;
} WBBP_ULCODE_PARA_RAM_01_UNION;
#define WBBP_ULCODE_PARA_RAM_01_code_len_START (0)
#define WBBP_ULCODE_PARA_RAM_01_code_len_END (15)
#define WBBP_ULCODE_PARA_RAM_01_code_num_START (16)
#define WBBP_ULCODE_PARA_RAM_01_code_num_END (23)
#define WBBP_ULCODE_PARA_RAM_01_fill_bit_START (24)
#define WBBP_ULCODE_PARA_RAM_01_fill_bit_END (31)
typedef union
{
    unsigned long ulcode_para_ram_02_reg;
    struct
    {
        unsigned long trch_len_bef_intl1 : 16;
        unsigned long rm_mode : 8;
        unsigned long code_type : 8;
    } reg;
} WBBP_ULCODE_PARA_RAM_02_UNION;
#define WBBP_ULCODE_PARA_RAM_02_trch_len_bef_intl1_START (0)
#define WBBP_ULCODE_PARA_RAM_02_trch_len_bef_intl1_END (15)
#define WBBP_ULCODE_PARA_RAM_02_rm_mode_START (16)
#define WBBP_ULCODE_PARA_RAM_02_rm_mode_END (23)
#define WBBP_ULCODE_PARA_RAM_02_code_type_START (24)
#define WBBP_ULCODE_PARA_RAM_02_code_type_END (31)
typedef union
{
    unsigned long ulcode_para_ram_04_reg;
    struct
    {
        unsigned long e_plus_1y : 16;
        unsigned long e_minus_1y : 16;
    } reg;
} WBBP_ULCODE_PARA_RAM_04_UNION;
#define WBBP_ULCODE_PARA_RAM_04_e_plus_1y_START (0)
#define WBBP_ULCODE_PARA_RAM_04_e_plus_1y_END (15)
#define WBBP_ULCODE_PARA_RAM_04_e_minus_1y_START (16)
#define WBBP_ULCODE_PARA_RAM_04_e_minus_1y_END (31)
typedef union
{
    unsigned long ulcode_para_ram_06_reg;
    struct
    {
        unsigned long e_plus_2y : 16;
        unsigned long e_minus_2y : 16;
    } reg;
} WBBP_ULCODE_PARA_RAM_06_UNION;
#define WBBP_ULCODE_PARA_RAM_06_e_plus_2y_START (0)
#define WBBP_ULCODE_PARA_RAM_06_e_plus_2y_END (15)
#define WBBP_ULCODE_PARA_RAM_06_e_minus_2y_START (16)
#define WBBP_ULCODE_PARA_RAM_06_e_minus_2y_END (31)
typedef union
{
    unsigned long ulcode_para_ram_07_reg;
    struct
    {
        unsigned long trch_data_start_addr : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_PARA_RAM_07_UNION;
#define WBBP_ULCODE_PARA_RAM_07_trch_data_start_addr_START (0)
#define WBBP_ULCODE_PARA_RAM_07_trch_data_start_addr_END (15)
typedef union
{
    unsigned long ulcode_edch_para_ram_00_reg;
    struct
    {
        unsigned long tb_len : 16;
        unsigned long tb_num : 8;
        unsigned long crc_type : 8;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_00_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_00_tb_len_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_tb_len_END (15)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_tb_num_START (16)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_tb_num_END (23)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_crc_type_START (24)
#define WBBP_ULCODE_EDCH_PARA_RAM_00_crc_type_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_01_reg;
    struct
    {
        unsigned long code_len : 16;
        unsigned long code_num : 8;
        unsigned long fill_bit : 8;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_01_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_01_code_len_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_code_len_END (15)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_code_num_START (16)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_code_num_END (23)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_fill_bit_START (24)
#define WBBP_ULCODE_EDCH_PARA_RAM_01_fill_bit_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_02_reg;
    struct
    {
        unsigned long trch_len_bef_intl1_edch : 20;
        unsigned long rm_mode : 4;
        unsigned long code_type : 8;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_02_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_02_trch_len_bef_intl1_edch_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_trch_len_bef_intl1_edch_END (19)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_rm_mode_START (20)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_rm_mode_END (23)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_code_type_START (24)
#define WBBP_ULCODE_EDCH_PARA_RAM_02_code_type_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_04_reg;
    struct
    {
        unsigned long e_plus_sys : 16;
        unsigned long e_minus_sys : 16;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_04_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_04_e_plus_sys_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_04_e_plus_sys_END (15)
#define WBBP_ULCODE_EDCH_PARA_RAM_04_e_minus_sys_START (16)
#define WBBP_ULCODE_EDCH_PARA_RAM_04_e_minus_sys_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_06_reg;
    struct
    {
        unsigned long e_plus_1y : 16;
        unsigned long e_minus_1y : 16;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_06_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_06_e_plus_1y_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_06_e_plus_1y_END (15)
#define WBBP_ULCODE_EDCH_PARA_RAM_06_e_minus_1y_START (16)
#define WBBP_ULCODE_EDCH_PARA_RAM_06_e_minus_1y_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_08_reg;
    struct
    {
        unsigned long e_plus_2y : 16;
        unsigned long e_minus_2y : 16;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_08_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_08_e_plus_2y_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_08_e_plus_2y_END (15)
#define WBBP_ULCODE_EDCH_PARA_RAM_08_e_minus_2y_START (16)
#define WBBP_ULCODE_EDCH_PARA_RAM_08_e_minus_2y_END (31)
typedef union
{
    unsigned long ulcode_edch_para_ram_09_reg;
    struct
    {
        unsigned long edch_data_start_addr : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_ULCODE_EDCH_PARA_RAM_09_UNION;
#define WBBP_ULCODE_EDCH_PARA_RAM_09_edch_data_start_addr_START (0)
#define WBBP_ULCODE_EDCH_PARA_RAM_09_edch_data_start_addr_END (15)
typedef union
{
    unsigned long afc_therm_com_nv_reg;
    struct
    {
        unsigned long cpu_afc_therm_com_nv : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_AFC_THERM_COM_NV_UNION;
#define WBBP_AFC_THERM_COM_NV_cpu_afc_therm_com_nv_START (0)
#define WBBP_AFC_THERM_COM_NV_cpu_afc_therm_com_nv_END (14)
typedef union
{
    unsigned long afc1_therm_com_nv_reg;
    struct
    {
        unsigned long reserved_0: 15;
        unsigned long reserved_1: 17;
    } reg;
} WBBP_AFC1_THERM_COM_NV_UNION;
typedef union
{
    unsigned long rfic0_ssi_afc_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rfic0_afc_ssi_reg_addr : 8;
        unsigned long rfic0_ssi_afc_data_cpu : 14;
        unsigned long reserved_2 : 6;
    } reg;
} WBBP_RFIC0_SSI_AFC_UNION;
#define WBBP_RFIC0_SSI_AFC_cpu_rfic0_afc_ssi_reg_addr_START (4)
#define WBBP_RFIC0_SSI_AFC_cpu_rfic0_afc_ssi_reg_addr_END (11)
#define WBBP_RFIC0_SSI_AFC_rfic0_ssi_afc_data_cpu_START (12)
#define WBBP_RFIC0_SSI_AFC_rfic0_ssi_afc_data_cpu_END (25)
typedef union
{
    unsigned long rfic1_ssi_afc_reg;
    struct
    {
        unsigned long reserved_0: 1;
        unsigned long reserved_1: 3;
        unsigned long reserved_2: 8;
        unsigned long reserved_3: 14;
        unsigned long reserved_4: 6;
    } reg;
} WBBP_RFIC1_SSI_AFC_UNION;
typedef union
{
    unsigned long rf_ssi_agc_reg;
    struct
    {
        unsigned long reserved_0: 1;
        unsigned long reserved_1: 31;
    } reg;
} WBBP_RF_SSI_AGC_UNION;
typedef union
{
    unsigned long rfic0_tcvr_on_reg;
    struct
    {
        unsigned long cpu_rfic0_tcvr_on : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RFIC0_TCVR_ON_UNION;
#define WBBP_RFIC0_TCVR_ON_cpu_rfic0_tcvr_on_START (0)
#define WBBP_RFIC0_TCVR_ON_cpu_rfic0_tcvr_on_END (0)
typedef union
{
    unsigned long rfic1_tcvr_on_reg;
    struct
    {
        unsigned long cpu_rfic1_tcvr_on : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RFIC1_TCVR_ON_UNION;
#define WBBP_RFIC1_TCVR_ON_cpu_rfic1_tcvr_on_START (0)
#define WBBP_RFIC1_TCVR_ON_cpu_rfic1_tcvr_on_END (0)
typedef union
{
    unsigned long rfic0_ssi_wr_cfg_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_wr_ini_addr : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rfic0_ssi_wr_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rfic0_ssi_wr_ind_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_RFIC0_SSI_WR_CFG_UNION;
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_ini_addr_START (0)
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_ini_addr_END (4)
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_num_START (8)
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_num_END (12)
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_ind_imi_START (16)
#define WBBP_RFIC0_SSI_WR_CFG_cpu_rfic0_ssi_wr_ind_imi_END (16)
typedef union
{
    unsigned long rfic1_ssi_wr_cfg_reg;
    struct
    {
        unsigned long cpu_rfic1_ssi_wr_ini_addr : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rfic1_ssi_wr_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rfic1_ssi_wr_ind_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_RFIC1_SSI_WR_CFG_UNION;
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_ini_addr_START (0)
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_ini_addr_END (4)
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_num_START (8)
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_num_END (12)
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_ind_imi_START (16)
#define WBBP_RFIC1_SSI_WR_CFG_cpu_rfic1_ssi_wr_ind_imi_END (16)
typedef union
{
    unsigned long rfic0_ssi_wrone_cfg_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_wrone_data : 16;
        unsigned long cpu_rfic0_ssi_wrone_addr : 8;
        unsigned long cpu_rfic0_ssi_wrone_ind_imi : 1;
        unsigned long reserved : 7;
    } reg;
} WBBP_RFIC0_SSI_WRONE_CFG_UNION;
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_data_START (0)
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_data_END (15)
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_addr_START (16)
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_addr_END (23)
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_ind_imi_START (24)
#define WBBP_RFIC0_SSI_WRONE_CFG_cpu_rfic0_ssi_wrone_ind_imi_END (24)
typedef union
{
    unsigned long rfic0_ssi_wr_cfg_en_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_ram_wr_en : 1;
        unsigned long cpu_rfic0_ssi_txpwr_wr_en : 1;
        unsigned long cpu_rfic0_ssi_pd_wr_en : 1;
        unsigned long cpu_rfic0_ssi_wagc0_wr_en : 1;
        unsigned long cpu_rfic0_ssi_blk_wr_en : 1;
        unsigned long cpu_rfic0_ssi_dc0_wr_en : 1;
        unsigned long cpu_rfic0_ssi_afc_wr_en : 1;
        unsigned long cpu_rfic0_ssi_drx_wr_en : 1;
        unsigned long cpu_rfic0_ssi_dtx_wr_en : 1;
        unsigned long cpu_rfic0_ssi_vbias_wr_en : 1;
        unsigned long cpu_rfic0_ssi_hkadc_pd_wr_en : 1;
        unsigned long cpu_rfic0_ssi_wagc1_wr_en : 1;
        unsigned long reserved_0 : 1;
        unsigned long cpu_rfic0_ssi_dc1_wr_en : 1;
        unsigned long cpu_rfic0_ssi_wrone_wr_en : 1;
        unsigned long cpu_rfic0_ssi_rd_wr_en : 1;
        unsigned long cpu_rfic0_ssi_rx_vbias0_wr_en : 1;
        unsigned long cpu_rfic0_ssi_rx_vbias1_wr_en : 1;
        unsigned long cpu_rfic0_ssi_tx_vbias1_wr_en : 1;
        unsigned long cpu_rfic0_ssi_tx_vbias2_wr_en : 1;
        unsigned long cpu_rfic0_ssi_tx_vbias3_wr_en : 1;
        unsigned long cpu_rfic0_ssi_tx_vbias4_wr_en : 1;
        unsigned long reserved_1 : 10;
    } reg;
} WBBP_RFIC0_SSI_WR_CFG_EN_UNION;
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_ram_wr_en_START (0)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_ram_wr_en_END (0)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_txpwr_wr_en_START (1)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_txpwr_wr_en_END (1)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_pd_wr_en_START (2)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_pd_wr_en_END (2)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wagc0_wr_en_START (3)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wagc0_wr_en_END (3)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_blk_wr_en_START (4)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_blk_wr_en_END (4)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dc0_wr_en_START (5)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dc0_wr_en_END (5)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_afc_wr_en_START (6)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_afc_wr_en_END (6)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_drx_wr_en_START (7)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_drx_wr_en_END (7)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dtx_wr_en_START (8)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dtx_wr_en_END (8)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_vbias_wr_en_START (9)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_vbias_wr_en_END (9)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_hkadc_pd_wr_en_START (10)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_hkadc_pd_wr_en_END (10)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wagc1_wr_en_START (11)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wagc1_wr_en_END (11)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dc1_wr_en_START (13)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_dc1_wr_en_END (13)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wrone_wr_en_START (14)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_wrone_wr_en_END (14)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rd_wr_en_START (15)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rd_wr_en_END (15)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rx_vbias0_wr_en_START (16)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rx_vbias0_wr_en_END (16)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rx_vbias1_wr_en_START (17)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_rx_vbias1_wr_en_END (17)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias1_wr_en_START (18)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias1_wr_en_END (18)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias2_wr_en_START (19)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias2_wr_en_END (19)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias3_wr_en_START (20)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias3_wr_en_END (20)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias4_wr_en_START (21)
#define WBBP_RFIC0_SSI_WR_CFG_EN_cpu_rfic0_ssi_tx_vbias4_wr_en_END (21)
typedef union
{
    unsigned long rfic1_ssi_wr_cfg_en_reg;
    struct
    {
        unsigned long cpu_rfic1_ssi_ram_wr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RFIC1_SSI_WR_CFG_EN_UNION;
#define WBBP_RFIC1_SSI_WR_CFG_EN_cpu_rfic1_ssi_ram_wr_en_START (0)
#define WBBP_RFIC1_SSI_WR_CFG_EN_cpu_rfic1_ssi_ram_wr_en_END (0)
typedef union
{
    unsigned long rfic0_ssi_rd_cfg_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_ind_imi : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rfic0_ssi_rd_num : 3;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_RFIC0_SSI_RD_CFG_UNION;
#define WBBP_RFIC0_SSI_RD_CFG_cpu_rfic0_ssi_rd_ind_imi_START (0)
#define WBBP_RFIC0_SSI_RD_CFG_cpu_rfic0_ssi_rd_ind_imi_END (0)
#define WBBP_RFIC0_SSI_RD_CFG_cpu_rfic0_ssi_rd_num_START (4)
#define WBBP_RFIC0_SSI_RD_CFG_cpu_rfic0_ssi_rd_num_END (6)
typedef union
{
    unsigned long w_rf_ssi_rd_0data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_0data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_0DATA_UNION;
#define WBBP_W_RF_SSI_RD_0DATA_cpu_rfic0_ssi_rd_0data_START (0)
#define WBBP_W_RF_SSI_RD_0DATA_cpu_rfic0_ssi_rd_0data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_1data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_1data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_1DATA_UNION;
#define WBBP_W_RF_SSI_RD_1DATA_cpu_rfic0_ssi_rd_1data_START (0)
#define WBBP_W_RF_SSI_RD_1DATA_cpu_rfic0_ssi_rd_1data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_2data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_2data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_2DATA_UNION;
#define WBBP_W_RF_SSI_RD_2DATA_cpu_rfic0_ssi_rd_2data_START (0)
#define WBBP_W_RF_SSI_RD_2DATA_cpu_rfic0_ssi_rd_2data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_3data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_3data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_3DATA_UNION;
#define WBBP_W_RF_SSI_RD_3DATA_cpu_rfic0_ssi_rd_3data_START (0)
#define WBBP_W_RF_SSI_RD_3DATA_cpu_rfic0_ssi_rd_3data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_4data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_4data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_4DATA_UNION;
#define WBBP_W_RF_SSI_RD_4DATA_cpu_rfic0_ssi_rd_4data_START (0)
#define WBBP_W_RF_SSI_RD_4DATA_cpu_rfic0_ssi_rd_4data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_5data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_5data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_5DATA_UNION;
#define WBBP_W_RF_SSI_RD_5DATA_cpu_rfic0_ssi_rd_5data_START (0)
#define WBBP_W_RF_SSI_RD_5DATA_cpu_rfic0_ssi_rd_5data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_6data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_6data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_6DATA_UNION;
#define WBBP_W_RF_SSI_RD_6DATA_cpu_rfic0_ssi_rd_6data_START (0)
#define WBBP_W_RF_SSI_RD_6DATA_cpu_rfic0_ssi_rd_6data_END (23)
typedef union
{
    unsigned long w_rf_ssi_rd_7data_reg;
    struct
    {
        unsigned long cpu_rfic0_ssi_rd_7data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RF_SSI_RD_7DATA_UNION;
#define WBBP_W_RF_SSI_RD_7DATA_cpu_rfic0_ssi_rd_7data_START (0)
#define WBBP_W_RF_SSI_RD_7DATA_cpu_rfic0_ssi_rd_7data_END (23)
typedef union
{
    unsigned long w_rf_ssi_clr_reg_reg;
    struct
    {
        unsigned long cpu_w_rf_ssi_clr_ind_imi : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_W_RF_SSI_CLR_REG_UNION;
#define WBBP_W_RF_SSI_CLR_REG_cpu_w_rf_ssi_clr_ind_imi_START (0)
#define WBBP_W_RF_SSI_CLR_REG_cpu_w_rf_ssi_clr_ind_imi_END (0)
typedef union
{
    unsigned long mipi0_cmd_cfg_reg;
    struct
    {
        unsigned long cpu_mipi0_cmd_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_cmd_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_cmd_ind_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_CMD_CFG_UNION;
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_ini_addr_START (0)
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_ini_addr_END (5)
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_num_START (8)
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_num_END (12)
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_ind_imi_START (16)
#define WBBP_MIPI0_CMD_CFG_cpu_mipi0_cmd_ind_imi_END (16)
typedef union
{
    unsigned long mipi0_wpaen_open_reg_reg;
    struct
    {
        unsigned long cpu_mipi0_wpaen_open_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_wpaen_open_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_en_w_pa_en_pos : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_WPAEN_OPEN_REG_UNION;
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_wpaen_open_ini_addr_START (0)
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_wpaen_open_ini_addr_END (5)
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_wpaen_open_num_START (8)
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_wpaen_open_num_END (12)
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_en_w_pa_en_pos_START (16)
#define WBBP_MIPI0_WPAEN_OPEN_REG_cpu_mipi0_en_w_pa_en_pos_END (16)
typedef union
{
    unsigned long mipi0_wpaen_close_reg_reg;
    struct
    {
        unsigned long cpu_mipi0_wpaen_close_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_wpaen_close_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_en_w_pa_en_neg : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_WPAEN_CLOSE_REG_UNION;
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_wpaen_close_ini_addr_START (0)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_wpaen_close_ini_addr_END (5)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_wpaen_close_num_START (8)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_wpaen_close_num_END (12)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_en_w_pa_en_neg_START (16)
#define WBBP_MIPI0_WPAEN_CLOSE_REG_cpu_mipi0_en_w_pa_en_neg_END (16)
typedef union
{
    unsigned long mipi0_wpamodeh_reg_reg;
    struct
    {
        unsigned long cpu_mipi0_wpamodeh_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_wpamodeh_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_en_w_pa_mode_h_ind : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_WPAMODEH_REG_UNION;
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_wpamodeh_ini_addr_START (0)
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_wpamodeh_ini_addr_END (5)
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_wpamodeh_num_START (8)
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_wpamodeh_num_END (12)
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_en_w_pa_mode_h_ind_START (16)
#define WBBP_MIPI0_WPAMODEH_REG_cpu_mipi0_en_w_pa_mode_h_ind_END (16)
typedef union
{
    unsigned long mipi0_wpamodem_reg_reg;
    struct
    {
        unsigned long cpu_mipi0_wpamodem_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_wpamodem_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_en_w_pa_mode_m_ind : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_WPAMODEM_REG_UNION;
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_wpamodem_ini_addr_START (0)
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_wpamodem_ini_addr_END (5)
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_wpamodem_num_START (8)
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_wpamodem_num_END (12)
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_en_w_pa_mode_m_ind_START (16)
#define WBBP_MIPI0_WPAMODEM_REG_cpu_mipi0_en_w_pa_mode_m_ind_END (16)
typedef union
{
    unsigned long mipi0_wpamodel_reg_reg;
    struct
    {
        unsigned long cpu_mipi0_wpamodel_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_wpamodel_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_en_w_pa_mode_l_ind : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI0_WPAMODEL_REG_UNION;
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_wpamodel_ini_addr_START (0)
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_wpamodel_ini_addr_END (5)
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_wpamodel_num_START (8)
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_wpamodel_num_END (12)
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_en_w_pa_mode_l_ind_START (16)
#define WBBP_MIPI0_WPAMODEL_REG_cpu_mipi0_en_w_pa_mode_l_ind_END (16)
typedef union
{
    unsigned long mipi0_en_reg_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_paoff_bypass_pamode : 1;
        unsigned long reserved_2 : 3;
        unsigned long cpu_mipi0_clr_ind_imi : 1;
        unsigned long reserved_3 : 23;
    } reg;
} WBBP_MIPI0_EN_REG_UNION;
#define WBBP_MIPI0_EN_REG_cpu_mipi0_paoff_bypass_pamode_START (4)
#define WBBP_MIPI0_EN_REG_cpu_mipi0_paoff_bypass_pamode_END (4)
#define WBBP_MIPI0_EN_REG_cpu_mipi0_clr_ind_imi_START (8)
#define WBBP_MIPI0_EN_REG_cpu_mipi0_clr_ind_imi_END (8)
typedef union
{
    unsigned long mipi0_ant_cfg_reg;
    struct
    {
        unsigned long cpu_mipi0_ant_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi0_ant_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi0_ant_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long cpu_mipi0_ant_ind_imi : 1;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_MIPI0_ANT_CFG_UNION;
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_ini_addr_START (0)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_ini_addr_END (5)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_num_START (8)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_num_END (12)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_en_START (16)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_en_END (16)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_ind_imi_START (20)
#define WBBP_MIPI0_ANT_CFG_cpu_mipi0_ant_ind_imi_END (20)
typedef union
{
    unsigned long mipi1_cmd_cfg_reg;
    struct
    {
        unsigned long cpu_mipi1_cmd_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi1_cmd_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi1_cmd_ind_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI1_CMD_CFG_UNION;
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_ini_addr_START (0)
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_ini_addr_END (5)
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_num_START (8)
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_num_END (12)
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_ind_imi_START (16)
#define WBBP_MIPI1_CMD_CFG_cpu_mipi1_cmd_ind_imi_END (16)
typedef union
{
    unsigned long mipi1_en_reg_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi1_clr_ind_imi : 1;
        unsigned long reserved_2 : 27;
    } reg;
} WBBP_MIPI1_EN_REG_UNION;
#define WBBP_MIPI1_EN_REG_cpu_mipi1_clr_ind_imi_START (4)
#define WBBP_MIPI1_EN_REG_cpu_mipi1_clr_ind_imi_END (4)
typedef union
{
    unsigned long mipi1_ant_cfg_reg;
    struct
    {
        unsigned long cpu_mipi1_ant_ini_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_mipi1_ant_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_mipi1_ant_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long cpu_mipi1_ant_ind_imi : 1;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_MIPI1_ANT_CFG_UNION;
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_ini_addr_START (0)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_ini_addr_END (5)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_num_START (8)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_num_END (12)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_en_START (16)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_en_END (16)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_ind_imi_START (20)
#define WBBP_MIPI1_ANT_CFG_cpu_mipi1_ant_ind_imi_END (20)
typedef union
{
    unsigned long mipi_hw_req_en_reg_reg;
    struct
    {
        unsigned long cpu_tx_hw_mipi_0_en : 1;
        unsigned long cpu_tx_hw_mipi_1_en : 1;
        unsigned long cpu_tx_hw_mipi_2_en : 1;
        unsigned long cpu_tx_hw_mipi_3_en : 1;
        unsigned long cpu_tx_hw_mipi_4_en : 1;
        unsigned long cpu_tx_hw_mipi_5_en : 1;
        unsigned long reserved : 26;
    } reg;
} WBBP_MIPI_HW_REQ_EN_REG_UNION;
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_0_en_START (0)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_0_en_END (0)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_1_en_START (1)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_1_en_END (1)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_2_en_START (2)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_2_en_END (2)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_3_en_START (3)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_3_en_END (3)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_4_en_START (4)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_4_en_END (4)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_5_en_START (5)
#define WBBP_MIPI_HW_REQ_EN_REG_cpu_tx_hw_mipi_5_en_END (5)
typedef union
{
    unsigned long pa_mode_init_sel_reg;
    struct
    {
        unsigned long cpu_w_pa_mode_init_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_PA_MODE_INIT_SEL_UNION;
#define WBBP_PA_MODE_INIT_SEL_cpu_w_pa_mode_init_sel_START (0)
#define WBBP_PA_MODE_INIT_SEL_cpu_w_pa_mode_init_sel_END (30)
typedef union
{
    unsigned long abb_rx01_cfg_reg;
    struct
    {
        unsigned long cpu_abb_rx_en_sel_intrafreq_0ch : 1;
        unsigned long cpu_abb_rx_en_sel_intrafreq_1ch : 1;
        unsigned long cpu_abb_rx_en_sel_intrafreq_cmd_en : 1;
        unsigned long reserved_0 : 1;
        unsigned long cpu_abb_rx_en_sel_interfreq_0ch : 1;
        unsigned long cpu_abb_rx_en_sel_interfreq_1ch : 1;
        unsigned long cpu_abb_rx_en_sel_interfreq_cmd : 1;
        unsigned long reserved_1 : 1;
        unsigned long cpu_abb_rx_data_sel_in_main : 1;
        unsigned long cpu_abb_rx_data_sel_in_div : 1;
        unsigned long cpu_abb_rx_data_sel_out_main : 1;
        unsigned long cpu_abb_rx_data_sel_out_div : 1;
        unsigned long reserved_2 : 20;
    } reg;
} WBBP_ABB_RX01_CFG_UNION;
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_0ch_START (0)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_0ch_END (0)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_1ch_START (1)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_1ch_END (1)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_cmd_en_START (2)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_intrafreq_cmd_en_END (2)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_0ch_START (4)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_0ch_END (4)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_1ch_START (5)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_1ch_END (5)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_cmd_START (6)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_en_sel_interfreq_cmd_END (6)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_in_main_START (8)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_in_main_END (8)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_in_div_START (9)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_in_div_END (9)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_out_main_START (10)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_out_main_END (10)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_out_div_START (11)
#define WBBP_ABB_RX01_CFG_cpu_abb_rx_data_sel_out_div_END (11)
typedef union
{
    unsigned long pa_en_sel_reg;
    struct
    {
        unsigned long cpu_w_pa_en_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_PA_EN_SEL_UNION;
#define WBBP_PA_EN_SEL_cpu_w_pa_en_sel_START (0)
#define WBBP_PA_EN_SEL_cpu_w_pa_en_sel_END (30)
typedef union
{
    unsigned long pa_mode_high_sel_reg;
    struct
    {
        unsigned long cpu_w_pa_mode_high_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_PA_MODE_HIGH_SEL_UNION;
#define WBBP_PA_MODE_HIGH_SEL_cpu_w_pa_mode_high_sel_START (0)
#define WBBP_PA_MODE_HIGH_SEL_cpu_w_pa_mode_high_sel_END (30)
typedef union
{
    unsigned long pa_mode_mid_sel_reg;
    struct
    {
        unsigned long cpu_w_pa_mode_mid_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_PA_MODE_MID_SEL_UNION;
#define WBBP_PA_MODE_MID_SEL_cpu_w_pa_mode_mid_sel_START (0)
#define WBBP_PA_MODE_MID_SEL_cpu_w_pa_mode_mid_sel_END (30)
typedef union
{
    unsigned long pa_mode_low_sel_reg;
    struct
    {
        unsigned long cpu_w_pa_mode_low_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_PA_MODE_LOW_SEL_UNION;
#define WBBP_PA_MODE_LOW_SEL_cpu_w_pa_mode_low_sel_START (0)
#define WBBP_PA_MODE_LOW_SEL_cpu_w_pa_mode_low_sel_END (30)
typedef union
{
    unsigned long ant0_fix_sel_reg;
    struct
    {
        unsigned long cpu_w_ant0_cmd_sel : 31;
        unsigned long cpu_ant0_cmd_sel_en : 1;
    } reg;
} WBBP_ANT0_FIX_SEL_UNION;
#define WBBP_ANT0_FIX_SEL_cpu_w_ant0_cmd_sel_START (0)
#define WBBP_ANT0_FIX_SEL_cpu_w_ant0_cmd_sel_END (30)
#define WBBP_ANT0_FIX_SEL_cpu_ant0_cmd_sel_en_START (31)
#define WBBP_ANT0_FIX_SEL_cpu_ant0_cmd_sel_en_END (31)
typedef union
{
    unsigned long ant0_sel_reg;
    struct
    {
        unsigned long cpu_w_ant0_main_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_ANT0_SEL_UNION;
#define WBBP_ANT0_SEL_cpu_w_ant0_main_sel_START (0)
#define WBBP_ANT0_SEL_cpu_w_ant0_main_sel_END (30)
typedef union
{
    unsigned long ant1_sel_reg;
    struct
    {
        unsigned long cpu_w_ant1_main_sel : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_ANT1_SEL_UNION;
#define WBBP_ANT1_SEL_cpu_w_ant1_main_sel_START (0)
#define WBBP_ANT1_SEL_cpu_w_ant1_main_sel_END (30)
typedef union
{
    unsigned long pmu_auxdac_cfg_reg;
    struct
    {
        unsigned long w_apt_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long reserved_1 : 1;
        unsigned long reserved_2 : 3;
        unsigned long wpavbias_ssi_en : 1;
        unsigned long reserved_3 : 3;
        unsigned long reserved_4 : 1;
        unsigned long reserved_5 : 3;
        unsigned long cpu_wpavbias_ssi_addr : 1;
        unsigned long reserved_6 : 15;
    } reg;
} WBBP_PMU_AUXDAC_CFG_UNION;
#define WBBP_PMU_AUXDAC_CFG_w_apt_en_START (0)
#define WBBP_PMU_AUXDAC_CFG_w_apt_en_END (0)
#define WBBP_PMU_AUXDAC_CFG_wpavbias_ssi_en_START (8)
#define WBBP_PMU_AUXDAC_CFG_wpavbias_ssi_en_END (8)
#define WBBP_PMU_AUXDAC_CFG_cpu_wpavbias_ssi_addr_START (16)
#define WBBP_PMU_AUXDAC_CFG_cpu_wpavbias_ssi_addr_END (16)
typedef union
{
    unsigned long rfic0_pd_width_sel_reg;
    struct
    {
        unsigned long rfic_pd_width_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_RFIC0_PD_WIDTH_SEL_UNION;
#define WBBP_RFIC0_PD_WIDTH_SEL_rfic_pd_width_sel_START (0)
#define WBBP_RFIC0_PD_WIDTH_SEL_rfic_pd_width_sel_END (0)
typedef union
{
    unsigned long rfic0_pd_open_cfg_reg;
    struct
    {
        unsigned long cpu_rfic_pd_open_cfg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RFIC0_PD_OPEN_CFG_UNION;
#define WBBP_RFIC0_PD_OPEN_CFG_cpu_rfic_pd_open_cfg_START (0)
#define WBBP_RFIC0_PD_OPEN_CFG_cpu_rfic_pd_open_cfg_END (23)
typedef union
{
    unsigned long rfic0_pd_close_cfg_reg;
    struct
    {
        unsigned long cpu_rfic_pd_close_cfg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RFIC0_PD_CLOSE_CFG_UNION;
#define WBBP_RFIC0_PD_CLOSE_CFG_cpu_rfic_pd_close_cfg_START (0)
#define WBBP_RFIC0_PD_CLOSE_CFG_cpu_rfic_pd_close_cfg_END (23)
typedef union
{
    unsigned long rfic0_pd_rd_cfg_reg;
    struct
    {
        unsigned long cpu_rfic_pd_rd_cfg : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_RFIC0_PD_RD_CFG_UNION;
#define WBBP_RFIC0_PD_RD_CFG_cpu_rfic_pd_rd_cfg_START (0)
#define WBBP_RFIC0_PD_RD_CFG_cpu_rfic_pd_rd_cfg_END (7)
typedef union
{
    unsigned long cpc_drx_fe_on_0reg_reg;
    struct
    {
        unsigned long cpc_drx_rf_on_0reg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPC_DRX_FE_ON_0REG_UNION;
#define WBBP_CPC_DRX_FE_ON_0REG_cpc_drx_rf_on_0reg_START (0)
#define WBBP_CPC_DRX_FE_ON_0REG_cpc_drx_rf_on_0reg_END (23)
typedef union
{
    unsigned long cpc_drx_fe_off_0reg_reg;
    struct
    {
        unsigned long cpc_drx_rf_off_0reg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPC_DRX_FE_OFF_0REG_UNION;
#define WBBP_CPC_DRX_FE_OFF_0REG_cpc_drx_rf_off_0reg_START (0)
#define WBBP_CPC_DRX_FE_OFF_0REG_cpc_drx_rf_off_0reg_END (23)
typedef union
{
    unsigned long cpc_dtx_rf_lowpow_neg_reg;
    struct
    {
        unsigned long cpu_txon_neg_ssi_data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPC_DTX_RF_LOWPOW_NEG_UNION;
#define WBBP_CPC_DTX_RF_LOWPOW_NEG_cpu_txon_neg_ssi_data_START (0)
#define WBBP_CPC_DTX_RF_LOWPOW_NEG_cpu_txon_neg_ssi_data_END (23)
typedef union
{
    unsigned long cpc_dtx_rf_lowpow_pos_reg;
    struct
    {
        unsigned long cpu_txon_pos_ssi_data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPC_DTX_RF_LOWPOW_POS_UNION;
#define WBBP_CPC_DTX_RF_LOWPOW_POS_cpu_txon_pos_ssi_data_START (0)
#define WBBP_CPC_DTX_RF_LOWPOW_POS_cpu_txon_pos_ssi_data_END (23)
typedef union
{
    unsigned long w_rfic_ssi_end_rpt_cpu_reg;
    struct
    {
        unsigned long rfic0_ssi_ram_wr_end_cpu : 1;
        unsigned long rfic0_ssi_wrone_end_cpu : 1;
        unsigned long rfic0_ssi_rd_end_cpu : 1;
        unsigned long rfic1_ssi_ram_wr_end_cpu : 1;
        unsigned long reserved_0 : 1;
        unsigned long reserved_1 : 1;
        unsigned long reserved_2 : 26;
    } reg;
} WBBP_W_RFIC_SSI_END_RPT_CPU_UNION;
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_ram_wr_end_cpu_START (0)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_ram_wr_end_cpu_END (0)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_wrone_end_cpu_START (1)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_wrone_end_cpu_END (1)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_rd_end_cpu_START (2)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic0_ssi_rd_end_cpu_END (2)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic1_ssi_ram_wr_end_cpu_START (3)
#define WBBP_W_RFIC_SSI_END_RPT_CPU_rfic1_ssi_ram_wr_end_cpu_END (3)
typedef union
{
    unsigned long cpu_stop_bbp_ssi_reg;
    struct
    {
        unsigned long cpu_stop_bbp_ssi_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long stop_bbp_ssi_rpt_cpu : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_CPU_STOP_BBP_SSI_UNION;
#define WBBP_CPU_STOP_BBP_SSI_cpu_stop_bbp_ssi_en_START (0)
#define WBBP_CPU_STOP_BBP_SSI_cpu_stop_bbp_ssi_en_END (0)
#define WBBP_CPU_STOP_BBP_SSI_stop_bbp_ssi_rpt_cpu_START (4)
#define WBBP_CPU_STOP_BBP_SSI_stop_bbp_ssi_rpt_cpu_END (4)
typedef union
{
    unsigned long cpu_tx_swc_mipi_cfg_reg;
    struct
    {
        unsigned long cpu_tx_swc_mipi_start_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_tx_swc_mipi_cfg_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_tx_swc_mipi_en : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_CPU_TX_SWC_MIPI_CFG_UNION;
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_start_addr_START (0)
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_start_addr_END (5)
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_cfg_num_START (8)
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_cfg_num_END (12)
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_en_START (16)
#define WBBP_CPU_TX_SWC_MIPI_CFG_cpu_tx_swc_mipi_en_END (16)
typedef union
{
    unsigned long cpu_tx_swc_gpio_cfg_reg;
    struct
    {
        unsigned long cpu_tx_swc_cfg : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_CPU_TX_SWC_GPIO_CFG_UNION;
#define WBBP_CPU_TX_SWC_GPIO_CFG_cpu_tx_swc_cfg_START (0)
#define WBBP_CPU_TX_SWC_GPIO_CFG_cpu_tx_swc_cfg_END (30)
typedef union
{
    unsigned long cpu_tx_swd_gpio_fw_cfg_reg;
    struct
    {
        unsigned long cpu_tx_swd_fw_cfg : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_CPU_TX_SWD_GPIO_FW_CFG_UNION;
#define WBBP_CPU_TX_SWD_GPIO_FW_CFG_cpu_tx_swd_fw_cfg_START (0)
#define WBBP_CPU_TX_SWD_GPIO_FW_CFG_cpu_tx_swd_fw_cfg_END (30)
typedef union
{
    unsigned long cpu_tx_swd_gpio_rv_cfg_reg;
    struct
    {
        unsigned long cpu_tx_swd_rv_cfg : 31;
        unsigned long reserved : 1;
    } reg;
} WBBP_CPU_TX_SWD_GPIO_RV_CFG_UNION;
#define WBBP_CPU_TX_SWD_GPIO_RV_CFG_cpu_tx_swd_rv_cfg_START (0)
#define WBBP_CPU_TX_SWD_GPIO_RV_CFG_cpu_tx_swd_rv_cfg_END (30)
typedef union
{
    unsigned long cpu_w_auxdac_cfg_reg;
    struct
    {
        unsigned long cpu_w_auxdac_open_cfg : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_w_auxdac_close_cfg : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_CPU_W_AUXDAC_CFG_UNION;
#define WBBP_CPU_W_AUXDAC_CFG_cpu_w_auxdac_open_cfg_START (0)
#define WBBP_CPU_W_AUXDAC_CFG_cpu_w_auxdac_open_cfg_END (10)
#define WBBP_CPU_W_AUXDAC_CFG_cpu_w_auxdac_close_cfg_START (16)
#define WBBP_CPU_W_AUXDAC_CFG_cpu_w_auxdac_close_cfg_END (26)
typedef union
{
    unsigned long cpu_w_fe_ctrl_ctu_mode_sel_reg;
    struct
    {
        unsigned long cpu_w_fe_ctrl_ctu_mode_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CPU_W_FE_CTRL_CTU_MODE_SEL_UNION;
#define WBBP_CPU_W_FE_CTRL_CTU_MODE_SEL_cpu_w_fe_ctrl_ctu_mode_sel_START (0)
#define WBBP_CPU_W_FE_CTRL_CTU_MODE_SEL_cpu_w_fe_ctrl_ctu_mode_sel_END (0)
typedef union
{
    unsigned long cpu_fe2idle_rf_ssi_en_reg;
    struct
    {
        unsigned long cpu_slave_fe2idle_rf_ssi_en : 1;
        unsigned long cpu_master_fe2idle_rf_ssi_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_CPU_FE2IDLE_RF_SSI_EN_UNION;
#define WBBP_CPU_FE2IDLE_RF_SSI_EN_cpu_slave_fe2idle_rf_ssi_en_START (0)
#define WBBP_CPU_FE2IDLE_RF_SSI_EN_cpu_slave_fe2idle_rf_ssi_en_END (0)
#define WBBP_CPU_FE2IDLE_RF_SSI_EN_cpu_master_fe2idle_rf_ssi_en_START (1)
#define WBBP_CPU_FE2IDLE_RF_SSI_EN_cpu_master_fe2idle_rf_ssi_en_END (1)
typedef union
{
    unsigned long cpu_master_fe2idle_rf_ssi_word_reg;
    struct
    {
        unsigned long cpu_master_fe2idle_rf_ssi_data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPU_MASTER_FE2IDLE_RF_SSI_WORD_UNION;
#define WBBP_CPU_MASTER_FE2IDLE_RF_SSI_WORD_cpu_master_fe2idle_rf_ssi_data_START (0)
#define WBBP_CPU_MASTER_FE2IDLE_RF_SSI_WORD_cpu_master_fe2idle_rf_ssi_data_END (23)
typedef union
{
    unsigned long cpu_slave_fe2idle_rf_ssi_word_reg;
    struct
    {
        unsigned long cpu_slave_fe2idle_rf_ssi_data : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_CPU_SLAVE_FE2IDLE_RF_SSI_WORD_UNION;
#define WBBP_CPU_SLAVE_FE2IDLE_RF_SSI_WORD_cpu_slave_fe2idle_rf_ssi_data_START (0)
#define WBBP_CPU_SLAVE_FE2IDLE_RF_SSI_WORD_cpu_slave_fe2idle_rf_ssi_data_END (23)
typedef union
{
    unsigned long cpu_master_fe2idle_mipi_cfg_reg;
    struct
    {
        unsigned long cpu_master_fe2idle_mipi_start_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_master_fe2idle_mipi_cfg_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_master_fe2idle_mipi_en : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_UNION;
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_start_addr_START (0)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_start_addr_END (5)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_cfg_num_START (8)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_cfg_num_END (12)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_en_START (16)
#define WBBP_CPU_MASTER_FE2IDLE_MIPI_CFG_cpu_master_fe2idle_mipi_en_END (16)
typedef union
{
    unsigned long cpu_slave_fe2idle_mipi_cfg_reg;
    struct
    {
        unsigned long cpu_slave_fe2idle_mipi_start_addr : 6;
        unsigned long reserved_0 : 2;
        unsigned long cpu_slave_fe2idle_mipi_cfg_num : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_slave_fe2idle_mipi_en : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_UNION;
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_start_addr_START (0)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_start_addr_END (5)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_cfg_num_START (8)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_cfg_num_END (12)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_en_START (16)
#define WBBP_CPU_SLAVE_FE2IDLE_MIPI_CFG_cpu_slave_fe2idle_mipi_en_END (16)
typedef union
{
    unsigned long cpu_fe2idle_abb_en_reg;
    struct
    {
        unsigned long cpu_slave_abb_fe2idle_en : 1;
        unsigned long cpu_master_abb_fe2idle_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_CPU_FE2IDLE_ABB_EN_UNION;
#define WBBP_CPU_FE2IDLE_ABB_EN_cpu_slave_abb_fe2idle_en_START (0)
#define WBBP_CPU_FE2IDLE_ABB_EN_cpu_slave_abb_fe2idle_en_END (0)
#define WBBP_CPU_FE2IDLE_ABB_EN_cpu_master_abb_fe2idle_en_START (1)
#define WBBP_CPU_FE2IDLE_ABB_EN_cpu_master_abb_fe2idle_en_END (1)
typedef union
{
    unsigned long w_rfic0_ssi_ram_reg;
    struct
    {
        unsigned long w_rfic0_ssi_data : 16;
        unsigned long w_rfic0_ssi_addr : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RFIC0_SSI_RAM_UNION;
#define WBBP_W_RFIC0_SSI_RAM_w_rfic0_ssi_data_START (0)
#define WBBP_W_RFIC0_SSI_RAM_w_rfic0_ssi_data_END (15)
#define WBBP_W_RFIC0_SSI_RAM_w_rfic0_ssi_addr_START (16)
#define WBBP_W_RFIC0_SSI_RAM_w_rfic0_ssi_addr_END (23)
typedef union
{
    unsigned long w_rfic1_ssi_ram_reg;
    struct
    {
        unsigned long w_rfic1_ssi_data : 16;
        unsigned long w_rfic1_ssi_addr : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_W_RFIC1_SSI_RAM_UNION;
#define WBBP_W_RFIC1_SSI_RAM_w_rfic1_ssi_data_START (0)
#define WBBP_W_RFIC1_SSI_RAM_w_rfic1_ssi_data_END (15)
#define WBBP_W_RFIC1_SSI_RAM_w_rfic1_ssi_addr_START (16)
#define WBBP_W_RFIC1_SSI_RAM_w_rfic1_ssi_addr_END (23)
typedef union
{
    unsigned long aagc_rssi_5s_inc_th_reg;
    struct
    {
        unsigned long s1_2s2_5s_th : 8;
        unsigned long s2_2s3_5s_th : 8;
        unsigned long s3_2s4_5s_th : 8;
        unsigned long s4_2s5_5s_th : 8;
    } reg;
} WBBP_AAGC_RSSI_5S_INC_TH_UNION;
#define WBBP_AAGC_RSSI_5S_INC_TH_s1_2s2_5s_th_START (0)
#define WBBP_AAGC_RSSI_5S_INC_TH_s1_2s2_5s_th_END (7)
#define WBBP_AAGC_RSSI_5S_INC_TH_s2_2s3_5s_th_START (8)
#define WBBP_AAGC_RSSI_5S_INC_TH_s2_2s3_5s_th_END (15)
#define WBBP_AAGC_RSSI_5S_INC_TH_s3_2s4_5s_th_START (16)
#define WBBP_AAGC_RSSI_5S_INC_TH_s3_2s4_5s_th_END (23)
#define WBBP_AAGC_RSSI_5S_INC_TH_s4_2s5_5s_th_START (24)
#define WBBP_AAGC_RSSI_5S_INC_TH_s4_2s5_5s_th_END (31)
typedef union
{
    unsigned long aagc_rssi_5s_dec_th_reg;
    struct
    {
        unsigned long s2_2s1_5s_th : 8;
        unsigned long s3_2s2_5s_th : 8;
        unsigned long s4_2s3_5s_th : 8;
        unsigned long s5_2s4_5s_th : 8;
    } reg;
} WBBP_AAGC_RSSI_5S_DEC_TH_UNION;
#define WBBP_AAGC_RSSI_5S_DEC_TH_s2_2s1_5s_th_START (0)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s2_2s1_5s_th_END (7)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s3_2s2_5s_th_START (8)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s3_2s2_5s_th_END (15)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s4_2s3_5s_th_START (16)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s4_2s3_5s_th_END (23)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s5_2s4_5s_th_START (24)
#define WBBP_AAGC_RSSI_5S_DEC_TH_s5_2s4_5s_th_END (31)
typedef union
{
    unsigned long s1_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s1_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S1_5S_RF_CTRL_AT1_UNION;
#define WBBP_S1_5S_RF_CTRL_AT1_s1_5s_rf_ctrl_at1_START (0)
#define WBBP_S1_5S_RF_CTRL_AT1_s1_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s2_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s2_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S2_5S_RF_CTRL_AT1_UNION;
#define WBBP_S2_5S_RF_CTRL_AT1_s2_5s_rf_ctrl_at1_START (0)
#define WBBP_S2_5S_RF_CTRL_AT1_s2_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s3_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s3_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S3_5S_RF_CTRL_AT1_UNION;
#define WBBP_S3_5S_RF_CTRL_AT1_s3_5s_rf_ctrl_at1_START (0)
#define WBBP_S3_5S_RF_CTRL_AT1_s3_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s4_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s4_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S4_5S_RF_CTRL_AT1_UNION;
#define WBBP_S4_5S_RF_CTRL_AT1_s4_5s_rf_ctrl_at1_START (0)
#define WBBP_S4_5S_RF_CTRL_AT1_s4_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s5_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s5_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S5_5S_RF_CTRL_AT1_UNION;
#define WBBP_S5_5S_RF_CTRL_AT1_s5_5s_rf_ctrl_at1_START (0)
#define WBBP_S5_5S_RF_CTRL_AT1_s5_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s1_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s1_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S1_5S_RF_CTRL_AT2_UNION;
#define WBBP_S1_5S_RF_CTRL_AT2_s1_5s_rf_ctrl_at2_START (0)
#define WBBP_S1_5S_RF_CTRL_AT2_s1_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s2_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s2_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S2_5S_RF_CTRL_AT2_UNION;
#define WBBP_S2_5S_RF_CTRL_AT2_s2_5s_rf_ctrl_at2_START (0)
#define WBBP_S2_5S_RF_CTRL_AT2_s2_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s3_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s3_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S3_5S_RF_CTRL_AT2_UNION;
#define WBBP_S3_5S_RF_CTRL_AT2_s3_5s_rf_ctrl_at2_START (0)
#define WBBP_S3_5S_RF_CTRL_AT2_s3_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s4_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s4_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S4_5S_RF_CTRL_AT2_UNION;
#define WBBP_S4_5S_RF_CTRL_AT2_s4_5s_rf_ctrl_at2_START (0)
#define WBBP_S4_5S_RF_CTRL_AT2_s4_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s5_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s5_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S5_5S_RF_CTRL_AT2_UNION;
#define WBBP_S5_5S_RF_CTRL_AT2_s5_5s_rf_ctrl_at2_START (0)
#define WBBP_S5_5S_RF_CTRL_AT2_s5_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long dc_offset_at1_reg;
    struct
    {
        unsigned long dsp_dc_offset_i_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long dsp_dc_offset_q_at1 : 12;
        unsigned long dsp_dc_offset_sel_at1 : 1;
        unsigned long dsp_dcr_en_at1 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_DC_OFFSET_AT1_UNION;
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_i_at1_START (0)
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_i_at1_END (11)
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_q_at1_START (16)
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_q_at1_END (27)
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_sel_at1_START (28)
#define WBBP_DC_OFFSET_AT1_dsp_dc_offset_sel_at1_END (28)
#define WBBP_DC_OFFSET_AT1_dsp_dcr_en_at1_START (29)
#define WBBP_DC_OFFSET_AT1_dsp_dcr_en_at1_END (29)
typedef union
{
    unsigned long dc_offset_at2_reg;
    struct
    {
        unsigned long dsp_dc_offset_i_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long dsp_dc_offset_q_at2 : 12;
        unsigned long dsp_dc_offset_sel_at2 : 1;
        unsigned long dsp_dcr_en_at2 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_DC_OFFSET_AT2_UNION;
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_i_at2_START (0)
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_i_at2_END (11)
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_q_at2_START (16)
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_q_at2_END (27)
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_sel_at2_START (28)
#define WBBP_DC_OFFSET_AT2_dsp_dc_offset_sel_at2_END (28)
#define WBBP_DC_OFFSET_AT2_dsp_dcr_en_at2_START (29)
#define WBBP_DC_OFFSET_AT2_dsp_dcr_en_at2_END (29)
typedef union
{
    unsigned long dc_offset_shift_at1_reg;
    struct
    {
        unsigned long dsp_dcr_acc_sel_1st_intra_at1 : 2;
        unsigned long dsp_dcr_acc_sel_2nd_intra_at1 : 2;
        unsigned long dsp_dcr_dly_sel_at1 : 2;
        unsigned long reserved_0 : 2;
        unsigned long dsp_dcr_period_1st_at1 : 4;
        unsigned long reserved_1 : 4;
        unsigned long dsp_dcr_alg_sel_at1 : 2;
        unsigned long reserved_2 : 6;
        unsigned long dsp_dcr_acc_sel_1st_inter_at1 : 2;
        unsigned long dsp_dcr_acc_sel_2nd_inter_at1 : 2;
        unsigned long dsp_dcr_inherit_at1 : 1;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_DC_OFFSET_SHIFT_AT1_UNION;
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_1st_intra_at1_START (0)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_1st_intra_at1_END (1)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_2nd_intra_at1_START (2)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_2nd_intra_at1_END (3)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_dly_sel_at1_START (4)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_dly_sel_at1_END (5)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_period_1st_at1_START (8)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_period_1st_at1_END (11)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_alg_sel_at1_START (16)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_alg_sel_at1_END (17)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_1st_inter_at1_START (24)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_1st_inter_at1_END (25)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_2nd_inter_at1_START (26)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_acc_sel_2nd_inter_at1_END (27)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_inherit_at1_START (28)
#define WBBP_DC_OFFSET_SHIFT_AT1_dsp_dcr_inherit_at1_END (28)
typedef union
{
    unsigned long dc_offset_shift_at2_reg;
    struct
    {
        unsigned long dsp_dcr_acc_sel_1st_intra_at2 : 2;
        unsigned long dsp_dcr_acc_sel_2nd_intra_at2 : 2;
        unsigned long dsp_dcr_dly_sel_at2 : 2;
        unsigned long reserved_0 : 2;
        unsigned long dsp_dcr_period_1st_at2 : 4;
        unsigned long reserved_1 : 4;
        unsigned long dsp_dcr_alg_sel_at2 : 2;
        unsigned long reserved_2 : 6;
        unsigned long dsp_dcr_acc_sel_1st_inter_at2 : 2;
        unsigned long dsp_dcr_acc_sel_2nd_inter_at2 : 2;
        unsigned long dsp_dcr_inherit_at2 : 1;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_DC_OFFSET_SHIFT_AT2_UNION;
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_1st_intra_at2_START (0)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_1st_intra_at2_END (1)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_2nd_intra_at2_START (2)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_2nd_intra_at2_END (3)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_dly_sel_at2_START (4)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_dly_sel_at2_END (5)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_period_1st_at2_START (8)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_period_1st_at2_END (11)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_alg_sel_at2_START (16)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_alg_sel_at2_END (17)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_1st_inter_at2_START (24)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_1st_inter_at2_END (25)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_2nd_inter_at2_START (26)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_acc_sel_2nd_inter_at2_END (27)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_inherit_at2_START (28)
#define WBBP_DC_OFFSET_SHIFT_AT2_dsp_dcr_inherit_at2_END (28)
typedef union
{
    unsigned long wagc_filter_cfg_reg;
    struct
    {
        unsigned long dagc_filter_coe : 3;
        unsigned long reserved_0 : 1;
        unsigned long aagc_filter_coe : 3;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_WAGC_FILTER_CFG_UNION;
#define WBBP_WAGC_FILTER_CFG_dagc_filter_coe_START (0)
#define WBBP_WAGC_FILTER_CFG_dagc_filter_coe_END (2)
#define WBBP_WAGC_FILTER_CFG_aagc_filter_coe_START (4)
#define WBBP_WAGC_FILTER_CFG_aagc_filter_coe_END (6)
typedef union
{
    unsigned long wagc_sat_num_reg;
    struct
    {
        unsigned long dagc_sat_num_1f_at1 : 16;
        unsigned long dagc_sat_num_1f_at2 : 16;
    } reg;
} WBBP_WAGC_SAT_NUM_UNION;
#define WBBP_WAGC_SAT_NUM_dagc_sat_num_1f_at1_START (0)
#define WBBP_WAGC_SAT_NUM_dagc_sat_num_1f_at1_END (15)
#define WBBP_WAGC_SAT_NUM_dagc_sat_num_1f_at2_START (16)
#define WBBP_WAGC_SAT_NUM_dagc_sat_num_1f_at2_END (31)
typedef union
{
    unsigned long wagc_mode_reg;
    struct
    {
        unsigned long wagc_mode_aagc_intra : 2;
        unsigned long wagc_mode_dagc_intra : 2;
        unsigned long wagc_mode_aagc_inter : 2;
        unsigned long wagc_mode_dagc_inter : 2;
        unsigned long reserved_0 : 4;
        unsigned long wagc_adjust_mode : 2;
        unsigned long reserved_1 : 18;
    } reg;
} WBBP_WAGC_MODE_UNION;
#define WBBP_WAGC_MODE_wagc_mode_aagc_intra_START (0)
#define WBBP_WAGC_MODE_wagc_mode_aagc_intra_END (1)
#define WBBP_WAGC_MODE_wagc_mode_dagc_intra_START (2)
#define WBBP_WAGC_MODE_wagc_mode_dagc_intra_END (3)
#define WBBP_WAGC_MODE_wagc_mode_aagc_inter_START (4)
#define WBBP_WAGC_MODE_wagc_mode_aagc_inter_END (5)
#define WBBP_WAGC_MODE_wagc_mode_dagc_inter_START (6)
#define WBBP_WAGC_MODE_wagc_mode_dagc_inter_END (7)
#define WBBP_WAGC_MODE_wagc_adjust_mode_START (12)
#define WBBP_WAGC_MODE_wagc_adjust_mode_END (13)
typedef union
{
    unsigned long dagc_4bit_filter_cfg_reg;
    struct
    {
        unsigned long dagc_4bit_filter_coe : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_DAGC_4BIT_FILTER_CFG_UNION;
#define WBBP_DAGC_4BIT_FILTER_CFG_dagc_4bit_filter_coe_START (0)
#define WBBP_DAGC_4BIT_FILTER_CFG_dagc_4bit_filter_coe_END (2)
typedef union
{
    unsigned long wagc_dcr_rpt_at1_reg;
    struct
    {
        unsigned long dc_offset_i_cpu_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long dc_offset_q_cpu_at1 : 12;
        unsigned long dcr_1st_sel_at1 : 1;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_WAGC_DCR_RPT_AT1_UNION;
#define WBBP_WAGC_DCR_RPT_AT1_dc_offset_i_cpu_at1_START (0)
#define WBBP_WAGC_DCR_RPT_AT1_dc_offset_i_cpu_at1_END (11)
#define WBBP_WAGC_DCR_RPT_AT1_dc_offset_q_cpu_at1_START (16)
#define WBBP_WAGC_DCR_RPT_AT1_dc_offset_q_cpu_at1_END (27)
#define WBBP_WAGC_DCR_RPT_AT1_dcr_1st_sel_at1_START (28)
#define WBBP_WAGC_DCR_RPT_AT1_dcr_1st_sel_at1_END (28)
typedef union
{
    unsigned long wagc_dcr_rpt_at2_reg;
    struct
    {
        unsigned long dc_offset_i_cpu_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long dc_offset_q_cpu_at2 : 12;
        unsigned long dcr_1st_sel_at2 : 1;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_WAGC_DCR_RPT_AT2_UNION;
#define WBBP_WAGC_DCR_RPT_AT2_dc_offset_i_cpu_at2_START (0)
#define WBBP_WAGC_DCR_RPT_AT2_dc_offset_i_cpu_at2_END (11)
#define WBBP_WAGC_DCR_RPT_AT2_dc_offset_q_cpu_at2_START (16)
#define WBBP_WAGC_DCR_RPT_AT2_dc_offset_q_cpu_at2_END (27)
#define WBBP_WAGC_DCR_RPT_AT2_dcr_1st_sel_at2_START (28)
#define WBBP_WAGC_DCR_RPT_AT2_dcr_1st_sel_at2_END (28)
typedef union
{
    unsigned long iq_ak_pk_sel_ant1_reg;
    struct
    {
        unsigned long iq_mis_sel_ant1 : 1;
        unsigned long reserved_0 : 7;
        unsigned long dsp_iq_mis_en_at1 : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_IQ_AK_PK_SEL_ANT1_UNION;
#define WBBP_IQ_AK_PK_SEL_ANT1_iq_mis_sel_ant1_START (0)
#define WBBP_IQ_AK_PK_SEL_ANT1_iq_mis_sel_ant1_END (0)
#define WBBP_IQ_AK_PK_SEL_ANT1_dsp_iq_mis_en_at1_START (8)
#define WBBP_IQ_AK_PK_SEL_ANT1_dsp_iq_mis_en_at1_END (8)
typedef union
{
    unsigned long iq_ak_pk_ant1_reg;
    struct
    {
        unsigned long dsp_iq_ak_ant1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_iq_pk_ant1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_IQ_AK_PK_ANT1_UNION;
#define WBBP_IQ_AK_PK_ANT1_dsp_iq_ak_ant1_START (0)
#define WBBP_IQ_AK_PK_ANT1_dsp_iq_ak_ant1_END (9)
#define WBBP_IQ_AK_PK_ANT1_dsp_iq_pk_ant1_START (16)
#define WBBP_IQ_AK_PK_ANT1_dsp_iq_pk_ant1_END (26)
typedef union
{
    unsigned long iq_ak_pk_sel_ant2_reg;
    struct
    {
        unsigned long iq_mis_sel_ant2 : 1;
        unsigned long reserved_0 : 7;
        unsigned long dsp_iq_mis_en_at2 : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_IQ_AK_PK_SEL_ANT2_UNION;
#define WBBP_IQ_AK_PK_SEL_ANT2_iq_mis_sel_ant2_START (0)
#define WBBP_IQ_AK_PK_SEL_ANT2_iq_mis_sel_ant2_END (0)
#define WBBP_IQ_AK_PK_SEL_ANT2_dsp_iq_mis_en_at2_START (8)
#define WBBP_IQ_AK_PK_SEL_ANT2_dsp_iq_mis_en_at2_END (8)
typedef union
{
    unsigned long iq_ak_pk_ant2_reg;
    struct
    {
        unsigned long dsp_iq_ak_ant2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_iq_pk_ant2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_IQ_AK_PK_ANT2_UNION;
#define WBBP_IQ_AK_PK_ANT2_dsp_iq_ak_ant2_START (0)
#define WBBP_IQ_AK_PK_ANT2_dsp_iq_ak_ant2_END (9)
#define WBBP_IQ_AK_PK_ANT2_dsp_iq_pk_ant2_START (16)
#define WBBP_IQ_AK_PK_ANT2_dsp_iq_pk_ant2_END (26)
typedef union
{
    unsigned long agc_rpt_at1_reg;
    struct
    {
        unsigned long agc_state_rpt_at1 : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_AGC_RPT_AT1_UNION;
#define WBBP_AGC_RPT_AT1_agc_state_rpt_at1_START (0)
#define WBBP_AGC_RPT_AT1_agc_state_rpt_at1_END (29)
typedef union
{
    unsigned long agc_rpt_at2_reg;
    struct
    {
        unsigned long agc_state_rpt_at2 : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_AGC_RPT_AT2_UNION;
#define WBBP_AGC_RPT_AT2_agc_state_rpt_at2_START (0)
#define WBBP_AGC_RPT_AT2_agc_state_rpt_at2_END (29)
typedef union
{
    unsigned long iq_mis_adjust_mode_reg;
    struct
    {
        unsigned long iq_mis_adjust_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IQ_MIS_ADJUST_MODE_UNION;
#define WBBP_IQ_MIS_ADJUST_MODE_iq_mis_adjust_mode_START (0)
#define WBBP_IQ_MIS_ADJUST_MODE_iq_mis_adjust_mode_END (1)
typedef union
{
    unsigned long iq_mis_mode_reg;
    struct
    {
        unsigned long iq_mis_mode : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_IQ_MIS_MODE_UNION;
#define WBBP_IQ_MIS_MODE_iq_mis_mode_START (0)
#define WBBP_IQ_MIS_MODE_iq_mis_mode_END (2)
typedef union
{
    unsigned long dbg_agc_data_sel_reg;
    struct
    {
        unsigned long dbg_data_sel : 5;
        unsigned long reserved_0 : 3;
        unsigned long at1_dbg_en : 1;
        unsigned long at2_dbg_en : 1;
        unsigned long reserved_1 : 22;
    } reg;
} WBBP_DBG_AGC_DATA_SEL_UNION;
#define WBBP_DBG_AGC_DATA_SEL_dbg_data_sel_START (0)
#define WBBP_DBG_AGC_DATA_SEL_dbg_data_sel_END (4)
#define WBBP_DBG_AGC_DATA_SEL_at1_dbg_en_START (8)
#define WBBP_DBG_AGC_DATA_SEL_at1_dbg_en_END (8)
#define WBBP_DBG_AGC_DATA_SEL_at2_dbg_en_START (9)
#define WBBP_DBG_AGC_DATA_SEL_at2_dbg_en_END (9)
typedef union
{
    unsigned long wagc_switch_reg;
    struct
    {
        unsigned long dlfe_at1_en : 1;
        unsigned long dlfe_at2_en : 1;
        unsigned long dsp_wagc_switch_sync_mode : 2;
        unsigned long dsp_dpa_mode_abb_blk : 1;
        unsigned long dsp_dpa_mode_rssi : 1;
        unsigned long dsp_dpa_mode_iqmis : 1;
        unsigned long reserved_0 : 1;
        unsigned long dsp_srst_at1 : 1;
        unsigned long dsp_srst_at2 : 1;
        unsigned long reserved_1 : 2;
        unsigned long dlfe_mode_sel : 2;
        unsigned long reserved_2 : 18;
    } reg;
} WBBP_WAGC_SWITCH_UNION;
#define WBBP_WAGC_SWITCH_dlfe_at1_en_START (0)
#define WBBP_WAGC_SWITCH_dlfe_at1_en_END (0)
#define WBBP_WAGC_SWITCH_dlfe_at2_en_START (1)
#define WBBP_WAGC_SWITCH_dlfe_at2_en_END (1)
#define WBBP_WAGC_SWITCH_dsp_wagc_switch_sync_mode_START (2)
#define WBBP_WAGC_SWITCH_dsp_wagc_switch_sync_mode_END (3)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_abb_blk_START (4)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_abb_blk_END (4)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_rssi_START (5)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_rssi_END (5)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_iqmis_START (6)
#define WBBP_WAGC_SWITCH_dsp_dpa_mode_iqmis_END (6)
#define WBBP_WAGC_SWITCH_dsp_srst_at1_START (8)
#define WBBP_WAGC_SWITCH_dsp_srst_at1_END (8)
#define WBBP_WAGC_SWITCH_dsp_srst_at2_START (9)
#define WBBP_WAGC_SWITCH_dsp_srst_at2_END (9)
#define WBBP_WAGC_SWITCH_dlfe_mode_sel_START (12)
#define WBBP_WAGC_SWITCH_dlfe_mode_sel_END (13)
typedef union
{
    unsigned long init_agc_cfg_at1_reg;
    struct
    {
        unsigned long dsp_init_drssi_25db_at1 : 9;
        unsigned long dsp_init_rssi_rf_at1 : 11;
        unsigned long dsp_init_5s_agc_state_at1 : 3;
        unsigned long reserved_0 : 1;
        unsigned long dsp_init_8s_agc_state_at1 : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_INIT_AGC_CFG_AT1_UNION;
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_drssi_25db_at1_START (0)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_drssi_25db_at1_END (8)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_rssi_rf_at1_START (9)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_rssi_rf_at1_END (19)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_5s_agc_state_at1_START (20)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_5s_agc_state_at1_END (22)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_8s_agc_state_at1_START (24)
#define WBBP_INIT_AGC_CFG_AT1_dsp_init_8s_agc_state_at1_END (26)
typedef union
{
    unsigned long init_agc_cfg_at2_reg;
    struct
    {
        unsigned long dsp_init_drssi_25db_at2 : 9;
        unsigned long dsp_init_rssi_rf_at2 : 11;
        unsigned long dsp_init_5s_agc_state_at2 : 3;
        unsigned long reserved_0 : 1;
        unsigned long dsp_init_8s_agc_state_at2 : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_INIT_AGC_CFG_AT2_UNION;
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_drssi_25db_at2_START (0)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_drssi_25db_at2_END (8)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_rssi_rf_at2_START (9)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_rssi_rf_at2_END (19)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_5s_agc_state_at2_START (20)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_5s_agc_state_at2_END (22)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_8s_agc_state_at2_START (24)
#define WBBP_INIT_AGC_CFG_AT2_dsp_init_8s_agc_state_at2_END (26)
typedef union
{
    unsigned long inter_agc_cfg_at1_reg;
    struct
    {
        unsigned long dsp_inter_drssi_25db_at1 : 9;
        unsigned long dsp_inter_rssi_rf_at1 : 11;
        unsigned long dsp_inter_5s_agc_state_at1 : 3;
        unsigned long reserved_0 : 1;
        unsigned long dsp_inter_8s_agc_state_at1 : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_INTER_AGC_CFG_AT1_UNION;
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_drssi_25db_at1_START (0)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_drssi_25db_at1_END (8)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_rssi_rf_at1_START (9)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_rssi_rf_at1_END (19)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_5s_agc_state_at1_START (20)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_5s_agc_state_at1_END (22)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_8s_agc_state_at1_START (24)
#define WBBP_INTER_AGC_CFG_AT1_dsp_inter_8s_agc_state_at1_END (26)
typedef union
{
    unsigned long inter_agc_cfg_at2_reg;
    struct
    {
        unsigned long dsp_inter_drssi_25db_at2 : 9;
        unsigned long dsp_inter_rssi_rf_at2 : 11;
        unsigned long dsp_inter_5s_agc_state_at2 : 3;
        unsigned long reserved_0 : 1;
        unsigned long dsp_inter_8s_agc_state_at2 : 3;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_INTER_AGC_CFG_AT2_UNION;
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_drssi_25db_at2_START (0)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_drssi_25db_at2_END (8)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_rssi_rf_at2_START (9)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_rssi_rf_at2_END (19)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_5s_agc_state_at2_START (20)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_5s_agc_state_at2_END (22)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_8s_agc_state_at2_START (24)
#define WBBP_INTER_AGC_CFG_AT2_dsp_inter_8s_agc_state_at2_END (26)
typedef union
{
    unsigned long init_agc_rpt_at1_reg;
    struct
    {
        unsigned long dsp_rpt_drssi_25db_at1 : 9;
        unsigned long dsp_rpt_rssi_rf_at1 : 11;
        unsigned long dsp_rpt_agc_state_at1 : 3;
        unsigned long reserved : 9;
    } reg;
} WBBP_INIT_AGC_RPT_AT1_UNION;
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_drssi_25db_at1_START (0)
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_drssi_25db_at1_END (8)
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_rssi_rf_at1_START (9)
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_rssi_rf_at1_END (19)
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_agc_state_at1_START (20)
#define WBBP_INIT_AGC_RPT_AT1_dsp_rpt_agc_state_at1_END (22)
typedef union
{
    unsigned long init_agc_rpt_at2_reg;
    struct
    {
        unsigned long dsp_rpt_drssi_25db_at2 : 9;
        unsigned long dsp_rpt_rssi_rf_at2 : 11;
        unsigned long dsp_rpt_agc_state_at2 : 3;
        unsigned long reserved : 9;
    } reg;
} WBBP_INIT_AGC_RPT_AT2_UNION;
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_drssi_25db_at2_START (0)
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_drssi_25db_at2_END (8)
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_rssi_rf_at2_START (9)
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_rssi_rf_at2_END (19)
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_agc_state_at2_START (20)
#define WBBP_INIT_AGC_RPT_AT2_dsp_rpt_agc_state_at2_END (22)
typedef union
{
    unsigned long aagc_rssi_8s_inc_th_reg;
    struct
    {
        unsigned long s1_2s2_8s_th : 8;
        unsigned long s2_2s3_8s_th : 8;
        unsigned long s3_2s4_8s_th : 8;
        unsigned long s4_2s5_8s_th : 8;
    } reg;
} WBBP_AAGC_RSSI_8S_INC_TH_UNION;
#define WBBP_AAGC_RSSI_8S_INC_TH_s1_2s2_8s_th_START (0)
#define WBBP_AAGC_RSSI_8S_INC_TH_s1_2s2_8s_th_END (7)
#define WBBP_AAGC_RSSI_8S_INC_TH_s2_2s3_8s_th_START (8)
#define WBBP_AAGC_RSSI_8S_INC_TH_s2_2s3_8s_th_END (15)
#define WBBP_AAGC_RSSI_8S_INC_TH_s3_2s4_8s_th_START (16)
#define WBBP_AAGC_RSSI_8S_INC_TH_s3_2s4_8s_th_END (23)
#define WBBP_AAGC_RSSI_8S_INC_TH_s4_2s5_8s_th_START (24)
#define WBBP_AAGC_RSSI_8S_INC_TH_s4_2s5_8s_th_END (31)
typedef union
{
    unsigned long aagc_rssi_8s_dec_th_reg;
    struct
    {
        unsigned long s2_2s1_8s_th : 8;
        unsigned long s3_2s2_8s_th : 8;
        unsigned long s4_2s3_8s_th : 8;
        unsigned long s5_2s4_8s_th : 8;
    } reg;
} WBBP_AAGC_RSSI_8S_DEC_TH_UNION;
#define WBBP_AAGC_RSSI_8S_DEC_TH_s2_2s1_8s_th_START (0)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s2_2s1_8s_th_END (7)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s3_2s2_8s_th_START (8)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s3_2s2_8s_th_END (15)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s4_2s3_8s_th_START (16)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s4_2s3_8s_th_END (23)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s5_2s4_8s_th_START (24)
#define WBBP_AAGC_RSSI_8S_DEC_TH_s5_2s4_8s_th_END (31)
typedef union
{
    unsigned long rf_8s_gain_s12_intra_at1_reg;
    struct
    {
        unsigned long s1_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s2_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S12_INTRA_AT1_UNION;
#define WBBP_RF_8S_GAIN_S12_INTRA_AT1_s1_8s_rf_gain_intra_at1_START (0)
#define WBBP_RF_8S_GAIN_S12_INTRA_AT1_s1_8s_rf_gain_intra_at1_END (11)
#define WBBP_RF_8S_GAIN_S12_INTRA_AT1_s2_8s_rf_gain_intra_at1_START (16)
#define WBBP_RF_8S_GAIN_S12_INTRA_AT1_s2_8s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long rf_8s_gain_s34_intra_at1_reg;
    struct
    {
        unsigned long s3_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s4_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S34_INTRA_AT1_UNION;
#define WBBP_RF_8S_GAIN_S34_INTRA_AT1_s3_8s_rf_gain_intra_at1_START (0)
#define WBBP_RF_8S_GAIN_S34_INTRA_AT1_s3_8s_rf_gain_intra_at1_END (11)
#define WBBP_RF_8S_GAIN_S34_INTRA_AT1_s4_8s_rf_gain_intra_at1_START (16)
#define WBBP_RF_8S_GAIN_S34_INTRA_AT1_s4_8s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long s1_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s1_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S1_8S_RF_CTRL_AT1_UNION;
#define WBBP_S1_8S_RF_CTRL_AT1_s1_8s_rf_ctrl_at1_START (0)
#define WBBP_S1_8S_RF_CTRL_AT1_s1_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s2_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s2_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S2_8S_RF_CTRL_AT1_UNION;
#define WBBP_S2_8S_RF_CTRL_AT1_s2_8s_rf_ctrl_at1_START (0)
#define WBBP_S2_8S_RF_CTRL_AT1_s2_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s3_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s3_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S3_8S_RF_CTRL_AT1_UNION;
#define WBBP_S3_8S_RF_CTRL_AT1_s3_8s_rf_ctrl_at1_START (0)
#define WBBP_S3_8S_RF_CTRL_AT1_s3_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s4_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s4_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S4_8S_RF_CTRL_AT1_UNION;
#define WBBP_S4_8S_RF_CTRL_AT1_s4_8s_rf_ctrl_at1_START (0)
#define WBBP_S4_8S_RF_CTRL_AT1_s4_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s5_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s5_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S5_8S_RF_CTRL_AT1_UNION;
#define WBBP_S5_8S_RF_CTRL_AT1_s5_8s_rf_ctrl_at1_START (0)
#define WBBP_S5_8S_RF_CTRL_AT1_s5_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long channel_fix_dig_gain_reg;
    struct
    {
        unsigned long dsp_channel_gain_at1 : 7;
        unsigned long reserved_0 : 1;
        unsigned long dsp_channel_gain_at2 : 7;
        unsigned long reserved_1 : 5;
        unsigned long dsp_ch_switch_rfgain_intra : 1;
        unsigned long dsp_ch_switch_rfgain_inter : 1;
        unsigned long dsp_ch_switch_rfctrl_intra : 1;
        unsigned long dsp_ch_switch_rfctrl_inter : 1;
        unsigned long dsp_ch_switch_dc_intra : 1;
        unsigned long dsp_ch_switch_dc_inter : 1;
        unsigned long reserved_2 : 6;
    } reg;
} WBBP_CHANNEL_FIX_DIG_GAIN_UNION;
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_channel_gain_at1_START (0)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_channel_gain_at1_END (6)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_channel_gain_at2_START (8)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_channel_gain_at2_END (14)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfgain_intra_START (20)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfgain_intra_END (20)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfgain_inter_START (21)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfgain_inter_END (21)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfctrl_intra_START (22)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfctrl_intra_END (22)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfctrl_inter_START (23)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_rfctrl_inter_END (23)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_dc_intra_START (24)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_dc_intra_END (24)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_dc_inter_START (25)
#define WBBP_CHANNEL_FIX_DIG_GAIN_dsp_ch_switch_dc_inter_END (25)
typedef union
{
    unsigned long aagc_ctrl_test_reg;
    struct
    {
        unsigned long dsp_ctrl_aagc_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_ctrl_aagc_state : 3;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_AAGC_CTRL_TEST_UNION;
#define WBBP_AAGC_CTRL_TEST_dsp_ctrl_aagc_en_START (0)
#define WBBP_AAGC_CTRL_TEST_dsp_ctrl_aagc_en_END (0)
#define WBBP_AAGC_CTRL_TEST_dsp_ctrl_aagc_state_START (4)
#define WBBP_AAGC_CTRL_TEST_dsp_ctrl_aagc_state_END (6)
typedef union
{
    unsigned long aagc_gain_delay_reg;
    struct
    {
        unsigned long aagc_delay_slot_cnt_intra : 6;
        unsigned long reserved_0 : 2;
        unsigned long aagc_delay_slot_cnt_inter : 6;
        unsigned long reserved_1 : 2;
        unsigned long aagc_delay_db : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_AAGC_GAIN_DELAY_UNION;
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_slot_cnt_intra_START (0)
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_slot_cnt_intra_END (5)
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_slot_cnt_inter_START (8)
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_slot_cnt_inter_END (13)
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_db_START (16)
#define WBBP_AAGC_GAIN_DELAY_aagc_delay_db_END (21)
typedef union
{
    unsigned long s1_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s1_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S1_8S_RF_CTRL_AT2_UNION;
#define WBBP_S1_8S_RF_CTRL_AT2_s1_8s_rf_ctrl_at2_START (0)
#define WBBP_S1_8S_RF_CTRL_AT2_s1_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s2_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s2_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S2_8S_RF_CTRL_AT2_UNION;
#define WBBP_S2_8S_RF_CTRL_AT2_s2_8s_rf_ctrl_at2_START (0)
#define WBBP_S2_8S_RF_CTRL_AT2_s2_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s3_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s3_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S3_8S_RF_CTRL_AT2_UNION;
#define WBBP_S3_8S_RF_CTRL_AT2_s3_8s_rf_ctrl_at2_START (0)
#define WBBP_S3_8S_RF_CTRL_AT2_s3_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s4_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s4_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S4_8S_RF_CTRL_AT2_UNION;
#define WBBP_S4_8S_RF_CTRL_AT2_s4_8s_rf_ctrl_at2_START (0)
#define WBBP_S4_8S_RF_CTRL_AT2_s4_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s5_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s5_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S5_8S_RF_CTRL_AT2_UNION;
#define WBBP_S5_8S_RF_CTRL_AT2_s5_8s_rf_ctrl_at2_START (0)
#define WBBP_S5_8S_RF_CTRL_AT2_s5_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long rf_8s_gain_s51_intra_at1_at2_reg;
    struct
    {
        unsigned long s5_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s1_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_UNION;
#define WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_s5_8s_rf_gain_intra_at1_START (0)
#define WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_s5_8s_rf_gain_intra_at1_END (11)
#define WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_s1_8s_rf_gain_intra_at2_START (16)
#define WBBP_RF_8S_GAIN_S51_INTRA_AT1_AT2_s1_8s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s23_intra_at2_reg;
    struct
    {
        unsigned long s2_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s3_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S23_INTRA_AT2_UNION;
#define WBBP_RF_8S_GAIN_S23_INTRA_AT2_s2_8s_rf_gain_intra_at2_START (0)
#define WBBP_RF_8S_GAIN_S23_INTRA_AT2_s2_8s_rf_gain_intra_at2_END (11)
#define WBBP_RF_8S_GAIN_S23_INTRA_AT2_s3_8s_rf_gain_intra_at2_START (16)
#define WBBP_RF_8S_GAIN_S23_INTRA_AT2_s3_8s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s45_intra_at2_reg;
    struct
    {
        unsigned long s4_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s5_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S45_INTRA_AT2_UNION;
#define WBBP_RF_8S_GAIN_S45_INTRA_AT2_s4_8s_rf_gain_intra_at2_START (0)
#define WBBP_RF_8S_GAIN_S45_INTRA_AT2_s4_8s_rf_gain_intra_at2_END (11)
#define WBBP_RF_8S_GAIN_S45_INTRA_AT2_s5_8s_rf_gain_intra_at2_START (16)
#define WBBP_RF_8S_GAIN_S45_INTRA_AT2_s5_8s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s12_inter_at1_reg;
    struct
    {
        unsigned long s1_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s2_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S12_INTER_AT1_UNION;
#define WBBP_RF_8S_GAIN_S12_INTER_AT1_s1_8s_rf_gain_inter_at1_START (0)
#define WBBP_RF_8S_GAIN_S12_INTER_AT1_s1_8s_rf_gain_inter_at1_END (11)
#define WBBP_RF_8S_GAIN_S12_INTER_AT1_s2_8s_rf_gain_inter_at1_START (16)
#define WBBP_RF_8S_GAIN_S12_INTER_AT1_s2_8s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_8s_gain_s34_inter_at1_reg;
    struct
    {
        unsigned long s3_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s4_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S34_INTER_AT1_UNION;
#define WBBP_RF_8S_GAIN_S34_INTER_AT1_s3_8s_rf_gain_inter_at1_START (0)
#define WBBP_RF_8S_GAIN_S34_INTER_AT1_s3_8s_rf_gain_inter_at1_END (11)
#define WBBP_RF_8S_GAIN_S34_INTER_AT1_s4_8s_rf_gain_inter_at1_START (16)
#define WBBP_RF_8S_GAIN_S34_INTER_AT1_s4_8s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_8s_gain_s51_inter_at1_at2_reg;
    struct
    {
        unsigned long s5_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s1_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_UNION;
#define WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_s5_8s_rf_gain_inter_at1_START (0)
#define WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_s5_8s_rf_gain_inter_at1_END (11)
#define WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_s1_8s_rf_gain_inter_at2_START (16)
#define WBBP_RF_8S_GAIN_S51_INTER_AT1_AT2_s1_8s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long block_detect_en_reg;
    struct
    {
        unsigned long dsp_block_detect_en : 1;
        unsigned long dsp_abb_blk_en : 1;
        unsigned long reserved_0 : 2;
        unsigned long dsp_cpc_force_dcr1st_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_cpc_force_agc_en : 1;
        unsigned long reserved_2 : 23;
    } reg;
} WBBP_BLOCK_DETECT_EN_UNION;
#define WBBP_BLOCK_DETECT_EN_dsp_block_detect_en_START (0)
#define WBBP_BLOCK_DETECT_EN_dsp_block_detect_en_END (0)
#define WBBP_BLOCK_DETECT_EN_dsp_abb_blk_en_START (1)
#define WBBP_BLOCK_DETECT_EN_dsp_abb_blk_en_END (1)
#define WBBP_BLOCK_DETECT_EN_dsp_cpc_force_dcr1st_en_START (4)
#define WBBP_BLOCK_DETECT_EN_dsp_cpc_force_dcr1st_en_END (4)
#define WBBP_BLOCK_DETECT_EN_dsp_cpc_force_agc_en_START (8)
#define WBBP_BLOCK_DETECT_EN_dsp_cpc_force_agc_en_END (8)
typedef union
{
    unsigned long block_lpf_sel_reg;
    struct
    {
        unsigned long reserved : 30;
        unsigned long block_default_1sel : 1;
        unsigned long block_default_sel : 1;
    } reg;
} WBBP_BLOCK_LPF_SEL_UNION;
#define WBBP_BLOCK_LPF_SEL_block_default_1sel_START (30)
#define WBBP_BLOCK_LPF_SEL_block_default_1sel_END (30)
#define WBBP_BLOCK_LPF_SEL_block_default_sel_START (31)
#define WBBP_BLOCK_LPF_SEL_block_default_sel_END (31)
typedef union
{
    unsigned long block_hys_slot_reg;
    struct
    {
        unsigned long block_2stage_slot : 6;
        unsigned long reserved_0 : 2;
        unsigned long block_hys_th : 6;
        unsigned long reserved_1 : 2;
        unsigned long block_4stage_slot : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_BLOCK_HYS_SLOT_UNION;
#define WBBP_BLOCK_HYS_SLOT_block_2stage_slot_START (0)
#define WBBP_BLOCK_HYS_SLOT_block_2stage_slot_END (5)
#define WBBP_BLOCK_HYS_SLOT_block_hys_th_START (8)
#define WBBP_BLOCK_HYS_SLOT_block_hys_th_END (13)
#define WBBP_BLOCK_HYS_SLOT_block_4stage_slot_START (16)
#define WBBP_BLOCK_HYS_SLOT_block_4stage_slot_END (21)
typedef union
{
    unsigned long block_gen_th_reg;
    struct
    {
        unsigned long block_gen_rrc_in_th : 6;
        unsigned long reserved_0 : 2;
        unsigned long block_gen_rrc_in_2th : 6;
        unsigned long reserved_1 : 2;
        unsigned long block_gen_diff_th : 6;
        unsigned long reserved_2 : 10;
    } reg;
} WBBP_BLOCK_GEN_TH_UNION;
#define WBBP_BLOCK_GEN_TH_block_gen_rrc_in_th_START (0)
#define WBBP_BLOCK_GEN_TH_block_gen_rrc_in_th_END (5)
#define WBBP_BLOCK_GEN_TH_block_gen_rrc_in_2th_START (8)
#define WBBP_BLOCK_GEN_TH_block_gen_rrc_in_2th_END (13)
#define WBBP_BLOCK_GEN_TH_block_gen_diff_th_START (16)
#define WBBP_BLOCK_GEN_TH_block_gen_diff_th_END (21)
typedef union
{
    unsigned long block_dis_lth_reg;
    struct
    {
        unsigned long block_dis_rrc_out_lth : 6;
        unsigned long reserved_0 : 10;
        unsigned long block_dis_rrc_in_th : 6;
        unsigned long reserved_1 : 10;
    } reg;
} WBBP_BLOCK_DIS_LTH_UNION;
#define WBBP_BLOCK_DIS_LTH_block_dis_rrc_out_lth_START (0)
#define WBBP_BLOCK_DIS_LTH_block_dis_rrc_out_lth_END (5)
#define WBBP_BLOCK_DIS_LTH_block_dis_rrc_in_th_START (16)
#define WBBP_BLOCK_DIS_LTH_block_dis_rrc_in_th_END (21)
typedef union
{
    unsigned long block_dis_hth_reg;
    struct
    {
        unsigned long block_dis_rrc_out_hth : 6;
        unsigned long reserved_0 : 10;
        unsigned long block_dis_diff_th : 6;
        unsigned long reserved_1 : 10;
    } reg;
} WBBP_BLOCK_DIS_HTH_UNION;
#define WBBP_BLOCK_DIS_HTH_block_dis_rrc_out_hth_START (0)
#define WBBP_BLOCK_DIS_HTH_block_dis_rrc_out_hth_END (5)
#define WBBP_BLOCK_DIS_HTH_block_dis_diff_th_START (16)
#define WBBP_BLOCK_DIS_HTH_block_dis_diff_th_END (21)
typedef union
{
    unsigned long aagc_rssi_8s_inc_th_a20_reg;
    struct
    {
        unsigned long s5_2s6_8s_th : 8;
        unsigned long s6_2s7_8s_th : 8;
        unsigned long s7_2s8_8s_th : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_AAGC_RSSI_8S_INC_TH_A20_UNION;
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s5_2s6_8s_th_START (0)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s5_2s6_8s_th_END (7)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s6_2s7_8s_th_START (8)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s6_2s7_8s_th_END (15)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s7_2s8_8s_th_START (16)
#define WBBP_AAGC_RSSI_8S_INC_TH_A20_s7_2s8_8s_th_END (23)
typedef union
{
    unsigned long aagc_rssi_8s_dec_th_a20_reg;
    struct
    {
        unsigned long s6_2s5_8s_th : 8;
        unsigned long s7_2s6_8s_th : 8;
        unsigned long s8_2s7_8s_th : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_AAGC_RSSI_8S_DEC_TH_A20_UNION;
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s6_2s5_8s_th_START (0)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s6_2s5_8s_th_END (7)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s7_2s6_8s_th_START (8)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s7_2s6_8s_th_END (15)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s8_2s7_8s_th_START (16)
#define WBBP_AAGC_RSSI_8S_DEC_TH_A20_s8_2s7_8s_th_END (23)
typedef union
{
    unsigned long s6_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s6_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S6_8S_RF_CTRL_AT1_UNION;
#define WBBP_S6_8S_RF_CTRL_AT1_s6_8s_rf_ctrl_at1_START (0)
#define WBBP_S6_8S_RF_CTRL_AT1_s6_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s7_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s7_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S7_8S_RF_CTRL_AT1_UNION;
#define WBBP_S7_8S_RF_CTRL_AT1_s7_8s_rf_ctrl_at1_START (0)
#define WBBP_S7_8S_RF_CTRL_AT1_s7_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s8_8s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s8_8s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S8_8S_RF_CTRL_AT1_UNION;
#define WBBP_S8_8S_RF_CTRL_AT1_s8_8s_rf_ctrl_at1_START (0)
#define WBBP_S8_8S_RF_CTRL_AT1_s8_8s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s6_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s6_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S6_8S_RF_CTRL_AT2_UNION;
#define WBBP_S6_8S_RF_CTRL_AT2_s6_8s_rf_ctrl_at2_START (0)
#define WBBP_S6_8S_RF_CTRL_AT2_s6_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s7_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s7_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S7_8S_RF_CTRL_AT2_UNION;
#define WBBP_S7_8S_RF_CTRL_AT2_s7_8s_rf_ctrl_at2_START (0)
#define WBBP_S7_8S_RF_CTRL_AT2_s7_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s8_8s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s8_8s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S8_8S_RF_CTRL_AT2_UNION;
#define WBBP_S8_8S_RF_CTRL_AT2_s8_8s_rf_ctrl_at2_START (0)
#define WBBP_S8_8S_RF_CTRL_AT2_s8_8s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long rf_8s_gain_s67_inter_at1_a20_reg;
    struct
    {
        unsigned long s6_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_UNION;
#define WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_s6_8s_rf_gain_inter_at1_START (0)
#define WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_s6_8s_rf_gain_inter_at1_END (11)
#define WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_s7_8s_rf_gain_inter_at1_START (16)
#define WBBP_RF_8S_GAIN_S67_INTER_AT1_A20_s7_8s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_8s_gain_s8_inter_at1_a20_reg;
    struct
    {
        unsigned long s8_8s_rf_gain_inter_at1 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_RF_8S_GAIN_S8_INTER_AT1_A20_UNION;
#define WBBP_RF_8S_GAIN_S8_INTER_AT1_A20_s8_8s_rf_gain_inter_at1_START (0)
#define WBBP_RF_8S_GAIN_S8_INTER_AT1_A20_s8_8s_rf_gain_inter_at1_END (11)
typedef union
{
    unsigned long rf_8s_gain_s67_inter_at2_a20_reg;
    struct
    {
        unsigned long s6_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_UNION;
#define WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_s6_8s_rf_gain_inter_at2_START (0)
#define WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_s6_8s_rf_gain_inter_at2_END (11)
#define WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_s7_8s_rf_gain_inter_at2_START (16)
#define WBBP_RF_8S_GAIN_S67_INTER_AT2_A20_s7_8s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s8_inter_at2_a20_reg;
    struct
    {
        unsigned long s8_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_RF_8S_GAIN_S8_INTER_AT2_A20_UNION;
#define WBBP_RF_8S_GAIN_S8_INTER_AT2_A20_s8_8s_rf_gain_inter_at2_START (0)
#define WBBP_RF_8S_GAIN_S8_INTER_AT2_A20_s8_8s_rf_gain_inter_at2_END (11)
typedef union
{
    unsigned long rf_8s_gain_s67_intra_at1_a20_reg;
    struct
    {
        unsigned long s6_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_UNION;
#define WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_s6_8s_rf_gain_intra_at1_START (0)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_s6_8s_rf_gain_intra_at1_END (11)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_s7_8s_rf_gain_intra_at1_START (16)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT1_A20_s7_8s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long block_rpt_at1_reg;
    struct
    {
        unsigned long drssi_125db_rrc_in_at1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long drssi_125db_rrc_out_at1 : 10;
        unsigned long reserved_1 : 2;
        unsigned long bbp_hw_blk_ind_at1 : 1;
        unsigned long reserved_2 : 3;
    } reg;
} WBBP_BLOCK_RPT_AT1_UNION;
#define WBBP_BLOCK_RPT_AT1_drssi_125db_rrc_in_at1_START (0)
#define WBBP_BLOCK_RPT_AT1_drssi_125db_rrc_in_at1_END (9)
#define WBBP_BLOCK_RPT_AT1_drssi_125db_rrc_out_at1_START (16)
#define WBBP_BLOCK_RPT_AT1_drssi_125db_rrc_out_at1_END (25)
#define WBBP_BLOCK_RPT_AT1_bbp_hw_blk_ind_at1_START (28)
#define WBBP_BLOCK_RPT_AT1_bbp_hw_blk_ind_at1_END (28)
typedef union
{
    unsigned long block_rpt_at2_reg;
    struct
    {
        unsigned long drssi_125db_rrc_in_at2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long drssi_125db_rrc_out_at2 : 10;
        unsigned long reserved_1 : 2;
        unsigned long bbp_hw_blk_ind_at2 : 1;
        unsigned long reserved_2 : 3;
    } reg;
} WBBP_BLOCK_RPT_AT2_UNION;
#define WBBP_BLOCK_RPT_AT2_drssi_125db_rrc_in_at2_START (0)
#define WBBP_BLOCK_RPT_AT2_drssi_125db_rrc_in_at2_END (9)
#define WBBP_BLOCK_RPT_AT2_drssi_125db_rrc_out_at2_START (16)
#define WBBP_BLOCK_RPT_AT2_drssi_125db_rrc_out_at2_END (25)
#define WBBP_BLOCK_RPT_AT2_bbp_hw_blk_ind_at2_START (28)
#define WBBP_BLOCK_RPT_AT2_bbp_hw_blk_ind_at2_END (28)
typedef union
{
    unsigned long rf_8s_gain_s23_inter_at2_reg;
    struct
    {
        unsigned long s2_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s3_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S23_INTER_AT2_UNION;
#define WBBP_RF_8S_GAIN_S23_INTER_AT2_s2_8s_rf_gain_inter_at2_START (0)
#define WBBP_RF_8S_GAIN_S23_INTER_AT2_s2_8s_rf_gain_inter_at2_END (11)
#define WBBP_RF_8S_GAIN_S23_INTER_AT2_s3_8s_rf_gain_inter_at2_START (16)
#define WBBP_RF_8S_GAIN_S23_INTER_AT2_s3_8s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s45_inter_at2_reg;
    struct
    {
        unsigned long s4_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s5_8s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S45_INTER_AT2_UNION;
#define WBBP_RF_8S_GAIN_S45_INTER_AT2_s4_8s_rf_gain_inter_at2_START (0)
#define WBBP_RF_8S_GAIN_S45_INTER_AT2_s4_8s_rf_gain_inter_at2_END (11)
#define WBBP_RF_8S_GAIN_S45_INTER_AT2_s5_8s_rf_gain_inter_at2_START (16)
#define WBBP_RF_8S_GAIN_S45_INTER_AT2_s5_8s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s8_intra_at1_a20_reg;
    struct
    {
        unsigned long s8_8s_rf_gain_intra_at1 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_RF_8S_GAIN_S8_INTRA_AT1_A20_UNION;
#define WBBP_RF_8S_GAIN_S8_INTRA_AT1_A20_s8_8s_rf_gain_intra_at1_START (0)
#define WBBP_RF_8S_GAIN_S8_INTRA_AT1_A20_s8_8s_rf_gain_intra_at1_END (11)
typedef union
{
    unsigned long rf_8s_gain_s67_intra_at2_a20_reg;
    struct
    {
        unsigned long s6_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_UNION;
#define WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_s6_8s_rf_gain_intra_at2_START (0)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_s6_8s_rf_gain_intra_at2_END (11)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_s7_8s_rf_gain_intra_at2_START (16)
#define WBBP_RF_8S_GAIN_S67_INTRA_AT2_A20_s7_8s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_8s_gain_s8_intra_at2_a20_reg;
    struct
    {
        unsigned long s8_8s_rf_gain_intra_at2 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_RF_8S_GAIN_S8_INTRA_AT2_A20_UNION;
#define WBBP_RF_8S_GAIN_S8_INTRA_AT2_A20_s8_8s_rf_gain_intra_at2_START (0)
#define WBBP_RF_8S_GAIN_S8_INTRA_AT2_A20_s8_8s_rf_gain_intra_at2_END (11)
typedef union
{
    unsigned long rf_gain_cfg_freq_reg;
    struct
    {
        unsigned long rf_cfg_slot_num : 16;
        unsigned long reserved : 15;
        unsigned long rf_cfg_slot_en : 1;
    } reg;
} WBBP_RF_GAIN_CFG_FREQ_UNION;
#define WBBP_RF_GAIN_CFG_FREQ_rf_cfg_slot_num_START (0)
#define WBBP_RF_GAIN_CFG_FREQ_rf_cfg_slot_num_END (15)
#define WBBP_RF_GAIN_CFG_FREQ_rf_cfg_slot_en_START (31)
#define WBBP_RF_GAIN_CFG_FREQ_rf_cfg_slot_en_END (31)
typedef union
{
    unsigned long rf_5s_s1_vbias_at1_reg;
    struct
    {
        unsigned long s1_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S1_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S1_VBIAS_AT1_s1_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S1_VBIAS_AT1_s1_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s2_vbias_at1_reg;
    struct
    {
        unsigned long s2_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S2_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S2_VBIAS_AT1_s2_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S2_VBIAS_AT1_s2_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s3_vbias_at1_reg;
    struct
    {
        unsigned long s3_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S3_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S3_VBIAS_AT1_s3_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S3_VBIAS_AT1_s3_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s4_vbias_at1_reg;
    struct
    {
        unsigned long s4_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S4_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S4_VBIAS_AT1_s4_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S4_VBIAS_AT1_s4_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s5_vbias_at1_reg;
    struct
    {
        unsigned long s5_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S5_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S5_VBIAS_AT1_s5_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S5_VBIAS_AT1_s5_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s6_vbias_at1_reg;
    struct
    {
        unsigned long s6_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S6_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S6_VBIAS_AT1_s6_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S6_VBIAS_AT1_s6_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s7_vbias_at1_reg;
    struct
    {
        unsigned long s7_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S7_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S7_VBIAS_AT1_s7_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S7_VBIAS_AT1_s7_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s8_vbias_at1_reg;
    struct
    {
        unsigned long s8_5s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S8_VBIAS_AT1_UNION;
#define WBBP_RF_5S_S8_VBIAS_AT1_s8_5s_vbias_at1_START (0)
#define WBBP_RF_5S_S8_VBIAS_AT1_s8_5s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_5s_s1_vbias_at2_reg;
    struct
    {
        unsigned long s1_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S1_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S1_VBIAS_AT2_s1_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S1_VBIAS_AT2_s1_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s2_vbias_at2_reg;
    struct
    {
        unsigned long s2_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S2_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S2_VBIAS_AT2_s2_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S2_VBIAS_AT2_s2_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s3_vbias_at2_reg;
    struct
    {
        unsigned long s3_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S3_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S3_VBIAS_AT2_s3_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S3_VBIAS_AT2_s3_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s4_vbias_at2_reg;
    struct
    {
        unsigned long s4_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S4_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S4_VBIAS_AT2_s4_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S4_VBIAS_AT2_s4_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s5_vbias_at2_reg;
    struct
    {
        unsigned long s5_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S5_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S5_VBIAS_AT2_s5_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S5_VBIAS_AT2_s5_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s6_vbias_at2_reg;
    struct
    {
        unsigned long s6_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S6_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S6_VBIAS_AT2_s6_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S6_VBIAS_AT2_s6_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s7_vbias_at2_reg;
    struct
    {
        unsigned long s7_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S7_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S7_VBIAS_AT2_s7_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S7_VBIAS_AT2_s7_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_s8_vbias_at2_reg;
    struct
    {
        unsigned long s8_5s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_5S_S8_VBIAS_AT2_UNION;
#define WBBP_RF_5S_S8_VBIAS_AT2_s8_5s_vbias_at2_START (0)
#define WBBP_RF_5S_S8_VBIAS_AT2_s8_5s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s1_vbias_at1_reg;
    struct
    {
        unsigned long s1_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S1_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S1_VBIAS_AT1_s1_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S1_VBIAS_AT1_s1_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s2_vbias_at1_reg;
    struct
    {
        unsigned long s2_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S2_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S2_VBIAS_AT1_s2_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S2_VBIAS_AT1_s2_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s3_vbias_at1_reg;
    struct
    {
        unsigned long s3_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S3_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S3_VBIAS_AT1_s3_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S3_VBIAS_AT1_s3_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s4_vbias_at1_reg;
    struct
    {
        unsigned long s4_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S4_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S4_VBIAS_AT1_s4_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S4_VBIAS_AT1_s4_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s5_vbias_at1_reg;
    struct
    {
        unsigned long s5_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S5_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S5_VBIAS_AT1_s5_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S5_VBIAS_AT1_s5_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s6_vbias_at1_reg;
    struct
    {
        unsigned long s6_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S6_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S6_VBIAS_AT1_s6_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S6_VBIAS_AT1_s6_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s7_vbias_at1_reg;
    struct
    {
        unsigned long s7_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S7_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S7_VBIAS_AT1_s7_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S7_VBIAS_AT1_s7_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s8_vbias_at1_reg;
    struct
    {
        unsigned long s8_8s_vbias_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S8_VBIAS_AT1_UNION;
#define WBBP_RF_8S_S8_VBIAS_AT1_s8_8s_vbias_at1_START (0)
#define WBBP_RF_8S_S8_VBIAS_AT1_s8_8s_vbias_at1_END (23)
typedef union
{
    unsigned long rf_8s_s1_vbias_at2_reg;
    struct
    {
        unsigned long s1_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S1_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S1_VBIAS_AT2_s1_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S1_VBIAS_AT2_s1_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s2_vbias_at2_reg;
    struct
    {
        unsigned long s2_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S2_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S2_VBIAS_AT2_s2_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S2_VBIAS_AT2_s2_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s3_vbias_at2_reg;
    struct
    {
        unsigned long s3_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S3_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S3_VBIAS_AT2_s3_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S3_VBIAS_AT2_s3_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s4_vbias_at2_reg;
    struct
    {
        unsigned long s4_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S4_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S4_VBIAS_AT2_s4_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S4_VBIAS_AT2_s4_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s5_vbias_at2_reg;
    struct
    {
        unsigned long s5_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S5_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S5_VBIAS_AT2_s5_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S5_VBIAS_AT2_s5_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s6_vbias_at2_reg;
    struct
    {
        unsigned long s6_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S6_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S6_VBIAS_AT2_s6_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S6_VBIAS_AT2_s6_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s7_vbias_at2_reg;
    struct
    {
        unsigned long s7_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S7_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S7_VBIAS_AT2_s7_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S7_VBIAS_AT2_s7_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_8s_s8_vbias_at2_reg;
    struct
    {
        unsigned long s8_8s_vbias_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_RF_8S_S8_VBIAS_AT2_UNION;
#define WBBP_RF_8S_S8_VBIAS_AT2_s8_8s_vbias_at2_START (0)
#define WBBP_RF_8S_S8_VBIAS_AT2_s8_8s_vbias_at2_END (23)
typedef union
{
    unsigned long rf_5s_gain_s12_intra_at1_reg;
    struct
    {
        unsigned long s1_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s2_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S12_INTRA_AT1_UNION;
#define WBBP_RF_5S_GAIN_S12_INTRA_AT1_s1_5s_rf_gain_intra_at1_START (0)
#define WBBP_RF_5S_GAIN_S12_INTRA_AT1_s1_5s_rf_gain_intra_at1_END (11)
#define WBBP_RF_5S_GAIN_S12_INTRA_AT1_s2_5s_rf_gain_intra_at1_START (16)
#define WBBP_RF_5S_GAIN_S12_INTRA_AT1_s2_5s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s34_intra_at1_reg;
    struct
    {
        unsigned long s3_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s4_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S34_INTRA_AT1_UNION;
#define WBBP_RF_5S_GAIN_S34_INTRA_AT1_s3_5s_rf_gain_intra_at1_START (0)
#define WBBP_RF_5S_GAIN_S34_INTRA_AT1_s3_5s_rf_gain_intra_at1_END (11)
#define WBBP_RF_5S_GAIN_S34_INTRA_AT1_s4_5s_rf_gain_intra_at1_START (16)
#define WBBP_RF_5S_GAIN_S34_INTRA_AT1_s4_5s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s51_intra_at1_at2_reg;
    struct
    {
        unsigned long s5_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s1_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_UNION;
#define WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_s5_5s_rf_gain_intra_at1_START (0)
#define WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_s5_5s_rf_gain_intra_at1_END (11)
#define WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_s1_5s_rf_gain_intra_at2_START (16)
#define WBBP_RF_5S_GAIN_S51_INTRA_AT1_AT2_s1_5s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s23_intra_at2_reg;
    struct
    {
        unsigned long s2_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s3_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S23_INTRA_AT2_UNION;
#define WBBP_RF_5S_GAIN_S23_INTRA_AT2_s2_5s_rf_gain_intra_at2_START (0)
#define WBBP_RF_5S_GAIN_S23_INTRA_AT2_s2_5s_rf_gain_intra_at2_END (11)
#define WBBP_RF_5S_GAIN_S23_INTRA_AT2_s3_5s_rf_gain_intra_at2_START (16)
#define WBBP_RF_5S_GAIN_S23_INTRA_AT2_s3_5s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s45_intra_at2_reg;
    struct
    {
        unsigned long s4_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s5_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S45_INTRA_AT2_UNION;
#define WBBP_RF_5S_GAIN_S45_INTRA_AT2_s4_5s_rf_gain_intra_at2_START (0)
#define WBBP_RF_5S_GAIN_S45_INTRA_AT2_s4_5s_rf_gain_intra_at2_END (11)
#define WBBP_RF_5S_GAIN_S45_INTRA_AT2_s5_5s_rf_gain_intra_at2_START (16)
#define WBBP_RF_5S_GAIN_S45_INTRA_AT2_s5_5s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s12_inter_at1_reg;
    struct
    {
        unsigned long s1_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s2_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S12_INTER_AT1_UNION;
#define WBBP_RF_5S_GAIN_S12_INTER_AT1_s1_5s_rf_gain_inter_at1_START (0)
#define WBBP_RF_5S_GAIN_S12_INTER_AT1_s1_5s_rf_gain_inter_at1_END (11)
#define WBBP_RF_5S_GAIN_S12_INTER_AT1_s2_5s_rf_gain_inter_at1_START (16)
#define WBBP_RF_5S_GAIN_S12_INTER_AT1_s2_5s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s34_inter_at1_reg;
    struct
    {
        unsigned long s3_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s4_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S34_INTER_AT1_UNION;
#define WBBP_RF_5S_GAIN_S34_INTER_AT1_s3_5s_rf_gain_inter_at1_START (0)
#define WBBP_RF_5S_GAIN_S34_INTER_AT1_s3_5s_rf_gain_inter_at1_END (11)
#define WBBP_RF_5S_GAIN_S34_INTER_AT1_s4_5s_rf_gain_inter_at1_START (16)
#define WBBP_RF_5S_GAIN_S34_INTER_AT1_s4_5s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s51_inter_at1_at2_reg;
    struct
    {
        unsigned long s5_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s1_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_UNION;
#define WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_s5_5s_rf_gain_inter_at1_START (0)
#define WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_s5_5s_rf_gain_inter_at1_END (11)
#define WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_s1_5s_rf_gain_inter_at2_START (16)
#define WBBP_RF_5S_GAIN_S51_INTER_AT1_AT2_s1_5s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s23_inter_at2_reg;
    struct
    {
        unsigned long s2_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s3_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S23_INTER_AT2_UNION;
#define WBBP_RF_5S_GAIN_S23_INTER_AT2_s2_5s_rf_gain_inter_at2_START (0)
#define WBBP_RF_5S_GAIN_S23_INTER_AT2_s2_5s_rf_gain_inter_at2_END (11)
#define WBBP_RF_5S_GAIN_S23_INTER_AT2_s3_5s_rf_gain_inter_at2_START (16)
#define WBBP_RF_5S_GAIN_S23_INTER_AT2_s3_5s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s45_inter_at2_reg;
    struct
    {
        unsigned long s4_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s5_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S45_INTER_AT2_UNION;
#define WBBP_RF_5S_GAIN_S45_INTER_AT2_s4_5s_rf_gain_inter_at2_START (0)
#define WBBP_RF_5S_GAIN_S45_INTER_AT2_s4_5s_rf_gain_inter_at2_END (11)
#define WBBP_RF_5S_GAIN_S45_INTER_AT2_s5_5s_rf_gain_inter_at2_START (16)
#define WBBP_RF_5S_GAIN_S45_INTER_AT2_s5_5s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long drssi_over_ctrl_at1_reg;
    struct
    {
        unsigned long dsp_drssi_over_win_length_at1 : 8;
        unsigned long dsp_drssi_over_num_at1 : 8;
        unsigned long dsp_drssi_over_threshold_at1 : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_DRSSI_OVER_CTRL_AT1_UNION;
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_win_length_at1_START (0)
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_win_length_at1_END (7)
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_num_at1_START (8)
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_num_at1_END (15)
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_threshold_at1_START (16)
#define WBBP_DRSSI_OVER_CTRL_AT1_dsp_drssi_over_threshold_at1_END (25)
typedef union
{
    unsigned long drssi_over_ctrl_at2_reg;
    struct
    {
        unsigned long dsp_drssi_over_win_length_at2 : 8;
        unsigned long dsp_drssi_over_num_at2 : 8;
        unsigned long dsp_drssi_over_threshold_at2 : 10;
        unsigned long reserved : 6;
    } reg;
} WBBP_DRSSI_OVER_CTRL_AT2_UNION;
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_win_length_at2_START (0)
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_win_length_at2_END (7)
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_num_at2_START (8)
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_num_at2_END (15)
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_threshold_at2_START (16)
#define WBBP_DRSSI_OVER_CTRL_AT2_dsp_drssi_over_threshold_at2_END (25)
typedef union
{
    unsigned long aagc_state_sel_reg;
    struct
    {
        unsigned long dsp_aagc_state_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_AAGC_STATE_SEL_UNION;
#define WBBP_AAGC_STATE_SEL_dsp_aagc_state_sel_START (0)
#define WBBP_AAGC_STATE_SEL_dsp_aagc_state_sel_END (1)
typedef union
{
    unsigned long spur_remove_en_reg;
    struct
    {
        unsigned long dsp_spur_remove_at1_en : 1;
        unsigned long dsp_remove_allrun_at1_en : 1;
        unsigned long reserved_0 : 2;
        unsigned long dsp_spur_remove_at2_en : 1;
        unsigned long dsp_remove_allrun_at2_en : 1;
        unsigned long reserved_1 : 26;
    } reg;
} WBBP_SPUR_REMOVE_EN_UNION;
#define WBBP_SPUR_REMOVE_EN_dsp_spur_remove_at1_en_START (0)
#define WBBP_SPUR_REMOVE_EN_dsp_spur_remove_at1_en_END (0)
#define WBBP_SPUR_REMOVE_EN_dsp_remove_allrun_at1_en_START (1)
#define WBBP_SPUR_REMOVE_EN_dsp_remove_allrun_at1_en_END (1)
#define WBBP_SPUR_REMOVE_EN_dsp_spur_remove_at2_en_START (4)
#define WBBP_SPUR_REMOVE_EN_dsp_spur_remove_at2_en_END (4)
#define WBBP_SPUR_REMOVE_EN_dsp_remove_allrun_at2_en_START (5)
#define WBBP_SPUR_REMOVE_EN_dsp_remove_allrun_at2_en_END (5)
typedef union
{
    unsigned long spur_cfg_reg;
    struct
    {
        unsigned long dsp_spur_freq : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_rssi_threshold_spur : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_SPUR_CFG_UNION;
#define WBBP_SPUR_CFG_dsp_spur_freq_START (0)
#define WBBP_SPUR_CFG_dsp_spur_freq_END (8)
#define WBBP_SPUR_CFG_dsp_rssi_threshold_spur_START (16)
#define WBBP_SPUR_CFG_dsp_rssi_threshold_spur_END (26)
typedef union
{
    unsigned long at1_spur_removed_dsp_reg;
    struct
    {
        unsigned long at1_removed_i_dsp : 9;
        unsigned long reserved_0 : 7;
        unsigned long at1_removed_q_dsp : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_AT1_SPUR_REMOVED_DSP_UNION;
#define WBBP_AT1_SPUR_REMOVED_DSP_at1_removed_i_dsp_START (0)
#define WBBP_AT1_SPUR_REMOVED_DSP_at1_removed_i_dsp_END (8)
#define WBBP_AT1_SPUR_REMOVED_DSP_at1_removed_q_dsp_START (16)
#define WBBP_AT1_SPUR_REMOVED_DSP_at1_removed_q_dsp_END (24)
typedef union
{
    unsigned long at2_spur_removed_dsp_reg;
    struct
    {
        unsigned long at2_removed_i_dsp : 9;
        unsigned long reserved_0 : 7;
        unsigned long at2_removed_q_dsp : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_AT2_SPUR_REMOVED_DSP_UNION;
#define WBBP_AT2_SPUR_REMOVED_DSP_at2_removed_i_dsp_START (0)
#define WBBP_AT2_SPUR_REMOVED_DSP_at2_removed_i_dsp_END (8)
#define WBBP_AT2_SPUR_REMOVED_DSP_at2_removed_q_dsp_START (16)
#define WBBP_AT2_SPUR_REMOVED_DSP_at2_removed_q_dsp_END (24)
typedef union
{
    unsigned long s8_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s8_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S8_5S_RF_CTRL_AT2_UNION;
#define WBBP_S8_5S_RF_CTRL_AT2_s8_5s_rf_ctrl_at2_START (0)
#define WBBP_S8_5S_RF_CTRL_AT2_s8_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long iq_ak_pk_init_cfg_at1_reg;
    struct
    {
        unsigned long dsp_init_iq_ak_at1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_init_iq_pk_at1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_IQ_AK_PK_INIT_CFG_AT1_UNION;
#define WBBP_IQ_AK_PK_INIT_CFG_AT1_dsp_init_iq_ak_at1_START (0)
#define WBBP_IQ_AK_PK_INIT_CFG_AT1_dsp_init_iq_ak_at1_END (9)
#define WBBP_IQ_AK_PK_INIT_CFG_AT1_dsp_init_iq_pk_at1_START (16)
#define WBBP_IQ_AK_PK_INIT_CFG_AT1_dsp_init_iq_pk_at1_END (26)
typedef union
{
    unsigned long iq_ak_pk_init_cfg_at2_reg;
    struct
    {
        unsigned long dsp_init_iq_ak_at2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_init_iq_pk_at2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_IQ_AK_PK_INIT_CFG_AT2_UNION;
#define WBBP_IQ_AK_PK_INIT_CFG_AT2_dsp_init_iq_ak_at2_START (0)
#define WBBP_IQ_AK_PK_INIT_CFG_AT2_dsp_init_iq_ak_at2_END (9)
#define WBBP_IQ_AK_PK_INIT_CFG_AT2_dsp_init_iq_pk_at2_START (16)
#define WBBP_IQ_AK_PK_INIT_CFG_AT2_dsp_init_iq_pk_at2_END (26)
typedef union
{
    unsigned long hsdpa_dc_cfg_reg;
    struct
    {
        unsigned long dsp_wagc_cell_sel : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_wagc_nco_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_ph_acc_clr_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long dsp_dl_dc_en : 1;
        unsigned long reserved_3 : 19;
    } reg;
} WBBP_HSDPA_DC_CFG_UNION;
#define WBBP_HSDPA_DC_CFG_dsp_wagc_cell_sel_START (0)
#define WBBP_HSDPA_DC_CFG_dsp_wagc_cell_sel_END (0)
#define WBBP_HSDPA_DC_CFG_dsp_wagc_nco_en_START (4)
#define WBBP_HSDPA_DC_CFG_dsp_wagc_nco_en_END (4)
#define WBBP_HSDPA_DC_CFG_dsp_ph_acc_clr_en_START (8)
#define WBBP_HSDPA_DC_CFG_dsp_ph_acc_clr_en_END (8)
#define WBBP_HSDPA_DC_CFG_dsp_dl_dc_en_START (12)
#define WBBP_HSDPA_DC_CFG_dsp_dl_dc_en_END (12)
typedef union
{
    unsigned long wagc_iq_dly_ctrl_reg;
    struct
    {
        unsigned long dsp_sc_nblk_dly_sel : 2;
        unsigned long reserved_0 : 2;
        unsigned long dsp_sc_blk_dly_sel : 2;
        unsigned long reserved_1 : 2;
        unsigned long dsp_dc_nblk_dly_sel : 2;
        unsigned long reserved_2 : 2;
        unsigned long dsp_dc_blk_dly_sel : 2;
        unsigned long reserved_3 : 18;
    } reg;
} WBBP_WAGC_IQ_DLY_CTRL_UNION;
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_sc_nblk_dly_sel_START (0)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_sc_nblk_dly_sel_END (1)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_sc_blk_dly_sel_START (4)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_sc_blk_dly_sel_END (5)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_dc_nblk_dly_sel_START (8)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_dc_nblk_dly_sel_END (9)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_dc_blk_dly_sel_START (12)
#define WBBP_WAGC_IQ_DLY_CTRL_dsp_dc_blk_dly_sel_END (13)
typedef union
{
    unsigned long init_scdc_agc_cfg0_at1_reg;
    struct
    {
        unsigned long dsp_scdc_rssi_rf_at1 : 11;
        unsigned long reserved_0 : 13;
        unsigned long dsp_scdc_5s_state_at1 : 3;
        unsigned long reserved_1 : 1;
        unsigned long dsp_scdc_8s_state_at1 : 3;
        unsigned long reserved_2 : 1;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG0_AT1_UNION;
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_rssi_rf_at1_START (0)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_rssi_rf_at1_END (10)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_5s_state_at1_START (24)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_5s_state_at1_END (26)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_8s_state_at1_START (28)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_dsp_scdc_8s_state_at1_END (30)
typedef union
{
    unsigned long init_scdc_agc_cfg1_at1_reg;
    struct
    {
        unsigned long dsp_scdc_drssi_at1 : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_init_scdc_rssi_en_at1 : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_init_scdc_5s_state_en_at1 : 1;
        unsigned long dsp_init_scdc_8s_state_en_at1 : 1;
        unsigned long reserved_2 : 2;
        unsigned long dsp_init_scdc_drssi_en_at1 : 1;
        unsigned long reserved_3 : 7;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG1_AT1_UNION;
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_scdc_drssi_at1_START (0)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_scdc_drssi_at1_END (8)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_rssi_en_at1_START (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_rssi_en_at1_END (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_5s_state_en_at1_START (20)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_5s_state_en_at1_END (20)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_8s_state_en_at1_START (21)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_8s_state_en_at1_END (21)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_drssi_en_at1_START (24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_dsp_init_scdc_drssi_en_at1_END (24)
typedef union
{
    unsigned long init_scdc_agc_cfg0_at2_reg;
    struct
    {
        unsigned long dsp_scdc_rssi_rf_at2 : 11;
        unsigned long reserved_0 : 13;
        unsigned long dsp_scdc_5s_state_at2 : 3;
        unsigned long reserved_1 : 1;
        unsigned long dsp_scdc_8s_state_at2 : 3;
        unsigned long reserved_2 : 1;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG0_AT2_UNION;
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_rssi_rf_at2_START (0)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_rssi_rf_at2_END (10)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_5s_state_at2_START (24)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_5s_state_at2_END (26)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_8s_state_at2_START (28)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_dsp_scdc_8s_state_at2_END (30)
typedef union
{
    unsigned long init_scdc_agc_cfg1_at2_reg;
    struct
    {
        unsigned long dsp_scdc_drssi_at2 : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_init_scdc_rssi_en_at2 : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_init_scdc_5s_state_en_at2 : 1;
        unsigned long dsp_init_scdc_8s_state_en_at2 : 1;
        unsigned long reserved_2 : 2;
        unsigned long dsp_init_scdc_drssi_en_at2 : 1;
        unsigned long reserved_3 : 7;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG1_AT2_UNION;
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_scdc_drssi_at2_START (0)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_scdc_drssi_at2_END (8)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_rssi_en_at2_START (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_rssi_en_at2_END (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_5s_state_en_at2_START (20)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_5s_state_en_at2_END (20)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_8s_state_en_at2_START (21)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_8s_state_en_at2_END (21)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_drssi_en_at2_START (24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_dsp_init_scdc_drssi_en_at2_END (24)
typedef union
{
    unsigned long init_agc_rpt_cell_at1_reg;
    struct
    {
        unsigned long dsp_rpt_cell_drssi_25db_at1 : 9;
        unsigned long dsp_rpt_cell_rssi_rf_at1 : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_RPT_CELL_AT1_UNION;
#define WBBP_INIT_AGC_RPT_CELL_AT1_dsp_rpt_cell_drssi_25db_at1_START (0)
#define WBBP_INIT_AGC_RPT_CELL_AT1_dsp_rpt_cell_drssi_25db_at1_END (8)
#define WBBP_INIT_AGC_RPT_CELL_AT1_dsp_rpt_cell_rssi_rf_at1_START (9)
#define WBBP_INIT_AGC_RPT_CELL_AT1_dsp_rpt_cell_rssi_rf_at1_END (19)
typedef union
{
    unsigned long init_agc_rpt_cell_at2_reg;
    struct
    {
        unsigned long dsp_rpt_cell_drssi_25db_at2 : 9;
        unsigned long dsp_rpt_cell_rssi_rf_at2 : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_RPT_CELL_AT2_UNION;
#define WBBP_INIT_AGC_RPT_CELL_AT2_dsp_rpt_cell_drssi_25db_at2_START (0)
#define WBBP_INIT_AGC_RPT_CELL_AT2_dsp_rpt_cell_drssi_25db_at2_END (8)
#define WBBP_INIT_AGC_RPT_CELL_AT2_dsp_rpt_cell_rssi_rf_at2_START (9)
#define WBBP_INIT_AGC_RPT_CELL_AT2_dsp_rpt_cell_rssi_rf_at2_END (19)
typedef union
{
    unsigned long soft_blk_cfg_reg;
    struct
    {
        unsigned long dsp_blk_start_cnt : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_SOFT_BLK_CFG_UNION;
#define WBBP_SOFT_BLK_CFG_dsp_blk_start_cnt_START (0)
#define WBBP_SOFT_BLK_CFG_dsp_blk_start_cnt_END (15)
typedef union
{
    unsigned long abb_blk_rpt_at1_reg;
    struct
    {
        unsigned long abb_drssi_valid_at1 : 1;
        unsigned long reserved_0 : 3;
        unsigned long wagc_blk_drssi_at1 : 9;
        unsigned long reserved_1 : 19;
    } reg;
} WBBP_ABB_BLK_RPT_AT1_UNION;
#define WBBP_ABB_BLK_RPT_AT1_abb_drssi_valid_at1_START (0)
#define WBBP_ABB_BLK_RPT_AT1_abb_drssi_valid_at1_END (0)
#define WBBP_ABB_BLK_RPT_AT1_wagc_blk_drssi_at1_START (4)
#define WBBP_ABB_BLK_RPT_AT1_wagc_blk_drssi_at1_END (12)
typedef union
{
    unsigned long blk_output_reg;
    struct
    {
        unsigned long reserved_0 : 4;
        unsigned long dsp_blk_spi_ind : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_blk_spi_data : 24;
    } reg;
} WBBP_BLK_OUTPUT_UNION;
#define WBBP_BLK_OUTPUT_dsp_blk_spi_ind_START (4)
#define WBBP_BLK_OUTPUT_dsp_blk_spi_ind_END (4)
#define WBBP_BLK_OUTPUT_dsp_blk_spi_data_START (8)
#define WBBP_BLK_OUTPUT_dsp_blk_spi_data_END (31)
typedef union
{
    unsigned long abb_blk_rpt_at2_reg;
    struct
    {
        unsigned long abb_drssi_valid_at2 : 1;
        unsigned long reserved_0 : 3;
        unsigned long wagc_blk_drssi_at2 : 9;
        unsigned long reserved_1 : 19;
    } reg;
} WBBP_ABB_BLK_RPT_AT2_UNION;
#define WBBP_ABB_BLK_RPT_AT2_abb_drssi_valid_at2_START (0)
#define WBBP_ABB_BLK_RPT_AT2_abb_drssi_valid_at2_END (0)
#define WBBP_ABB_BLK_RPT_AT2_wagc_blk_drssi_at2_START (4)
#define WBBP_ABB_BLK_RPT_AT2_wagc_blk_drssi_at2_END (12)
typedef union
{
    unsigned long wagc_ckg_bypass_reg;
    struct
    {
        unsigned long dsp_dlfe_ckg_bypass : 29;
        unsigned long reserved : 3;
    } reg;
} WBBP_WAGC_CKG_BYPASS_UNION;
#define WBBP_WAGC_CKG_BYPASS_dsp_dlfe_ckg_bypass_START (0)
#define WBBP_WAGC_CKG_BYPASS_dsp_dlfe_ckg_bypass_END (28)
typedef union
{
    unsigned long dc_sta_cal_rpt_at1_reg;
    struct
    {
        unsigned long sta_dc_cal_finish_cpu_at1 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CAL_RPT_AT1_UNION;
#define WBBP_DC_STA_CAL_RPT_AT1_sta_dc_cal_finish_cpu_at1_START (0)
#define WBBP_DC_STA_CAL_RPT_AT1_sta_dc_cal_finish_cpu_at1_END (0)
typedef union
{
    unsigned long dc_sta_cal_rpt_at2_reg;
    struct
    {
        unsigned long sta_dc_cal_finish_cpu_at2 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CAL_RPT_AT2_UNION;
#define WBBP_DC_STA_CAL_RPT_AT2_sta_dc_cal_finish_cpu_at2_START (0)
#define WBBP_DC_STA_CAL_RPT_AT2_sta_dc_cal_finish_cpu_at2_END (0)
typedef union
{
    unsigned long dc_sta_crro_ctrl0_at1_reg;
    struct
    {
        unsigned long dsp_sta_dc_cal_en_at1 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CRRO_CTRL0_AT1_UNION;
#define WBBP_DC_STA_CRRO_CTRL0_AT1_dsp_sta_dc_cal_en_at1_START (0)
#define WBBP_DC_STA_CRRO_CTRL0_AT1_dsp_sta_dc_cal_en_at1_END (0)
typedef union
{
    unsigned long dc_sta_crro_ctrl0_at2_reg;
    struct
    {
        unsigned long dsp_sta_dc_cal_en_at2 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CRRO_CTRL0_AT2_UNION;
#define WBBP_DC_STA_CRRO_CTRL0_AT2_dsp_sta_dc_cal_en_at2_START (0)
#define WBBP_DC_STA_CRRO_CTRL0_AT2_dsp_sta_dc_cal_en_at2_END (0)
typedef union
{
    unsigned long dc_sta_crro_ctrl1_at1_reg;
    struct
    {
        unsigned long dsp_sta_dc_cal_clr_at1 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CRRO_CTRL1_AT1_UNION;
#define WBBP_DC_STA_CRRO_CTRL1_AT1_dsp_sta_dc_cal_clr_at1_START (0)
#define WBBP_DC_STA_CRRO_CTRL1_AT1_dsp_sta_dc_cal_clr_at1_END (0)
typedef union
{
    unsigned long dc_sta_crro_ctrl1_at2_reg;
    struct
    {
        unsigned long dsp_sta_dc_cal_clr_at2 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_CRRO_CTRL1_AT2_UNION;
#define WBBP_DC_STA_CRRO_CTRL1_AT2_dsp_sta_dc_cal_clr_at2_START (0)
#define WBBP_DC_STA_CRRO_CTRL1_AT2_dsp_sta_dc_cal_clr_at2_END (0)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s1_8s_at1_reg;
    struct
    {
        unsigned long dsp_s1_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT1_dsp_s1_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT1_dsp_s1_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s2_8s_at1_reg;
    struct
    {
        unsigned long dsp_s2_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT1_dsp_s2_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT1_dsp_s2_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s3_8s_at1_reg;
    struct
    {
        unsigned long dsp_s3_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT1_dsp_s3_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT1_dsp_s3_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s4_8s_at1_reg;
    struct
    {
        unsigned long dsp_s4_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT1_dsp_s4_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT1_dsp_s4_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s5_8s_at1_reg;
    struct
    {
        unsigned long dsp_s5_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT1_dsp_s5_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT1_dsp_s5_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s6_8s_at1_reg;
    struct
    {
        unsigned long dsp_s6_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT1_dsp_s6_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT1_dsp_s6_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s7_8s_at1_reg;
    struct
    {
        unsigned long dsp_s7_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT1_dsp_s7_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT1_dsp_s7_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s8_8s_at1_reg;
    struct
    {
        unsigned long dsp_s8_8s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT1_dsp_s8_8s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT1_dsp_s8_8s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s1_5s_at1_reg;
    struct
    {
        unsigned long dsp_s1_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT1_dsp_s1_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT1_dsp_s1_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s2_5s_at1_reg;
    struct
    {
        unsigned long dsp_s2_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT1_dsp_s2_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT1_dsp_s2_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s3_5s_at1_reg;
    struct
    {
        unsigned long dsp_s3_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT1_dsp_s3_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT1_dsp_s3_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s4_5s_at1_reg;
    struct
    {
        unsigned long dsp_s4_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT1_dsp_s4_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT1_dsp_s4_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s5_5s_at1_reg;
    struct
    {
        unsigned long dsp_s5_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT1_dsp_s5_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT1_dsp_s5_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s1_8s_at1_reg;
    struct
    {
        unsigned long dsp_s1_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT1_dsp_s1_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT1_dsp_s1_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s2_8s_at1_reg;
    struct
    {
        unsigned long dsp_s2_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT1_dsp_s2_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT1_dsp_s2_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s3_8s_at1_reg;
    struct
    {
        unsigned long dsp_s3_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT1_dsp_s3_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT1_dsp_s3_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s4_8s_at1_reg;
    struct
    {
        unsigned long dsp_s4_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT1_dsp_s4_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT1_dsp_s4_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s5_8s_at1_reg;
    struct
    {
        unsigned long dsp_s5_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT1_dsp_s5_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT1_dsp_s5_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s6_8s_at1_reg;
    struct
    {
        unsigned long dsp_s6_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT1_dsp_s6_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT1_dsp_s6_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s7_8s_at1_reg;
    struct
    {
        unsigned long dsp_s7_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT1_dsp_s7_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT1_dsp_s7_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s8_8s_at1_reg;
    struct
    {
        unsigned long dsp_s8_8s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT1_dsp_s8_8s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT1_dsp_s8_8s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s1_5s_at1_reg;
    struct
    {
        unsigned long dsp_s1_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT1_dsp_s1_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT1_dsp_s1_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s2_5s_at1_reg;
    struct
    {
        unsigned long dsp_s2_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT1_dsp_s2_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT1_dsp_s2_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s3_5s_at1_reg;
    struct
    {
        unsigned long dsp_s3_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT1_dsp_s3_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT1_dsp_s3_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s4_5s_at1_reg;
    struct
    {
        unsigned long dsp_s4_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT1_dsp_s4_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT1_dsp_s4_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s5_5s_at1_reg;
    struct
    {
        unsigned long dsp_s5_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT1_dsp_s5_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT1_dsp_s5_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s1_8s_at2_reg;
    struct
    {
        unsigned long dsp_s1_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT2_dsp_s1_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_8S_AT2_dsp_s1_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s2_8s_at2_reg;
    struct
    {
        unsigned long dsp_s2_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT2_dsp_s2_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_8S_AT2_dsp_s2_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s3_8s_at2_reg;
    struct
    {
        unsigned long dsp_s3_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT2_dsp_s3_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_8S_AT2_dsp_s3_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s4_8s_at2_reg;
    struct
    {
        unsigned long dsp_s4_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT2_dsp_s4_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_8S_AT2_dsp_s4_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s5_8s_at2_reg;
    struct
    {
        unsigned long dsp_s5_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT2_dsp_s5_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_8S_AT2_dsp_s5_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s6_8s_at2_reg;
    struct
    {
        unsigned long dsp_s6_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT2_dsp_s6_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_8S_AT2_dsp_s6_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s7_8s_at2_reg;
    struct
    {
        unsigned long dsp_s7_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT2_dsp_s7_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_8S_AT2_dsp_s7_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s8_8s_at2_reg;
    struct
    {
        unsigned long dsp_s8_8s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT2_dsp_s8_8s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_8S_AT2_dsp_s8_8s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s1_5s_at2_reg;
    struct
    {
        unsigned long dsp_s1_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT2_dsp_s1_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S1_5S_AT2_dsp_s1_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s2_5s_at2_reg;
    struct
    {
        unsigned long dsp_s2_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT2_dsp_s2_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S2_5S_AT2_dsp_s2_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s3_5s_at2_reg;
    struct
    {
        unsigned long dsp_s3_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT2_dsp_s3_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S3_5S_AT2_dsp_s3_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s4_5s_at2_reg;
    struct
    {
        unsigned long dsp_s4_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT2_dsp_s4_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S4_5S_AT2_dsp_s4_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s5_5s_at2_reg;
    struct
    {
        unsigned long dsp_s5_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT2_dsp_s5_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S5_5S_AT2_dsp_s5_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s1_8s_at2_reg;
    struct
    {
        unsigned long dsp_s1_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT2_dsp_s1_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_8S_AT2_dsp_s1_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s2_8s_at2_reg;
    struct
    {
        unsigned long dsp_s2_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT2_dsp_s2_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_8S_AT2_dsp_s2_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s3_8s_at2_reg;
    struct
    {
        unsigned long dsp_s3_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT2_dsp_s3_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_8S_AT2_dsp_s3_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s4_8s_at2_reg;
    struct
    {
        unsigned long dsp_s4_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT2_dsp_s4_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_8S_AT2_dsp_s4_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s5_8s_at2_reg;
    struct
    {
        unsigned long dsp_s5_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT2_dsp_s5_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_8S_AT2_dsp_s5_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s6_8s_at2_reg;
    struct
    {
        unsigned long dsp_s6_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT2_dsp_s6_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_8S_AT2_dsp_s6_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s7_8s_at2_reg;
    struct
    {
        unsigned long dsp_s7_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT2_dsp_s7_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_8S_AT2_dsp_s7_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s8_8s_at2_reg;
    struct
    {
        unsigned long dsp_s8_8s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT2_dsp_s8_8s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_8S_AT2_dsp_s8_8s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s1_5s_at2_reg;
    struct
    {
        unsigned long dsp_s1_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT2_dsp_s1_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S1_5S_AT2_dsp_s1_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s2_5s_at2_reg;
    struct
    {
        unsigned long dsp_s2_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT2_dsp_s2_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S2_5S_AT2_dsp_s2_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s3_5s_at2_reg;
    struct
    {
        unsigned long dsp_s3_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT2_dsp_s3_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S3_5S_AT2_dsp_s3_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s4_5s_at2_reg;
    struct
    {
        unsigned long dsp_s4_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT2_dsp_s4_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S4_5S_AT2_dsp_s4_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s5_5s_at2_reg;
    struct
    {
        unsigned long dsp_s5_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT2_dsp_s5_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S5_5S_AT2_dsp_s5_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_spi_en_reg;
    struct
    {
        unsigned long dsp_sta_dc_spi_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DC_STA_SPI_EN_UNION;
#define WBBP_DC_STA_SPI_EN_dsp_sta_dc_spi_en_START (0)
#define WBBP_DC_STA_SPI_EN_dsp_sta_dc_spi_en_END (0)
typedef union
{
    unsigned long dcr_2nd_ctrl_at1_reg;
    struct
    {
        unsigned long small_dc_time_at1 : 8;
        unsigned long small_dc_th_at1 : 8;
        unsigned long reserved : 16;
    } reg;
} WBBP_DCR_2ND_CTRL_AT1_UNION;
#define WBBP_DCR_2ND_CTRL_AT1_small_dc_time_at1_START (0)
#define WBBP_DCR_2ND_CTRL_AT1_small_dc_time_at1_END (7)
#define WBBP_DCR_2ND_CTRL_AT1_small_dc_th_at1_START (8)
#define WBBP_DCR_2ND_CTRL_AT1_small_dc_th_at1_END (15)
typedef union
{
    unsigned long dcr_2nd_ctrl_at2_reg;
    struct
    {
        unsigned long small_dc_time_at2 : 8;
        unsigned long small_dc_th_at2 : 8;
        unsigned long reserved : 16;
    } reg;
} WBBP_DCR_2ND_CTRL_AT2_UNION;
#define WBBP_DCR_2ND_CTRL_AT2_small_dc_time_at2_START (0)
#define WBBP_DCR_2ND_CTRL_AT2_small_dc_time_at2_END (7)
#define WBBP_DCR_2ND_CTRL_AT2_small_dc_th_at2_START (8)
#define WBBP_DCR_2ND_CTRL_AT2_small_dc_th_at2_END (15)
typedef union
{
    unsigned long wagc_state_rpt_at1_reg;
    struct
    {
        unsigned long reserved_0 : 20;
        unsigned long dsp_rpt_agc_5s_state_at1 : 3;
        unsigned long reserved_1 : 1;
        unsigned long dsp_rpt_agc_8s_state_at1 : 3;
        unsigned long reserved_2 : 5;
    } reg;
} WBBP_WAGC_STATE_RPT_AT1_UNION;
#define WBBP_WAGC_STATE_RPT_AT1_dsp_rpt_agc_5s_state_at1_START (20)
#define WBBP_WAGC_STATE_RPT_AT1_dsp_rpt_agc_5s_state_at1_END (22)
#define WBBP_WAGC_STATE_RPT_AT1_dsp_rpt_agc_8s_state_at1_START (24)
#define WBBP_WAGC_STATE_RPT_AT1_dsp_rpt_agc_8s_state_at1_END (26)
typedef union
{
    unsigned long wagc_state_rpt_at2_reg;
    struct
    {
        unsigned long reserved_0 : 20;
        unsigned long dsp_rpt_agc_5s_state_at2 : 3;
        unsigned long reserved_1 : 1;
        unsigned long dsp_rpt_agc_8s_state_at2 : 3;
        unsigned long reserved_2 : 5;
    } reg;
} WBBP_WAGC_STATE_RPT_AT2_UNION;
#define WBBP_WAGC_STATE_RPT_AT2_dsp_rpt_agc_5s_state_at2_START (20)
#define WBBP_WAGC_STATE_RPT_AT2_dsp_rpt_agc_5s_state_at2_END (22)
#define WBBP_WAGC_STATE_RPT_AT2_dsp_rpt_agc_8s_state_at2_START (24)
#define WBBP_WAGC_STATE_RPT_AT2_dsp_rpt_agc_8s_state_at2_END (26)
typedef union
{
    unsigned long dsp_cfg_bbp_blk_at1_reg;
    struct
    {
        unsigned long dsp_soft_blk_ind_at1_intra : 1;
        unsigned long dsp_soft_blk_ind_at1_inter : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DSP_CFG_BBP_BLK_AT1_UNION;
#define WBBP_DSP_CFG_BBP_BLK_AT1_dsp_soft_blk_ind_at1_intra_START (0)
#define WBBP_DSP_CFG_BBP_BLK_AT1_dsp_soft_blk_ind_at1_intra_END (0)
#define WBBP_DSP_CFG_BBP_BLK_AT1_dsp_soft_blk_ind_at1_inter_START (1)
#define WBBP_DSP_CFG_BBP_BLK_AT1_dsp_soft_blk_ind_at1_inter_END (1)
typedef union
{
    unsigned long dsp_cfg_bbp_blk_at2_reg;
    struct
    {
        unsigned long dsp_soft_blk_ind_at2_intra : 1;
        unsigned long dsp_soft_blk_ind_at2_inter : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DSP_CFG_BBP_BLK_AT2_UNION;
#define WBBP_DSP_CFG_BBP_BLK_AT2_dsp_soft_blk_ind_at2_intra_START (0)
#define WBBP_DSP_CFG_BBP_BLK_AT2_dsp_soft_blk_ind_at2_intra_END (0)
#define WBBP_DSP_CFG_BBP_BLK_AT2_dsp_soft_blk_ind_at2_inter_START (1)
#define WBBP_DSP_CFG_BBP_BLK_AT2_dsp_soft_blk_ind_at2_inter_END (1)
typedef union
{
    unsigned long wagc_iq_mis_rpt_at1_reg;
    struct
    {
        unsigned long iq_mis_ak_cpu_at1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long iq_mis_pk_cpu_at1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_WAGC_IQ_MIS_RPT_AT1_UNION;
#define WBBP_WAGC_IQ_MIS_RPT_AT1_iq_mis_ak_cpu_at1_START (0)
#define WBBP_WAGC_IQ_MIS_RPT_AT1_iq_mis_ak_cpu_at1_END (9)
#define WBBP_WAGC_IQ_MIS_RPT_AT1_iq_mis_pk_cpu_at1_START (16)
#define WBBP_WAGC_IQ_MIS_RPT_AT1_iq_mis_pk_cpu_at1_END (26)
typedef union
{
    unsigned long wagc_iq_mis_rpt_at2_reg;
    struct
    {
        unsigned long iq_mis_ak_cpu_at2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long iq_mis_pk_cpu_at2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_WAGC_IQ_MIS_RPT_AT2_UNION;
#define WBBP_WAGC_IQ_MIS_RPT_AT2_iq_mis_ak_cpu_at2_START (0)
#define WBBP_WAGC_IQ_MIS_RPT_AT2_iq_mis_ak_cpu_at2_END (9)
#define WBBP_WAGC_IQ_MIS_RPT_AT2_iq_mis_pk_cpu_at2_START (16)
#define WBBP_WAGC_IQ_MIS_RPT_AT2_iq_mis_pk_cpu_at2_END (26)
typedef union
{
    unsigned long spur_alpha_coe_reg;
    struct
    {
        unsigned long dsp_spur_alpha_para : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_SPUR_ALPHA_COE_UNION;
#define WBBP_SPUR_ALPHA_COE_dsp_spur_alpha_para_START (0)
#define WBBP_SPUR_ALPHA_COE_dsp_spur_alpha_para_END (2)
typedef union
{
    unsigned long wagc_iq_mis_post_rpt_at1_reg;
    struct
    {
        unsigned long rxiq_est_a_post_at1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long rxiq_est_p_post_at1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_WAGC_IQ_MIS_POST_RPT_AT1_UNION;
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT1_rxiq_est_a_post_at1_START (0)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT1_rxiq_est_a_post_at1_END (9)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT1_rxiq_est_p_post_at1_START (16)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT1_rxiq_est_p_post_at1_END (26)
typedef union
{
    unsigned long wagc_iq_mis_post_rpt_at2_reg;
    struct
    {
        unsigned long rxiq_est_a_post_at2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long rxiq_est_p_post_at2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_WAGC_IQ_MIS_POST_RPT_AT2_UNION;
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT2_rxiq_est_a_post_at2_START (0)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT2_rxiq_est_a_post_at2_END (9)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT2_rxiq_est_p_post_at2_START (16)
#define WBBP_WAGC_IQ_MIS_POST_RPT_AT2_rxiq_est_p_post_at2_END (26)
typedef union
{
    unsigned long aagc_rssi_5s_inc_th_add_reg;
    struct
    {
        unsigned long s5_2s6_5s_th : 8;
        unsigned long s6_2s7_5s_th : 8;
        unsigned long s7_2s8_5s_th : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_AAGC_RSSI_5S_INC_TH_ADD_UNION;
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s5_2s6_5s_th_START (0)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s5_2s6_5s_th_END (7)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s6_2s7_5s_th_START (8)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s6_2s7_5s_th_END (15)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s7_2s8_5s_th_START (16)
#define WBBP_AAGC_RSSI_5S_INC_TH_ADD_s7_2s8_5s_th_END (23)
typedef union
{
    unsigned long aagc_rssi_5s_dec_th_add_reg;
    struct
    {
        unsigned long s6_2s5_5s_th : 8;
        unsigned long s7_2s6_5s_th : 8;
        unsigned long s8_2s7_5s_th : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_AAGC_RSSI_5S_DEC_TH_ADD_UNION;
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s6_2s5_5s_th_START (0)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s6_2s5_5s_th_END (7)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s7_2s6_5s_th_START (8)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s7_2s6_5s_th_END (15)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s8_2s7_5s_th_START (16)
#define WBBP_AAGC_RSSI_5S_DEC_TH_ADD_s8_2s7_5s_th_END (23)
typedef union
{
    unsigned long rf_5s_gain_s67_intra_at1_reg;
    struct
    {
        unsigned long s6_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S67_INTRA_AT1_UNION;
#define WBBP_RF_5S_GAIN_S67_INTRA_AT1_s6_5s_rf_gain_intra_at1_START (0)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT1_s6_5s_rf_gain_intra_at1_END (11)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT1_s7_5s_rf_gain_intra_at1_START (16)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT1_s7_5s_rf_gain_intra_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s8_intra_at12_reg;
    struct
    {
        unsigned long s8_5s_rf_gain_intra_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s8_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S8_INTRA_AT12_UNION;
#define WBBP_RF_5S_GAIN_S8_INTRA_AT12_s8_5s_rf_gain_intra_at1_START (0)
#define WBBP_RF_5S_GAIN_S8_INTRA_AT12_s8_5s_rf_gain_intra_at1_END (11)
#define WBBP_RF_5S_GAIN_S8_INTRA_AT12_s8_5s_rf_gain_intra_at2_START (16)
#define WBBP_RF_5S_GAIN_S8_INTRA_AT12_s8_5s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s67_intra_at2_reg;
    struct
    {
        unsigned long s6_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_5s_rf_gain_intra_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S67_INTRA_AT2_UNION;
#define WBBP_RF_5S_GAIN_S67_INTRA_AT2_s6_5s_rf_gain_intra_at2_START (0)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT2_s6_5s_rf_gain_intra_at2_END (11)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT2_s7_5s_rf_gain_intra_at2_START (16)
#define WBBP_RF_5S_GAIN_S67_INTRA_AT2_s7_5s_rf_gain_intra_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s67_inter_at1_reg;
    struct
    {
        unsigned long s6_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S67_INTER_AT1_UNION;
#define WBBP_RF_5S_GAIN_S67_INTER_AT1_s6_5s_rf_gain_inter_at1_START (0)
#define WBBP_RF_5S_GAIN_S67_INTER_AT1_s6_5s_rf_gain_inter_at1_END (11)
#define WBBP_RF_5S_GAIN_S67_INTER_AT1_s7_5s_rf_gain_inter_at1_START (16)
#define WBBP_RF_5S_GAIN_S67_INTER_AT1_s7_5s_rf_gain_inter_at1_END (27)
typedef union
{
    unsigned long rf_5s_gain_s8_inter_at12_reg;
    struct
    {
        unsigned long s8_5s_rf_gain_inter_at1 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s8_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S8_INTER_AT12_UNION;
#define WBBP_RF_5S_GAIN_S8_INTER_AT12_s8_5s_rf_gain_inter_at1_START (0)
#define WBBP_RF_5S_GAIN_S8_INTER_AT12_s8_5s_rf_gain_inter_at1_END (11)
#define WBBP_RF_5S_GAIN_S8_INTER_AT12_s8_5s_rf_gain_inter_at2_START (16)
#define WBBP_RF_5S_GAIN_S8_INTER_AT12_s8_5s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long rf_5s_gain_s67_inter_at2_reg;
    struct
    {
        unsigned long s6_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_0 : 4;
        unsigned long s7_5s_rf_gain_inter_at2 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_5S_GAIN_S67_INTER_AT2_UNION;
#define WBBP_RF_5S_GAIN_S67_INTER_AT2_s6_5s_rf_gain_inter_at2_START (0)
#define WBBP_RF_5S_GAIN_S67_INTER_AT2_s6_5s_rf_gain_inter_at2_END (11)
#define WBBP_RF_5S_GAIN_S67_INTER_AT2_s7_5s_rf_gain_inter_at2_START (16)
#define WBBP_RF_5S_GAIN_S67_INTER_AT2_s7_5s_rf_gain_inter_at2_END (27)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s6_5s_at1_reg;
    struct
    {
        unsigned long dsp_s6_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT1_dsp_s6_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT1_dsp_s6_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s7_5s_at1_reg;
    struct
    {
        unsigned long dsp_s7_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT1_dsp_s7_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT1_dsp_s7_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s8_5s_at1_reg;
    struct
    {
        unsigned long dsp_s8_5s_dc_corr_intra_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT1_dsp_s8_5s_dc_corr_intra_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT1_dsp_s8_5s_dc_corr_intra_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s6_5s_at1_reg;
    struct
    {
        unsigned long dsp_s6_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT1_dsp_s6_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT1_dsp_s6_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s7_5s_at1_reg;
    struct
    {
        unsigned long dsp_s7_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT1_dsp_s7_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT1_dsp_s7_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s8_5s_at1_reg;
    struct
    {
        unsigned long dsp_s8_5s_dc_corr_inter_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT1_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT1_dsp_s8_5s_dc_corr_inter_at1_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT1_dsp_s8_5s_dc_corr_inter_at1_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s6_5s_at2_reg;
    struct
    {
        unsigned long dsp_s6_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT2_dsp_s6_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S6_5S_AT2_dsp_s6_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s7_5s_at2_reg;
    struct
    {
        unsigned long dsp_s7_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT2_dsp_s7_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S7_5S_AT2_dsp_s7_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_intra_s8_5s_at2_reg;
    struct
    {
        unsigned long dsp_s8_5s_dc_corr_intra_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT2_dsp_s8_5s_dc_corr_intra_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTRA_S8_5S_AT2_dsp_s8_5s_dc_corr_intra_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s6_5s_at2_reg;
    struct
    {
        unsigned long dsp_s6_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT2_dsp_s6_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S6_5S_AT2_dsp_s6_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s7_5s_at2_reg;
    struct
    {
        unsigned long dsp_s7_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT2_dsp_s7_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S7_5S_AT2_dsp_s7_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long dc_sta_crro_cfg_inter_s8_5s_at2_reg;
    struct
    {
        unsigned long dsp_s8_5s_dc_corr_inter_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT2_UNION;
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT2_dsp_s8_5s_dc_corr_inter_at2_START (0)
#define WBBP_DC_STA_CRRO_CFG_INTER_S8_5S_AT2_dsp_s8_5s_dc_corr_inter_at2_END (23)
typedef union
{
    unsigned long s6_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s6_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S6_5S_RF_CTRL_AT1_UNION;
#define WBBP_S6_5S_RF_CTRL_AT1_s6_5s_rf_ctrl_at1_START (0)
#define WBBP_S6_5S_RF_CTRL_AT1_s6_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s7_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s7_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S7_5S_RF_CTRL_AT1_UNION;
#define WBBP_S7_5S_RF_CTRL_AT1_s7_5s_rf_ctrl_at1_START (0)
#define WBBP_S7_5S_RF_CTRL_AT1_s7_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s8_5s_rf_ctrl_at1_reg;
    struct
    {
        unsigned long s8_5s_rf_ctrl_at1 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S8_5S_RF_CTRL_AT1_UNION;
#define WBBP_S8_5S_RF_CTRL_AT1_s8_5s_rf_ctrl_at1_START (0)
#define WBBP_S8_5S_RF_CTRL_AT1_s8_5s_rf_ctrl_at1_END (23)
typedef union
{
    unsigned long s6_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s6_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S6_5S_RF_CTRL_AT2_UNION;
#define WBBP_S6_5S_RF_CTRL_AT2_s6_5s_rf_ctrl_at2_START (0)
#define WBBP_S6_5S_RF_CTRL_AT2_s6_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long s7_5s_rf_ctrl_at2_reg;
    struct
    {
        unsigned long s7_5s_rf_ctrl_at2 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_S7_5S_RF_CTRL_AT2_UNION;
#define WBBP_S7_5S_RF_CTRL_AT2_s7_5s_rf_ctrl_at2_START (0)
#define WBBP_S7_5S_RF_CTRL_AT2_s7_5s_rf_ctrl_at2_END (23)
typedef union
{
    unsigned long cordic_phase_vld_reg;
    struct
    {
        unsigned long dsp_pha_new_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CORDIC_PHASE_VLD_UNION;
#define WBBP_CORDIC_PHASE_VLD_dsp_pha_new_ind_START (0)
#define WBBP_CORDIC_PHASE_VLD_dsp_pha_new_ind_END (0)
typedef union
{
    unsigned long tds_sc_offset_reg;
    struct
    {
        unsigned long tds_sc_offset : 9;
        unsigned long reserved : 23;
    } reg;
} WBBP_TDS_SC_OFFSET_UNION;
#define WBBP_TDS_SC_OFFSET_tds_sc_offset_START (0)
#define WBBP_TDS_SC_OFFSET_tds_sc_offset_END (8)
typedef union
{
    unsigned long tds_fpu_func_en_reg;
    struct
    {
        unsigned long spmv_en : 1;
        unsigned long dcoc_comp_en : 1;
        unsigned long dcoc_calc_en : 1;
        unsigned long dagct1_comp_en : 1;
        unsigned long reserved_0 : 1;
        unsigned long rxiq_comp_en : 1;
        unsigned long rxiq_calc_en : 1;
        unsigned long drssi_wb_calc_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long drssi_nb_calc_en : 1;
        unsigned long dagct2_comp_en : 1;
        unsigned long reserved_2 : 5;
        unsigned long codc_comp_en : 1;
        unsigned long sinc_comp_en : 1;
        unsigned long reserved_3 : 12;
    } reg;
} WBBP_TDS_FPU_FUNC_EN_UNION;
#define WBBP_TDS_FPU_FUNC_EN_spmv_en_START (0)
#define WBBP_TDS_FPU_FUNC_EN_spmv_en_END (0)
#define WBBP_TDS_FPU_FUNC_EN_dcoc_comp_en_START (1)
#define WBBP_TDS_FPU_FUNC_EN_dcoc_comp_en_END (1)
#define WBBP_TDS_FPU_FUNC_EN_dcoc_calc_en_START (2)
#define WBBP_TDS_FPU_FUNC_EN_dcoc_calc_en_END (2)
#define WBBP_TDS_FPU_FUNC_EN_dagct1_comp_en_START (3)
#define WBBP_TDS_FPU_FUNC_EN_dagct1_comp_en_END (3)
#define WBBP_TDS_FPU_FUNC_EN_rxiq_comp_en_START (5)
#define WBBP_TDS_FPU_FUNC_EN_rxiq_comp_en_END (5)
#define WBBP_TDS_FPU_FUNC_EN_rxiq_calc_en_START (6)
#define WBBP_TDS_FPU_FUNC_EN_rxiq_calc_en_END (6)
#define WBBP_TDS_FPU_FUNC_EN_drssi_wb_calc_en_START (7)
#define WBBP_TDS_FPU_FUNC_EN_drssi_wb_calc_en_END (7)
#define WBBP_TDS_FPU_FUNC_EN_drssi_nb_calc_en_START (11)
#define WBBP_TDS_FPU_FUNC_EN_drssi_nb_calc_en_END (11)
#define WBBP_TDS_FPU_FUNC_EN_dagct2_comp_en_START (12)
#define WBBP_TDS_FPU_FUNC_EN_dagct2_comp_en_END (12)
#define WBBP_TDS_FPU_FUNC_EN_codc_comp_en_START (18)
#define WBBP_TDS_FPU_FUNC_EN_codc_comp_en_END (18)
#define WBBP_TDS_FPU_FUNC_EN_sinc_comp_en_START (19)
#define WBBP_TDS_FPU_FUNC_EN_sinc_comp_en_END (19)
typedef union
{
    unsigned long fir_sel_reg;
    struct
    {
        unsigned long fir_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_FIR_SEL_UNION;
#define WBBP_FIR_SEL_fir_sel_START (0)
#define WBBP_FIR_SEL_fir_sel_END (1)
typedef union
{
    unsigned long data_sel_reg;
    struct
    {
        unsigned long rrc_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DATA_SEL_UNION;
#define WBBP_DATA_SEL_rrc_sel_START (0)
#define WBBP_DATA_SEL_rrc_sel_END (1)
typedef union
{
    unsigned long dcoc_update_reg;
    struct
    {
        unsigned long dcoc_update : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DCOC_UPDATE_UNION;
#define WBBP_DCOC_UPDATE_dcoc_update_START (0)
#define WBBP_DCOC_UPDATE_dcoc_update_END (0)
typedef union
{
    unsigned long dcoc_sftbit1_reg;
    struct
    {
        unsigned long dcoc_sftbit_i1 : 5;
        unsigned long reserved_0 : 11;
        unsigned long dcoc_sftbit_q1 : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_DCOC_SFTBIT1_UNION;
#define WBBP_DCOC_SFTBIT1_dcoc_sftbit_i1_START (0)
#define WBBP_DCOC_SFTBIT1_dcoc_sftbit_i1_END (4)
#define WBBP_DCOC_SFTBIT1_dcoc_sftbit_q1_START (16)
#define WBBP_DCOC_SFTBIT1_dcoc_sftbit_q1_END (20)
typedef union
{
    unsigned long dcoc_sftbit2_reg;
    struct
    {
        unsigned long dcoc_sftbit_i2 : 5;
        unsigned long reserved_0 : 11;
        unsigned long dcoc_sftbit_q2 : 5;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_DCOC_SFTBIT2_UNION;
#define WBBP_DCOC_SFTBIT2_dcoc_sftbit_i2_START (0)
#define WBBP_DCOC_SFTBIT2_dcoc_sftbit_i2_END (4)
#define WBBP_DCOC_SFTBIT2_dcoc_sftbit_q2_START (16)
#define WBBP_DCOC_SFTBIT2_dcoc_sftbit_q2_END (20)
typedef union
{
    unsigned long dcoc_cfg_vld_reg;
    struct
    {
        unsigned long dcoc_adc_vld : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DCOC_CFG_VLD_UNION;
#define WBBP_DCOC_CFG_VLD_dcoc_adc_vld_START (0)
#define WBBP_DCOC_CFG_VLD_dcoc_adc_vld_END (0)
typedef union
{
    unsigned long fir_sft_reg;
    struct
    {
        unsigned long fir_rx_sftbit : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_FIR_SFT_UNION;
#define WBBP_FIR_SFT_fir_rx_sftbit_START (0)
#define WBBP_FIR_SFT_fir_rx_sftbit_END (3)
typedef union
{
    unsigned long rx_cnt_reg;
    struct
    {
        unsigned long para_force : 1;
        unsigned long reserved_0 : 2;
        unsigned long dft_func_en : 1;
        unsigned long rx_cnt : 16;
        unsigned long reserved_1 : 12;
    } reg;
} WBBP_RX_CNT_UNION;
#define WBBP_RX_CNT_para_force_START (0)
#define WBBP_RX_CNT_para_force_END (0)
#define WBBP_RX_CNT_dft_func_en_START (3)
#define WBBP_RX_CNT_dft_func_en_END (3)
#define WBBP_RX_CNT_rx_cnt_START (4)
#define WBBP_RX_CNT_rx_cnt_END (19)
typedef union
{
    unsigned long dacgt1_gain1_reg;
    struct
    {
        unsigned long dagct1_gain1 : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DACGT1_GAIN1_UNION;
#define WBBP_DACGT1_GAIN1_dagct1_gain1_START (0)
#define WBBP_DACGT1_GAIN1_dagct1_gain1_END (9)
typedef union
{
    unsigned long dacgt1_gain2_reg;
    struct
    {
        unsigned long dagct1_gain2 : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DACGT1_GAIN2_UNION;
#define WBBP_DACGT1_GAIN2_dagct1_gain2_START (0)
#define WBBP_DACGT1_GAIN2_dagct1_gain2_END (9)
typedef union
{
    unsigned long dacgt2_gain1_reg;
    struct
    {
        unsigned long dagct2_gain1 : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DACGT2_GAIN1_UNION;
#define WBBP_DACGT2_GAIN1_dagct2_gain1_START (0)
#define WBBP_DACGT2_GAIN1_dagct2_gain1_END (9)
typedef union
{
    unsigned long dacgt2_gain2_reg;
    struct
    {
        unsigned long dagct2_gain2 : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DACGT2_GAIN2_UNION;
#define WBBP_DACGT2_GAIN2_dagct2_gain2_START (0)
#define WBBP_DACGT2_GAIN2_dagct2_gain2_END (9)
typedef union
{
    unsigned long rxiq_thres_reg;
    struct
    {
        unsigned long rxiq_thres : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_RXIQ_THRES_UNION;
#define WBBP_RXIQ_THRES_rxiq_thres_START (0)
#define WBBP_RXIQ_THRES_rxiq_thres_END (5)
typedef union
{
    unsigned long rxiq_sftbit0_reg;
    struct
    {
        unsigned long rxiq_sftbit_a1 : 4;
        unsigned long reserved_0 : 4;
        unsigned long rxiq_sftbit_b1 : 4;
        unsigned long reserved_1 : 4;
        unsigned long rxiq_sftbit_c1 : 2;
        unsigned long reserved_2 : 14;
    } reg;
} WBBP_RXIQ_SFTBIT0_UNION;
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_a1_START (0)
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_a1_END (3)
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_b1_START (8)
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_b1_END (11)
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_c1_START (16)
#define WBBP_RXIQ_SFTBIT0_rxiq_sftbit_c1_END (17)
typedef union
{
    unsigned long rxiq_sftbit1_reg;
    struct
    {
        unsigned long rxiq_sftbit_a2 : 4;
        unsigned long reserved_0 : 4;
        unsigned long rxiq_sftbit_b2 : 4;
        unsigned long reserved_1 : 4;
        unsigned long rxiq_sftbit_c2 : 2;
        unsigned long reserved_2 : 14;
    } reg;
} WBBP_RXIQ_SFTBIT1_UNION;
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_a2_START (0)
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_a2_END (3)
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_b2_START (8)
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_b2_END (11)
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_c2_START (16)
#define WBBP_RXIQ_SFTBIT1_rxiq_sftbit_c2_END (17)
typedef union
{
    unsigned long rxiq_limit_reg;
    struct
    {
        unsigned long dsp_rxiq_a_limit : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_rxiq_p_limit : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_RXIQ_LIMIT_UNION;
#define WBBP_RXIQ_LIMIT_dsp_rxiq_a_limit_START (0)
#define WBBP_RXIQ_LIMIT_dsp_rxiq_a_limit_END (8)
#define WBBP_RXIQ_LIMIT_dsp_rxiq_p_limit_START (16)
#define WBBP_RXIQ_LIMIT_dsp_rxiq_p_limit_END (25)
typedef union
{
    unsigned long rxiq_weight_reg;
    struct
    {
        unsigned long dsp_rxiq_ap_weight : 3;
        unsigned long reserved_0 : 1;
        unsigned long dsp_rxiq_vld : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_RXIQ_WEIGHT_UNION;
#define WBBP_RXIQ_WEIGHT_dsp_rxiq_ap_weight_START (0)
#define WBBP_RXIQ_WEIGHT_dsp_rxiq_ap_weight_END (2)
#define WBBP_RXIQ_WEIGHT_dsp_rxiq_vld_START (4)
#define WBBP_RXIQ_WEIGHT_dsp_rxiq_vld_END (4)
typedef union
{
    unsigned long rssi_x_sftbit_reg;
    struct
    {
        unsigned long rssi_xsbit_nb : 5;
        unsigned long rssi_xsbit_wb : 5;
        unsigned long reserved : 22;
    } reg;
} WBBP_RSSI_X_SFTBIT_UNION;
#define WBBP_RSSI_X_SFTBIT_rssi_xsbit_nb_START (0)
#define WBBP_RSSI_X_SFTBIT_rssi_xsbit_nb_END (4)
#define WBBP_RSSI_X_SFTBIT_rssi_xsbit_wb_START (5)
#define WBBP_RSSI_X_SFTBIT_rssi_xsbit_wb_END (9)
typedef union
{
    unsigned long rssi_m_sftbit_reg;
    struct
    {
        unsigned long rssi_msbit_128 : 5;
        unsigned long reserved_0 : 3;
        unsigned long rssi_msbit_512 : 5;
        unsigned long reserved_1 : 3;
        unsigned long rssi_msbit_1536 : 5;
        unsigned long reserved_2 : 11;
    } reg;
} WBBP_RSSI_M_SFTBIT_UNION;
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_128_START (0)
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_128_END (4)
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_512_START (8)
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_512_END (12)
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_1536_START (16)
#define WBBP_RSSI_M_SFTBIT_rssi_msbit_1536_END (20)
typedef union
{
    unsigned long rssi1_data0_reg;
    struct
    {
        unsigned long rssi1_data1 : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_RSSI1_DATA0_UNION;
#define WBBP_RSSI1_DATA0_rssi1_data1_START (0)
#define WBBP_RSSI1_DATA0_rssi1_data1_END (24)
typedef union
{
    unsigned long rssi1_data1_reg;
    struct
    {
        unsigned long rssi1_data2 : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_RSSI1_DATA1_UNION;
#define WBBP_RSSI1_DATA1_rssi1_data2_START (0)
#define WBBP_RSSI1_DATA1_rssi1_data2_END (24)
typedef union
{
    unsigned long rssi2_data0_reg;
    struct
    {
        unsigned long rssi2_data1 : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_RSSI2_DATA0_UNION;
#define WBBP_RSSI2_DATA0_rssi2_data1_START (0)
#define WBBP_RSSI2_DATA0_rssi2_data1_END (24)
typedef union
{
    unsigned long rssi2_data1_reg;
    struct
    {
        unsigned long rssi2_data2 : 25;
        unsigned long reserved : 7;
    } reg;
} WBBP_RSSI2_DATA1_UNION;
#define WBBP_RSSI2_DATA1_rssi2_data2_START (0)
#define WBBP_RSSI2_DATA1_rssi2_data2_END (24)
typedef union
{
    unsigned long dbg_rpt_at1_reg;
    struct
    {
        unsigned long at1_dbg_data : 29;
        unsigned long reserved : 3;
    } reg;
} WBBP_DBG_RPT_AT1_UNION;
#define WBBP_DBG_RPT_AT1_at1_dbg_data_START (0)
#define WBBP_DBG_RPT_AT1_at1_dbg_data_END (28)
typedef union
{
    unsigned long dbg_rpt_at2_reg;
    struct
    {
        unsigned long at2_dbg_data : 29;
        unsigned long reserved : 3;
    } reg;
} WBBP_DBG_RPT_AT2_UNION;
#define WBBP_DBG_RPT_AT2_at2_dbg_data_START (0)
#define WBBP_DBG_RPT_AT2_at2_dbg_data_END (28)
typedef union
{
    unsigned long c_work_mode_reg;
    struct
    {
        unsigned long c_work_mode : 1;
        unsigned long dl_c_scfilter_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_C_WORK_MODE_UNION;
#define WBBP_C_WORK_MODE_c_work_mode_START (0)
#define WBBP_C_WORK_MODE_c_work_mode_END (0)
#define WBBP_C_WORK_MODE_dl_c_scfilter_en_START (1)
#define WBBP_C_WORK_MODE_dl_c_scfilter_en_END (1)
typedef union
{
    unsigned long c_aagc_state_change_at1_reg;
    struct
    {
        unsigned long c_aagc_state_change_at1 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_C_AAGC_STATE_CHANGE_AT1_UNION;
#define WBBP_C_AAGC_STATE_CHANGE_AT1_c_aagc_state_change_at1_START (0)
#define WBBP_C_AAGC_STATE_CHANGE_AT1_c_aagc_state_change_at1_END (0)
typedef union
{
    unsigned long c_aagc_state_change_at2_reg;
    struct
    {
        unsigned long c_aagc_state_change_at2 : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_C_AAGC_STATE_CHANGE_AT2_UNION;
#define WBBP_C_AAGC_STATE_CHANGE_AT2_c_aagc_state_change_at2_START (0)
#define WBBP_C_AAGC_STATE_CHANGE_AT2_c_aagc_state_change_at2_END (0)
typedef union
{
    unsigned long c_drssi_25db_at1_reg;
    struct
    {
        unsigned long c_drssi_25db_at1 : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_C_DRSSI_25DB_AT1_UNION;
#define WBBP_C_DRSSI_25DB_AT1_c_drssi_25db_at1_START (0)
#define WBBP_C_DRSSI_25DB_AT1_c_drssi_25db_at1_END (7)
typedef union
{
    unsigned long c_drssi_25db_at2_reg;
    struct
    {
        unsigned long c_drssi_25db_at2 : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_C_DRSSI_25DB_AT2_UNION;
#define WBBP_C_DRSSI_25DB_AT2_c_drssi_25db_at2_START (0)
#define WBBP_C_DRSSI_25DB_AT2_c_drssi_25db_at2_END (7)
typedef union
{
    unsigned long c_freq_switch_cfg_reg;
    struct
    {
        unsigned long c_freq_switch_time : 12;
        unsigned long reserved_0 : 4;
        unsigned long c_freq_switch_type : 1;
        unsigned long c_freq_switch_update : 1;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_C_FREQ_SWITCH_CFG_UNION;
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_time_START (0)
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_time_END (11)
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_type_START (16)
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_type_END (16)
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_update_START (17)
#define WBBP_C_FREQ_SWITCH_CFG_c_freq_switch_update_END (17)
typedef union
{
    unsigned long dsp_rxiq_ahead_time_reg;
    struct
    {
        unsigned long dsp_rxiq_ahead_time : 14;
        unsigned long reserved : 18;
    } reg;
} WBBP_DSP_RXIQ_AHEAD_TIME_UNION;
#define WBBP_DSP_RXIQ_AHEAD_TIME_dsp_rxiq_ahead_time_START (0)
#define WBBP_DSP_RXIQ_AHEAD_TIME_dsp_rxiq_ahead_time_END (13)
typedef union
{
    unsigned long c_drssi_time_reg;
    struct
    {
        unsigned long c_drssi_start_time : 11;
        unsigned long reserved_0 : 5;
        unsigned long c_drssi_stop_time : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_C_DRSSI_TIME_UNION;
#define WBBP_C_DRSSI_TIME_c_drssi_start_time_START (0)
#define WBBP_C_DRSSI_TIME_c_drssi_start_time_END (10)
#define WBBP_C_DRSSI_TIME_c_drssi_stop_time_START (16)
#define WBBP_C_DRSSI_TIME_c_drssi_stop_time_END (26)
typedef union
{
    unsigned long c_drssi_linear_chip_num_at1_reg;
    struct
    {
        unsigned long drssi_linear_chip_num_at1 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT1_UNION;
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT1_drssi_linear_chip_num_at1_START (0)
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT1_drssi_linear_chip_num_at1_END (11)
typedef union
{
    unsigned long c_drssi_linear_chip_num_at2_reg;
    struct
    {
        unsigned long drssi_linear_chip_num_at2 : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT2_UNION;
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT2_drssi_linear_chip_num_at2_START (0)
#define WBBP_C_DRSSI_LINEAR_CHIP_NUM_AT2_drssi_linear_chip_num_at2_END (11)
typedef union
{
    unsigned long dsp_ted_step_en_reg;
    struct
    {
        unsigned long dsp_ted_step_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_TED_STEP_EN_UNION;
#define WBBP_DSP_TED_STEP_EN_dsp_ted_step_en_START (0)
#define WBBP_DSP_TED_STEP_EN_dsp_ted_step_en_END (0)
typedef union
{
    unsigned long dsp_ted_step_update_reg;
    struct
    {
        unsigned long dsp_ted_step_update : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_TED_STEP_UPDATE_UNION;
#define WBBP_DSP_TED_STEP_UPDATE_dsp_ted_step_update_START (0)
#define WBBP_DSP_TED_STEP_UPDATE_dsp_ted_step_update_END (0)
typedef union
{
    unsigned long dsp_ted_step_reg;
    struct
    {
        unsigned long dsp_ted_step_rx1_mc1 : 8;
        unsigned long dsp_ted_step_rx1_mc2 : 8;
        unsigned long dsp_ted_step_rx2_mc1 : 8;
        unsigned long dsp_ted_step_rx2_mc2 : 8;
    } reg;
} WBBP_DSP_TED_STEP_UNION;
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx1_mc1_START (0)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx1_mc1_END (7)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx1_mc2_START (8)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx1_mc2_END (15)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx2_mc1_START (16)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx2_mc1_END (23)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx2_mc2_START (24)
#define WBBP_DSP_TED_STEP_dsp_ted_step_rx2_mc2_END (31)
typedef union
{
    unsigned long dsp_sc_dsp_cfg_en_reg;
    struct
    {
        unsigned long dsp_sc_offset_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_SC_DSP_CFG_EN_UNION;
#define WBBP_DSP_SC_DSP_CFG_EN_dsp_sc_offset_en_START (0)
#define WBBP_DSP_SC_DSP_CFG_EN_dsp_sc_offset_en_END (0)
typedef union
{
    unsigned long dsp_sc_dsp_cfg_update_reg;
    struct
    {
        unsigned long dsp_sc_offset_update : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_SC_DSP_CFG_UPDATE_UNION;
#define WBBP_DSP_SC_DSP_CFG_UPDATE_dsp_sc_offset_update_START (0)
#define WBBP_DSP_SC_DSP_CFG_UPDATE_dsp_sc_offset_update_END (0)
typedef union
{
    unsigned long dsp_sc_offset_at1_reg;
    struct
    {
        unsigned long dsp_sc_offset_rx1_mc1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_sc_offset_rx1_mc2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_SC_OFFSET_AT1_UNION;
#define WBBP_DSP_SC_OFFSET_AT1_dsp_sc_offset_rx1_mc1_START (0)
#define WBBP_DSP_SC_OFFSET_AT1_dsp_sc_offset_rx1_mc1_END (10)
#define WBBP_DSP_SC_OFFSET_AT1_dsp_sc_offset_rx1_mc2_START (16)
#define WBBP_DSP_SC_OFFSET_AT1_dsp_sc_offset_rx1_mc2_END (26)
typedef union
{
    unsigned long dsp_sc_offset_at2_reg;
    struct
    {
        unsigned long dsp_sc_offset_rx2_mc1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_sc_offset_rx2_mc2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_SC_OFFSET_AT2_UNION;
#define WBBP_DSP_SC_OFFSET_AT2_dsp_sc_offset_rx2_mc1_START (0)
#define WBBP_DSP_SC_OFFSET_AT2_dsp_sc_offset_rx2_mc1_END (10)
#define WBBP_DSP_SC_OFFSET_AT2_dsp_sc_offset_rx2_mc2_START (16)
#define WBBP_DSP_SC_OFFSET_AT2_dsp_sc_offset_rx2_mc2_END (26)
typedef union
{
    unsigned long dsp_dlfe_single_tcxo_cfg_reg;
    struct
    {
        unsigned long dsp_dlfe_single_tcxo_en : 1;
        unsigned long dsp_dlfe_del_add_en : 1;
        unsigned long dsp_dlfe_sc_cal_en : 1;
        unsigned long dsp_fw_cfg_en : 1;
        unsigned long dsp_freq_error_nco_fw_cfg_en : 1;
        unsigned long dsp_dlfe_nco_en : 1;
        unsigned long dsp_dlfe_freq_error_en : 1;
        unsigned long dsp_dlfe_fifo_en : 1;
        unsigned long dsp_dl_sc_cal_para_en : 1;
        unsigned long reserved : 23;
    } reg;
} WBBP_DSP_DLFE_SINGLE_TCXO_CFG_UNION;
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_single_tcxo_en_START (0)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_single_tcxo_en_END (0)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_del_add_en_START (1)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_del_add_en_END (1)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_sc_cal_en_START (2)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_sc_cal_en_END (2)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_fw_cfg_en_START (3)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_fw_cfg_en_END (3)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_freq_error_nco_fw_cfg_en_START (4)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_freq_error_nco_fw_cfg_en_END (4)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_nco_en_START (5)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_nco_en_END (5)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_freq_error_en_START (6)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_freq_error_en_END (6)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_fifo_en_START (7)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dlfe_fifo_en_END (7)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dl_sc_cal_para_en_START (8)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CFG_dsp_dl_sc_cal_para_en_END (8)
typedef union
{
    unsigned long dsp_dlfe_single_tcxo_update_reg;
    struct
    {
        unsigned long dsp_fw_update : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_DLFE_SINGLE_TCXO_UPDATE_UNION;
#define WBBP_DSP_DLFE_SINGLE_TCXO_UPDATE_dsp_fw_update_START (0)
#define WBBP_DSP_DLFE_SINGLE_TCXO_UPDATE_dsp_fw_update_END (0)
typedef union
{
    unsigned long dsp_dlfe_single_tcxo_clr_reg;
    struct
    {
        unsigned long dsp_sc_cal_clr : 1;
        unsigned long dsp_freq_error_nco_ph_clr : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DSP_DLFE_SINGLE_TCXO_CLR_UNION;
#define WBBP_DSP_DLFE_SINGLE_TCXO_CLR_dsp_sc_cal_clr_START (0)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CLR_dsp_sc_cal_clr_END (0)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CLR_dsp_freq_error_nco_ph_clr_START (1)
#define WBBP_DSP_DLFE_SINGLE_TCXO_CLR_dsp_freq_error_nco_ph_clr_END (1)
typedef union
{
    unsigned long dsp_sc_cal_para1_reg;
    struct
    {
        unsigned long dsp_fw_cfg : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_DSP_SC_CAL_PARA1_UNION;
#define WBBP_DSP_SC_CAL_PARA1_dsp_fw_cfg_START (0)
#define WBBP_DSP_SC_CAL_PARA1_dsp_fw_cfg_END (15)
typedef union
{
    unsigned long dsp_sc_cal_para2_reg;
    struct
    {
        unsigned long dsp_inter_fc_ratio : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_DSP_SC_CAL_PARA2_UNION;
#define WBBP_DSP_SC_CAL_PARA2_dsp_inter_fc_ratio_START (0)
#define WBBP_DSP_SC_CAL_PARA2_dsp_inter_fc_ratio_END (14)
typedef union
{
    unsigned long dsp_tcxo_vol_reg;
    struct
    {
        unsigned long dsp_tcxo_vol : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_DSP_TCXO_VOL_UNION;
#define WBBP_DSP_TCXO_VOL_dsp_tcxo_vol_START (0)
#define WBBP_DSP_TCXO_VOL_dsp_tcxo_vol_END (15)
typedef union
{
    unsigned long dsp_freq_error_nco_fw_cfg_en_reg;
    struct
    {
        unsigned long dsp_nco_para : 13;
        unsigned long reserved : 19;
    } reg;
} WBBP_DSP_FREQ_ERROR_NCO_FW_CFG_EN_UNION;
#define WBBP_DSP_FREQ_ERROR_NCO_FW_CFG_EN_dsp_nco_para_START (0)
#define WBBP_DSP_FREQ_ERROR_NCO_FW_CFG_EN_dsp_nco_para_END (12)
typedef union
{
    unsigned long dsp_sc_cal_para3_reg;
    struct
    {
        unsigned long dsp_cfg_fc : 18;
        unsigned long reserved : 14;
    } reg;
} WBBP_DSP_SC_CAL_PARA3_UNION;
#define WBBP_DSP_SC_CAL_PARA3_dsp_cfg_fc_START (0)
#define WBBP_DSP_SC_CAL_PARA3_dsp_cfg_fc_END (17)
typedef union
{
    unsigned long dl_tds_sc_dlt_fsmp_reg;
    struct
    {
        unsigned long dl_tds_sc_dlt_fsmp : 17;
        unsigned long reserved : 15;
    } reg;
} WBBP_DL_TDS_SC_DLT_FSMP_UNION;
#define WBBP_DL_TDS_SC_DLT_FSMP_dl_tds_sc_dlt_fsmp_START (0)
#define WBBP_DL_TDS_SC_DLT_FSMP_dl_tds_sc_dlt_fsmp_END (16)
typedef union
{
    unsigned long dl_tds_sc_dlt_vld_reg;
    struct
    {
        unsigned long dl_tds_sc_dlt_vld : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_TDS_SC_DLT_VLD_UNION;
#define WBBP_DL_TDS_SC_DLT_VLD_dl_tds_sc_dlt_vld_START (0)
#define WBBP_DL_TDS_SC_DLT_VLD_dl_tds_sc_dlt_vld_END (0)
typedef union
{
    unsigned long dl_tds_sc_ini_vld_reg;
    struct
    {
        unsigned long dl_tds_sc_ini_vld : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_TDS_SC_INI_VLD_UNION;
#define WBBP_DL_TDS_SC_INI_VLD_dl_tds_sc_ini_vld_START (0)
#define WBBP_DL_TDS_SC_INI_VLD_dl_tds_sc_ini_vld_END (0)
typedef union
{
    unsigned long dl_tds_sc_fsmp_mod_reg;
    struct
    {
        unsigned long dl_tds_sc_fsmp_mod : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_TDS_SC_FSMP_MOD_UNION;
#define WBBP_DL_TDS_SC_FSMP_MOD_dl_tds_sc_fsmp_mod_START (0)
#define WBBP_DL_TDS_SC_FSMP_MOD_dl_tds_sc_fsmp_mod_END (0)
typedef union
{
    unsigned long dl_en_reg;
    struct
    {
        unsigned long dl_sc_abn_del_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DL_EN_UNION;
#define WBBP_DL_EN_dl_sc_abn_del_en_START (0)
#define WBBP_DL_EN_dl_sc_abn_del_en_END (0)
typedef union
{
    unsigned long dl_rpt_ch_sel_reg;
    struct
    {
        unsigned long rpt_ch_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DL_RPT_CH_SEL_UNION;
#define WBBP_DL_RPT_CH_SEL_rpt_ch_sel_START (0)
#define WBBP_DL_RPT_CH_SEL_rpt_ch_sel_END (1)
typedef union
{
    unsigned long dl_sc_cal_num_rpt_reg;
    struct
    {
        unsigned long dl_sc_add_num_rpt : 16;
        unsigned long dl_sc_del_num_rpt : 16;
    } reg;
} WBBP_DL_SC_CAL_NUM_RPT_UNION;
#define WBBP_DL_SC_CAL_NUM_RPT_dl_sc_add_num_rpt_START (0)
#define WBBP_DL_SC_CAL_NUM_RPT_dl_sc_add_num_rpt_END (15)
#define WBBP_DL_SC_CAL_NUM_RPT_dl_sc_del_num_rpt_START (16)
#define WBBP_DL_SC_CAL_NUM_RPT_dl_sc_del_num_rpt_END (31)
typedef union
{
    unsigned long dl_sc_cal_num_rpt_clr_reg;
    struct
    {
        unsigned long dl_sc_add_num_clr : 1;
        unsigned long dl_sc_del_num_clr : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DL_SC_CAL_NUM_RPT_CLR_UNION;
#define WBBP_DL_SC_CAL_NUM_RPT_CLR_dl_sc_add_num_clr_START (0)
#define WBBP_DL_SC_CAL_NUM_RPT_CLR_dl_sc_add_num_clr_END (0)
#define WBBP_DL_SC_CAL_NUM_RPT_CLR_dl_sc_del_num_clr_START (1)
#define WBBP_DL_SC_CAL_NUM_RPT_CLR_dl_sc_del_num_clr_END (1)
typedef union
{
    unsigned long dl_fifo0_empty_full_rpt_reg;
    struct
    {
        unsigned long fifo0_empty_abn_dsp : 1;
        unsigned long reserved_0 : 3;
        unsigned long fifo0_full_dsp : 1;
        unsigned long reserved_1 : 3;
        unsigned long fifo0_cnt_a : 5;
        unsigned long reserved_2 : 3;
        unsigned long fifo0_cnt_b : 5;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_DL_FIFO0_EMPTY_FULL_RPT_UNION;
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_empty_abn_dsp_START (0)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_empty_abn_dsp_END (0)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_full_dsp_START (4)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_full_dsp_END (4)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_cnt_a_START (8)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_cnt_a_END (12)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_cnt_b_START (16)
#define WBBP_DL_FIFO0_EMPTY_FULL_RPT_fifo0_cnt_b_END (20)
typedef union
{
    unsigned long dl_fifo0_empty_full_num_reg;
    struct
    {
        unsigned long fifo0_alemp_num : 8;
        unsigned long fifo0_alful_num : 8;
        unsigned long fifo0_emp_num : 8;
        unsigned long fifo0_ful_num : 8;
    } reg;
} WBBP_DL_FIFO0_EMPTY_FULL_NUM_UNION;
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_alemp_num_START (0)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_alemp_num_END (7)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_alful_num_START (8)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_alful_num_END (15)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_emp_num_START (16)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_emp_num_END (23)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_ful_num_START (24)
#define WBBP_DL_FIFO0_EMPTY_FULL_NUM_fifo0_ful_num_END (31)
typedef union
{
    unsigned long dl_fifo1_empty_full_rpt_reg;
    struct
    {
        unsigned long fifo1_empty_abn_dsp : 1;
        unsigned long reserved_0 : 3;
        unsigned long fifo1_full_dsp : 1;
        unsigned long reserved_1 : 3;
        unsigned long fifo1_cnt_a : 5;
        unsigned long reserved_2 : 3;
        unsigned long fifo1_cnt_b : 5;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_DL_FIFO1_EMPTY_FULL_RPT_UNION;
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_empty_abn_dsp_START (0)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_empty_abn_dsp_END (0)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_full_dsp_START (4)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_full_dsp_END (4)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_cnt_a_START (8)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_cnt_a_END (12)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_cnt_b_START (16)
#define WBBP_DL_FIFO1_EMPTY_FULL_RPT_fifo1_cnt_b_END (20)
typedef union
{
    unsigned long dl_fifo1_empty_full_num_reg;
    struct
    {
        unsigned long fifo1_alemp_num : 8;
        unsigned long fifo1_alful_num : 8;
        unsigned long fifo1_emp_num : 8;
        unsigned long fifo1_ful_num : 8;
    } reg;
} WBBP_DL_FIFO1_EMPTY_FULL_NUM_UNION;
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_alemp_num_START (0)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_alemp_num_END (7)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_alful_num_START (8)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_alful_num_END (15)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_emp_num_START (16)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_emp_num_END (23)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_ful_num_START (24)
#define WBBP_DL_FIFO1_EMPTY_FULL_NUM_fifo1_ful_num_END (31)
typedef union
{
    unsigned long dl_fifo2_empty_full_rpt_reg;
    struct
    {
        unsigned long fifo2_empty_abn_dsp : 1;
        unsigned long reserved_0 : 3;
        unsigned long fifo2_full_dsp : 1;
        unsigned long reserved_1 : 3;
        unsigned long fifo2_cnt_a : 5;
        unsigned long reserved_2 : 3;
        unsigned long fifo2_cnt_b : 5;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_DL_FIFO2_EMPTY_FULL_RPT_UNION;
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_empty_abn_dsp_START (0)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_empty_abn_dsp_END (0)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_full_dsp_START (4)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_full_dsp_END (4)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_cnt_a_START (8)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_cnt_a_END (12)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_cnt_b_START (16)
#define WBBP_DL_FIFO2_EMPTY_FULL_RPT_fifo2_cnt_b_END (20)
typedef union
{
    unsigned long dl_fifo2_empty_full_num_reg;
    struct
    {
        unsigned long fifo2_alemp_num : 8;
        unsigned long fifo2_alful_num : 8;
        unsigned long fifo2_emp_num : 8;
        unsigned long fifo2_ful_num : 8;
    } reg;
} WBBP_DL_FIFO2_EMPTY_FULL_NUM_UNION;
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_alemp_num_START (0)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_alemp_num_END (7)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_alful_num_START (8)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_alful_num_END (15)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_emp_num_START (16)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_emp_num_END (23)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_ful_num_START (24)
#define WBBP_DL_FIFO2_EMPTY_FULL_NUM_fifo2_ful_num_END (31)
typedef union
{
    unsigned long dl_fifo3_empty_full_rpt_reg;
    struct
    {
        unsigned long fifo3_empty_abn_dsp : 1;
        unsigned long reserved_0 : 3;
        unsigned long fifo3_full_dsp : 1;
        unsigned long reserved_1 : 3;
        unsigned long fifo3_cnt_a : 5;
        unsigned long reserved_2 : 3;
        unsigned long fifo3_cnt_b : 5;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_DL_FIFO3_EMPTY_FULL_RPT_UNION;
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_empty_abn_dsp_START (0)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_empty_abn_dsp_END (0)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_full_dsp_START (4)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_full_dsp_END (4)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_cnt_a_START (8)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_cnt_a_END (12)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_cnt_b_START (16)
#define WBBP_DL_FIFO3_EMPTY_FULL_RPT_fifo3_cnt_b_END (20)
typedef union
{
    unsigned long dl_fifo3_empty_full_num_reg;
    struct
    {
        unsigned long fifo3_alemp_num : 8;
        unsigned long fifo3_alful_num : 8;
        unsigned long fifo3_emp_num : 8;
        unsigned long fifo3_ful_num : 8;
    } reg;
} WBBP_DL_FIFO3_EMPTY_FULL_NUM_UNION;
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_alemp_num_START (0)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_alemp_num_END (7)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_alful_num_START (8)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_alful_num_END (15)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_emp_num_START (16)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_emp_num_END (23)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_ful_num_START (24)
#define WBBP_DL_FIFO3_EMPTY_FULL_NUM_fifo3_ful_num_END (31)
typedef union
{
    unsigned long dl_fifo_clr_reg;
    struct
    {
        unsigned long dsp_dl_fifo_clr_en : 1;
        unsigned long dsp_dl_fifo_rpt_clr_en : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DL_FIFO_CLR_UNION;
#define WBBP_DL_FIFO_CLR_dsp_dl_fifo_clr_en_START (0)
#define WBBP_DL_FIFO_CLR_dsp_dl_fifo_clr_en_END (0)
#define WBBP_DL_FIFO_CLR_dsp_dl_fifo_rpt_clr_en_START (1)
#define WBBP_DL_FIFO_CLR_dsp_dl_fifo_rpt_clr_en_END (1)
typedef union
{
    unsigned long w_base_cnt_rpt_reg;
    struct
    {
        unsigned long w_base_cnt_rpt : 17;
        unsigned long reserved : 15;
    } reg;
} WBBP_W_BASE_CNT_RPT_UNION;
#define WBBP_W_BASE_CNT_RPT_w_base_cnt_rpt_START (0)
#define WBBP_W_BASE_CNT_RPT_w_base_cnt_rpt_END (16)
typedef union
{
    unsigned long w_rx1_mc1_dagc_ctrl_rpt_reg;
    struct
    {
        unsigned long w_rx1_mc1_dagc_ctrl_rpt : 16;
        unsigned long w_rx1_mc1_dagc_ctrl_4bit_rpt : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_W_RX1_MC1_DAGC_CTRL_RPT_UNION;
#define WBBP_W_RX1_MC1_DAGC_CTRL_RPT_w_rx1_mc1_dagc_ctrl_rpt_START (0)
#define WBBP_W_RX1_MC1_DAGC_CTRL_RPT_w_rx1_mc1_dagc_ctrl_rpt_END (15)
#define WBBP_W_RX1_MC1_DAGC_CTRL_RPT_w_rx1_mc1_dagc_ctrl_4bit_rpt_START (16)
#define WBBP_W_RX1_MC1_DAGC_CTRL_RPT_w_rx1_mc1_dagc_ctrl_4bit_rpt_END (27)
typedef union
{
    unsigned long w_rx1_mc2_dagc_ctrl_rpt_reg;
    struct
    {
        unsigned long w_rx1_mc2_dagc_ctrl_rpt : 16;
        unsigned long w_rx1_mc2_dagc_ctrl_4bit_rpt : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_W_RX1_MC2_DAGC_CTRL_RPT_UNION;
#define WBBP_W_RX1_MC2_DAGC_CTRL_RPT_w_rx1_mc2_dagc_ctrl_rpt_START (0)
#define WBBP_W_RX1_MC2_DAGC_CTRL_RPT_w_rx1_mc2_dagc_ctrl_rpt_END (15)
#define WBBP_W_RX1_MC2_DAGC_CTRL_RPT_w_rx1_mc2_dagc_ctrl_4bit_rpt_START (16)
#define WBBP_W_RX1_MC2_DAGC_CTRL_RPT_w_rx1_mc2_dagc_ctrl_4bit_rpt_END (27)
typedef union
{
    unsigned long w_rx2_mc1_dagc_ctrl_rpt_reg;
    struct
    {
        unsigned long w_rx2_mc1_dagc_ctrl_rpt : 16;
        unsigned long w_rx2_mc1_dagc_ctrl_4bit_rpt : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_W_RX2_MC1_DAGC_CTRL_RPT_UNION;
#define WBBP_W_RX2_MC1_DAGC_CTRL_RPT_w_rx2_mc1_dagc_ctrl_rpt_START (0)
#define WBBP_W_RX2_MC1_DAGC_CTRL_RPT_w_rx2_mc1_dagc_ctrl_rpt_END (15)
#define WBBP_W_RX2_MC1_DAGC_CTRL_RPT_w_rx2_mc1_dagc_ctrl_4bit_rpt_START (16)
#define WBBP_W_RX2_MC1_DAGC_CTRL_RPT_w_rx2_mc1_dagc_ctrl_4bit_rpt_END (27)
typedef union
{
    unsigned long w_rx2_mc2_dagc_ctrl_rpt_reg;
    struct
    {
        unsigned long w_rx2_mc2_dagc_ctrl_rpt : 16;
        unsigned long w_rx2_mc2_dagc_ctrl_4bit_rpt : 12;
        unsigned long reserved : 4;
    } reg;
} WBBP_W_RX2_MC2_DAGC_CTRL_RPT_UNION;
#define WBBP_W_RX2_MC2_DAGC_CTRL_RPT_w_rx2_mc2_dagc_ctrl_rpt_START (0)
#define WBBP_W_RX2_MC2_DAGC_CTRL_RPT_w_rx2_mc2_dagc_ctrl_rpt_END (15)
#define WBBP_W_RX2_MC2_DAGC_CTRL_RPT_w_rx2_mc2_dagc_ctrl_4bit_rpt_START (16)
#define WBBP_W_RX2_MC2_DAGC_CTRL_RPT_w_rx2_mc2_dagc_ctrl_4bit_rpt_END (27)
typedef union
{
    unsigned long w_aagc_ctrl_rpt_reg;
    struct
    {
        unsigned long w_rx1_aagc_ctrl_rpt : 12;
        unsigned long reserved_0 : 4;
        unsigned long w_rx2_aagc_ctrl_rpt : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_W_AAGC_CTRL_RPT_UNION;
#define WBBP_W_AAGC_CTRL_RPT_w_rx1_aagc_ctrl_rpt_START (0)
#define WBBP_W_AAGC_CTRL_RPT_w_rx1_aagc_ctrl_rpt_END (11)
#define WBBP_W_AAGC_CTRL_RPT_w_rx2_aagc_ctrl_rpt_START (16)
#define WBBP_W_AAGC_CTRL_RPT_w_rx2_aagc_ctrl_rpt_END (27)
typedef union
{
    unsigned long w_rx1_mc1_rssi_rpt_reg;
    struct
    {
        unsigned long w_rx1_mc1_rssi_rpt : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_W_RX1_MC1_RSSI_RPT_UNION;
#define WBBP_W_RX1_MC1_RSSI_RPT_w_rx1_mc1_rssi_rpt_START (0)
#define WBBP_W_RX1_MC1_RSSI_RPT_w_rx1_mc1_rssi_rpt_END (10)
typedef union
{
    unsigned long w_rx1_mc2_rssi_rpt_reg;
    struct
    {
        unsigned long w_rx1_mc2_rssi_rpt : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_W_RX1_MC2_RSSI_RPT_UNION;
#define WBBP_W_RX1_MC2_RSSI_RPT_w_rx1_mc2_rssi_rpt_START (0)
#define WBBP_W_RX1_MC2_RSSI_RPT_w_rx1_mc2_rssi_rpt_END (10)
typedef union
{
    unsigned long w_rx2_mc1_rssi_rpt_reg;
    struct
    {
        unsigned long w_rx2_mc1_rssi_rpt : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_W_RX2_MC1_RSSI_RPT_UNION;
#define WBBP_W_RX2_MC1_RSSI_RPT_w_rx2_mc1_rssi_rpt_START (0)
#define WBBP_W_RX2_MC1_RSSI_RPT_w_rx2_mc1_rssi_rpt_END (10)
typedef union
{
    unsigned long w_rx2_mc2_rssi_rpt_reg;
    struct
    {
        unsigned long w_rx2_mc2_rssi_rpt : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_W_RX2_MC2_RSSI_RPT_UNION;
#define WBBP_W_RX2_MC2_RSSI_RPT_w_rx2_mc2_rssi_rpt_START (0)
#define WBBP_W_RX2_MC2_RSSI_RPT_w_rx2_mc2_rssi_rpt_END (10)
typedef union
{
    unsigned long wc_nco_rpt_reg;
    struct
    {
        unsigned long nco_fw_cfg_rpt : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_WC_NCO_RPT_UNION;
#define WBBP_WC_NCO_RPT_nco_fw_cfg_rpt_START (0)
#define WBBP_WC_NCO_RPT_nco_fw_cfg_rpt_END (15)
typedef union
{
    unsigned long wagc_sat_num_dcsc_reg;
    struct
    {
        unsigned long dagc_sat_num_1f_at1_dcsc : 16;
        unsigned long dagc_sat_num_1f_at2_dcsc : 16;
    } reg;
} WBBP_WAGC_SAT_NUM_DCSC_UNION;
#define WBBP_WAGC_SAT_NUM_DCSC_dagc_sat_num_1f_at1_dcsc_START (0)
#define WBBP_WAGC_SAT_NUM_DCSC_dagc_sat_num_1f_at1_dcsc_END (15)
#define WBBP_WAGC_SAT_NUM_DCSC_dagc_sat_num_1f_at2_dcsc_START (16)
#define WBBP_WAGC_SAT_NUM_DCSC_dagc_sat_num_1f_at2_dcsc_END (31)
typedef union
{
    unsigned long init_agc_cfg_at1_dcsc_reg;
    struct
    {
        unsigned long dsp_init_drssi_25db_at1_dcsc : 9;
        unsigned long dsp_init_rssi_rf_at1_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_CFG_AT1_DCSC_UNION;
#define WBBP_INIT_AGC_CFG_AT1_DCSC_dsp_init_drssi_25db_at1_dcsc_START (0)
#define WBBP_INIT_AGC_CFG_AT1_DCSC_dsp_init_drssi_25db_at1_dcsc_END (8)
#define WBBP_INIT_AGC_CFG_AT1_DCSC_dsp_init_rssi_rf_at1_dcsc_START (9)
#define WBBP_INIT_AGC_CFG_AT1_DCSC_dsp_init_rssi_rf_at1_dcsc_END (19)
typedef union
{
    unsigned long init_agc_cfg_at2_dcsc_reg;
    struct
    {
        unsigned long dsp_init_drssi_25db_at2_dcsc : 9;
        unsigned long dsp_init_rssi_rf_at2_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_CFG_AT2_DCSC_UNION;
#define WBBP_INIT_AGC_CFG_AT2_DCSC_dsp_init_drssi_25db_at2_dcsc_START (0)
#define WBBP_INIT_AGC_CFG_AT2_DCSC_dsp_init_drssi_25db_at2_dcsc_END (8)
#define WBBP_INIT_AGC_CFG_AT2_DCSC_dsp_init_rssi_rf_at2_dcsc_START (9)
#define WBBP_INIT_AGC_CFG_AT2_DCSC_dsp_init_rssi_rf_at2_dcsc_END (19)
typedef union
{
    unsigned long inter_agc_cfg_at1_dcsc_reg;
    struct
    {
        unsigned long dsp_inter_drssi_25db_at1_dcsc : 9;
        unsigned long dsp_inter_rssi_rf_at1_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTER_AGC_CFG_AT1_DCSC_UNION;
#define WBBP_INTER_AGC_CFG_AT1_DCSC_dsp_inter_drssi_25db_at1_dcsc_START (0)
#define WBBP_INTER_AGC_CFG_AT1_DCSC_dsp_inter_drssi_25db_at1_dcsc_END (8)
#define WBBP_INTER_AGC_CFG_AT1_DCSC_dsp_inter_rssi_rf_at1_dcsc_START (9)
#define WBBP_INTER_AGC_CFG_AT1_DCSC_dsp_inter_rssi_rf_at1_dcsc_END (19)
typedef union
{
    unsigned long inter_agc_cfg_at2_dcsc_reg;
    struct
    {
        unsigned long dsp_inter_drssi_25db_at2_dcsc : 9;
        unsigned long dsp_inter_rssi_rf_at2_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INTER_AGC_CFG_AT2_DCSC_UNION;
#define WBBP_INTER_AGC_CFG_AT2_DCSC_dsp_inter_drssi_25db_at2_dcsc_START (0)
#define WBBP_INTER_AGC_CFG_AT2_DCSC_dsp_inter_drssi_25db_at2_dcsc_END (8)
#define WBBP_INTER_AGC_CFG_AT2_DCSC_dsp_inter_rssi_rf_at2_dcsc_START (9)
#define WBBP_INTER_AGC_CFG_AT2_DCSC_dsp_inter_rssi_rf_at2_dcsc_END (19)
typedef union
{
    unsigned long init_scdc_agc_cfg0_at1_dcsc_reg;
    struct
    {
        unsigned long dsp_scdc_rssi_rf_at1_dcsc : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG0_AT1_DCSC_UNION;
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_DCSC_dsp_scdc_rssi_rf_at1_dcsc_START (0)
#define WBBP_INIT_SCDC_AGC_CFG0_AT1_DCSC_dsp_scdc_rssi_rf_at1_dcsc_END (10)
typedef union
{
    unsigned long init_scdc_agc_cfg1_at1_dcsc_reg;
    struct
    {
        unsigned long dsp_scdc_drssi_at1_dcsc : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_init_scdc_rssi_en_at1_dcsc : 1;
        unsigned long reserved_1 : 7;
        unsigned long dsp_init_scdc_drssi_en_at1_dcsc : 1;
        unsigned long reserved_2 : 7;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_UNION;
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_scdc_drssi_at1_dcsc_START (0)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_scdc_drssi_at1_dcsc_END (8)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_init_scdc_rssi_en_at1_dcsc_START (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_init_scdc_rssi_en_at1_dcsc_END (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_init_scdc_drssi_en_at1_dcsc_START (24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT1_DCSC_dsp_init_scdc_drssi_en_at1_dcsc_END (24)
typedef union
{
    unsigned long init_scdc_agc_cfg0_at2_dcsc_reg;
    struct
    {
        unsigned long dsp_scdc_rssi_rf_at2_dcsc : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG0_AT2_DCSC_UNION;
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_DCSC_dsp_scdc_rssi_rf_at2_dcsc_START (0)
#define WBBP_INIT_SCDC_AGC_CFG0_AT2_DCSC_dsp_scdc_rssi_rf_at2_dcsc_END (10)
typedef union
{
    unsigned long init_scdc_agc_cfg1_at2_dcsc_reg;
    struct
    {
        unsigned long dsp_scdc_drssi_at2_dcsc : 9;
        unsigned long reserved_0 : 7;
        unsigned long dsp_init_scdc_rssi_en_at2_dcsc : 1;
        unsigned long reserved_1 : 7;
        unsigned long dsp_init_scdc_drssi_en_at2_dcsc : 1;
        unsigned long reserved_2 : 7;
    } reg;
} WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_UNION;
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_scdc_drssi_at2_dcsc_START (0)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_scdc_drssi_at2_dcsc_END (8)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_init_scdc_rssi_en_at2_dcsc_START (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_init_scdc_rssi_en_at2_dcsc_END (16)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_init_scdc_drssi_en_at2_dcsc_START (24)
#define WBBP_INIT_SCDC_AGC_CFG1_AT2_DCSC_dsp_init_scdc_drssi_en_at2_dcsc_END (24)
typedef union
{
    unsigned long init_agc_rpt_cell_at1_dcsc_reg;
    struct
    {
        unsigned long dsp_rpt_cell_drssi_25db_at1_dcsc : 9;
        unsigned long dsp_rpt_cell_rssi_rf_at1_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_UNION;
#define WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_dsp_rpt_cell_drssi_25db_at1_dcsc_START (0)
#define WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_dsp_rpt_cell_drssi_25db_at1_dcsc_END (8)
#define WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_dsp_rpt_cell_rssi_rf_at1_dcsc_START (9)
#define WBBP_INIT_AGC_RPT_CELL_AT1_DCSC_dsp_rpt_cell_rssi_rf_at1_dcsc_END (19)
typedef union
{
    unsigned long init_agc_rpt_cell_at2_dcsc_reg;
    struct
    {
        unsigned long dsp_rpt_cell_drssi_25db_at2_dcsc : 9;
        unsigned long dsp_rpt_cell_rssi_rf_at2_dcsc : 11;
        unsigned long reserved : 12;
    } reg;
} WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_UNION;
#define WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_dsp_rpt_cell_drssi_25db_at2_dcsc_START (0)
#define WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_dsp_rpt_cell_drssi_25db_at2_dcsc_END (8)
#define WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_dsp_rpt_cell_rssi_rf_at2_dcsc_START (9)
#define WBBP_INIT_AGC_RPT_CELL_AT2_DCSC_dsp_rpt_cell_rssi_rf_at2_dcsc_END (19)
typedef union
{
    unsigned long wt_dbg_en_reg;
    struct
    {
        unsigned long wt_dbg_en : 1;
        unsigned long w_udl_sel : 1;
        unsigned long reserved_0 : 2;
        unsigned long dsp2mux_dbg_clk_sel : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_WT_DBG_EN_UNION;
#define WBBP_WT_DBG_EN_wt_dbg_en_START (0)
#define WBBP_WT_DBG_EN_wt_dbg_en_END (0)
#define WBBP_WT_DBG_EN_w_udl_sel_START (1)
#define WBBP_WT_DBG_EN_w_udl_sel_END (1)
#define WBBP_WT_DBG_EN_dsp2mux_dbg_clk_sel_START (4)
#define WBBP_WT_DBG_EN_dsp2mux_dbg_clk_sel_END (4)
typedef union
{
    unsigned long zsp_int_flag_reg;
    struct
    {
        unsigned long rx_half : 1;
        unsigned long rx_full : 1;
        unsigned long rx_finish : 1;
        unsigned long ad_end_flg : 1;
        unsigned long reserved_0 : 1;
        unsigned long tx_half : 1;
        unsigned long tx_full : 1;
        unsigned long tx_finish : 1;
        unsigned long reserved_1 : 24;
    } reg;
} WBBP_ZSP_INT_FLAG_UNION;
#define WBBP_ZSP_INT_FLAG_rx_half_START (0)
#define WBBP_ZSP_INT_FLAG_rx_half_END (0)
#define WBBP_ZSP_INT_FLAG_rx_full_START (1)
#define WBBP_ZSP_INT_FLAG_rx_full_END (1)
#define WBBP_ZSP_INT_FLAG_rx_finish_START (2)
#define WBBP_ZSP_INT_FLAG_rx_finish_END (2)
#define WBBP_ZSP_INT_FLAG_ad_end_flg_START (3)
#define WBBP_ZSP_INT_FLAG_ad_end_flg_END (3)
#define WBBP_ZSP_INT_FLAG_tx_half_START (5)
#define WBBP_ZSP_INT_FLAG_tx_half_END (5)
#define WBBP_ZSP_INT_FLAG_tx_full_START (6)
#define WBBP_ZSP_INT_FLAG_tx_full_END (6)
#define WBBP_ZSP_INT_FLAG_tx_finish_START (7)
#define WBBP_ZSP_INT_FLAG_tx_finish_END (7)
typedef union
{
    unsigned long rx_addr_reg;
    struct
    {
        unsigned long ad_end_addr : 16;
        unsigned long reserved : 16;
    } reg;
} WBBP_RX_ADDR_UNION;
#define WBBP_RX_ADDR_ad_end_addr_START (0)
#define WBBP_RX_ADDR_ad_end_addr_END (15)
typedef union
{
    unsigned long zsp_int_mask_reg;
    struct
    {
        unsigned long rx_half_mask : 1;
        unsigned long rx_full_mask : 1;
        unsigned long rx_finish_mask : 1;
        unsigned long reserved_0 : 1;
        unsigned long tx_half_mask : 1;
        unsigned long tx_full_mask : 1;
        unsigned long tx_finish_mask : 1;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_ZSP_INT_MASK_UNION;
#define WBBP_ZSP_INT_MASK_rx_half_mask_START (0)
#define WBBP_ZSP_INT_MASK_rx_half_mask_END (0)
#define WBBP_ZSP_INT_MASK_rx_full_mask_START (1)
#define WBBP_ZSP_INT_MASK_rx_full_mask_END (1)
#define WBBP_ZSP_INT_MASK_rx_finish_mask_START (2)
#define WBBP_ZSP_INT_MASK_rx_finish_mask_END (2)
#define WBBP_ZSP_INT_MASK_tx_half_mask_START (4)
#define WBBP_ZSP_INT_MASK_tx_half_mask_END (4)
#define WBBP_ZSP_INT_MASK_tx_full_mask_START (5)
#define WBBP_ZSP_INT_MASK_tx_full_mask_END (5)
#define WBBP_ZSP_INT_MASK_tx_finish_mask_START (6)
#define WBBP_ZSP_INT_MASK_tx_finish_mask_END (6)
typedef union
{
    unsigned long int_clear_reg;
    struct
    {
        unsigned long rx_half_clear : 1;
        unsigned long rx_full_clear : 1;
        unsigned long rx_finish_clear : 1;
        unsigned long reserved_0 : 1;
        unsigned long tx_half_clear : 1;
        unsigned long tx_full_clear : 1;
        unsigned long tx_finish_clear : 1;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_INT_CLEAR_UNION;
#define WBBP_INT_CLEAR_rx_half_clear_START (0)
#define WBBP_INT_CLEAR_rx_half_clear_END (0)
#define WBBP_INT_CLEAR_rx_full_clear_START (1)
#define WBBP_INT_CLEAR_rx_full_clear_END (1)
#define WBBP_INT_CLEAR_rx_finish_clear_START (2)
#define WBBP_INT_CLEAR_rx_finish_clear_END (2)
#define WBBP_INT_CLEAR_tx_half_clear_START (4)
#define WBBP_INT_CLEAR_tx_half_clear_END (4)
#define WBBP_INT_CLEAR_tx_full_clear_START (5)
#define WBBP_INT_CLEAR_tx_full_clear_END (5)
#define WBBP_INT_CLEAR_tx_finish_clear_START (6)
#define WBBP_INT_CLEAR_tx_finish_clear_END (6)
typedef union
{
    unsigned long int_alarm_reg;
    struct
    {
        unsigned long rx_half_alarm : 1;
        unsigned long rx_full_alarm : 1;
        unsigned long rx_finish_alarm : 1;
        unsigned long reserved_0 : 1;
        unsigned long tx_half_alarm : 1;
        unsigned long tx_full_alarm : 1;
        unsigned long tx_finish_alarm : 1;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_INT_ALARM_UNION;
#define WBBP_INT_ALARM_rx_half_alarm_START (0)
#define WBBP_INT_ALARM_rx_half_alarm_END (0)
#define WBBP_INT_ALARM_rx_full_alarm_START (1)
#define WBBP_INT_ALARM_rx_full_alarm_END (1)
#define WBBP_INT_ALARM_rx_finish_alarm_START (2)
#define WBBP_INT_ALARM_rx_finish_alarm_END (2)
#define WBBP_INT_ALARM_tx_half_alarm_START (4)
#define WBBP_INT_ALARM_tx_half_alarm_END (4)
#define WBBP_INT_ALARM_tx_full_alarm_START (5)
#define WBBP_INT_ALARM_tx_full_alarm_END (5)
#define WBBP_INT_ALARM_tx_finish_alarm_START (6)
#define WBBP_INT_ALARM_tx_finish_alarm_END (6)
typedef union
{
    unsigned long mem_rrc_reg;
    struct
    {
        unsigned long mem_in_dl : 16;
        unsigned long mem_out_ul : 16;
    } reg;
} WBBP_MEM_RRC_UNION;
#define WBBP_MEM_RRC_mem_in_dl_START (0)
#define WBBP_MEM_RRC_mem_in_dl_END (15)
#define WBBP_MEM_RRC_mem_out_ul_START (16)
#define WBBP_MEM_RRC_mem_out_ul_END (31)
typedef union
{
    unsigned long abb_code_reg;
    struct
    {
        unsigned long dsp_abb_rx_code_sel : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_abb_tx_code_sel : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_abb_shift_num_sel : 2;
        unsigned long reserved_2 : 22;
    } reg;
} WBBP_ABB_CODE_UNION;
#define WBBP_ABB_CODE_dsp_abb_rx_code_sel_START (0)
#define WBBP_ABB_CODE_dsp_abb_rx_code_sel_END (0)
#define WBBP_ABB_CODE_dsp_abb_tx_code_sel_START (4)
#define WBBP_ABB_CODE_dsp_abb_tx_code_sel_END (4)
#define WBBP_ABB_CODE_dsp_abb_shift_num_sel_START (8)
#define WBBP_ABB_CODE_dsp_abb_shift_num_sel_END (9)
typedef union
{
    unsigned long abb_dly_reg;
    struct
    {
        unsigned long dsp_rx_ant_num : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_rx_ant_dly_sel : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_rx_ant_dly_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long dsp_rx_ant_data_dly : 5;
        unsigned long reserved_3 : 15;
    } reg;
} WBBP_ABB_DLY_UNION;
#define WBBP_ABB_DLY_dsp_rx_ant_num_START (0)
#define WBBP_ABB_DLY_dsp_rx_ant_num_END (0)
#define WBBP_ABB_DLY_dsp_rx_ant_dly_sel_START (4)
#define WBBP_ABB_DLY_dsp_rx_ant_dly_sel_END (4)
#define WBBP_ABB_DLY_dsp_rx_ant_dly_en_START (8)
#define WBBP_ABB_DLY_dsp_rx_ant_dly_en_END (8)
#define WBBP_ABB_DLY_dsp_rx_ant_data_dly_START (12)
#define WBBP_ABB_DLY_dsp_rx_ant_data_dly_END (16)
typedef union
{
    unsigned long abb_trx_loop_reg;
    struct
    {
        unsigned long dsp_abb_trx_loop_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_abb_trx_loop_mode_sel : 3;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_ABB_TRX_LOOP_UNION;
#define WBBP_ABB_TRX_LOOP_dsp_abb_trx_loop_en_START (0)
#define WBBP_ABB_TRX_LOOP_dsp_abb_trx_loop_en_END (0)
#define WBBP_ABB_TRX_LOOP_dsp_abb_trx_loop_mode_sel_START (4)
#define WBBP_ABB_TRX_LOOP_dsp_abb_trx_loop_mode_sel_END (6)
typedef union
{
    unsigned long abb_fifo_dbg_reg;
    struct
    {
        unsigned long dsp_abb_rx_fifo0_state : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_abb_rx_fifo1_state : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_abb_rx_fifo0_state_clr : 1;
        unsigned long reserved_2 : 3;
        unsigned long dsp_abb_rx_fifo1_state_clr : 1;
        unsigned long reserved_3 : 19;
    } reg;
} WBBP_ABB_FIFO_DBG_UNION;
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo0_state_START (0)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo0_state_END (0)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo1_state_START (4)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo1_state_END (4)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo0_state_clr_START (8)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo0_state_clr_END (8)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo1_state_clr_START (12)
#define WBBP_ABB_FIFO_DBG_dsp_abb_rx_fifo1_state_clr_END (12)
typedef union
{
    unsigned long share_mem_ctrl_reg;
    struct
    {
        unsigned long mem_ctrl_s : 16;
        unsigned long mem_ctrl_1w2r : 16;
    } reg;
} WBBP_SHARE_MEM_CTRL_UNION;
#define WBBP_SHARE_MEM_CTRL_mem_ctrl_s_START (0)
#define WBBP_SHARE_MEM_CTRL_mem_ctrl_s_END (15)
#define WBBP_SHARE_MEM_CTRL_mem_ctrl_1w2r_START (16)
#define WBBP_SHARE_MEM_CTRL_mem_ctrl_1w2r_END (31)
typedef union
{
    unsigned long share_rom_ctrl_reg;
    struct
    {
        unsigned long mem_ctrl_1wr2wr : 16;
        unsigned long rom_ctrl : 8;
        unsigned long reserved : 8;
    } reg;
} WBBP_SHARE_ROM_CTRL_UNION;
#define WBBP_SHARE_ROM_CTRL_mem_ctrl_1wr2wr_START (0)
#define WBBP_SHARE_ROM_CTRL_mem_ctrl_1wr2wr_END (15)
#define WBBP_SHARE_ROM_CTRL_rom_ctrl_START (16)
#define WBBP_SHARE_ROM_CTRL_rom_ctrl_END (23)
typedef union
{
    unsigned long sys_rst_reg;
    struct
    {
        unsigned long clk_rst_ctrl : 2;
        unsigned long reserved_0 : 2;
        unsigned long sys_rst_ctrl : 2;
        unsigned long reserved_1 : 2;
        unsigned long imi_rst_ctrl : 2;
        unsigned long reserved_2 : 2;
        unsigned long imi_addr_ctrl : 2;
        unsigned long reserved_3 : 18;
    } reg;
} WBBP_SYS_RST_UNION;
#define WBBP_SYS_RST_clk_rst_ctrl_START (0)
#define WBBP_SYS_RST_clk_rst_ctrl_END (1)
#define WBBP_SYS_RST_sys_rst_ctrl_START (4)
#define WBBP_SYS_RST_sys_rst_ctrl_END (5)
#define WBBP_SYS_RST_imi_rst_ctrl_START (8)
#define WBBP_SYS_RST_imi_rst_ctrl_END (9)
#define WBBP_SYS_RST_imi_addr_ctrl_START (12)
#define WBBP_SYS_RST_imi_addr_ctrl_END (13)
typedef union
{
    unsigned long data_fifo_rst_reg;
    struct
    {
        unsigned long data_fifo0_rst : 1;
        unsigned long data_fifo0_full_rpt : 1;
        unsigned long data_fifo0_empty_rpt : 1;
        unsigned long reserved_0 : 1;
        unsigned long data_fifo1_rst : 1;
        unsigned long data_fifo1_full_rpt : 1;
        unsigned long data_fifo1_empty_rpt : 1;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_DATA_FIFO_RST_UNION;
#define WBBP_DATA_FIFO_RST_data_fifo0_rst_START (0)
#define WBBP_DATA_FIFO_RST_data_fifo0_rst_END (0)
#define WBBP_DATA_FIFO_RST_data_fifo0_full_rpt_START (1)
#define WBBP_DATA_FIFO_RST_data_fifo0_full_rpt_END (1)
#define WBBP_DATA_FIFO_RST_data_fifo0_empty_rpt_START (2)
#define WBBP_DATA_FIFO_RST_data_fifo0_empty_rpt_END (2)
#define WBBP_DATA_FIFO_RST_data_fifo1_rst_START (4)
#define WBBP_DATA_FIFO_RST_data_fifo1_rst_END (4)
#define WBBP_DATA_FIFO_RST_data_fifo1_full_rpt_START (5)
#define WBBP_DATA_FIFO_RST_data_fifo1_full_rpt_END (5)
#define WBBP_DATA_FIFO_RST_data_fifo1_empty_rpt_START (6)
#define WBBP_DATA_FIFO_RST_data_fifo1_empty_rpt_END (6)
typedef union
{
    unsigned long apt_comp_h_ram_reg;
    struct
    {
        unsigned long apt_h_comp_ram_data_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long apt_h_comp_ram_data_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_APT_COMP_H_RAM_UNION;
#define WBBP_APT_COMP_H_RAM_apt_h_comp_ram_data_0_START (0)
#define WBBP_APT_COMP_H_RAM_apt_h_comp_ram_data_0_END (7)
#define WBBP_APT_COMP_H_RAM_apt_h_comp_ram_data_1_START (16)
#define WBBP_APT_COMP_H_RAM_apt_h_comp_ram_data_1_END (23)
typedef union
{
    unsigned long apt_comp_m_ram_reg;
    struct
    {
        unsigned long apt_m_comp_ram_data_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long apt_m_comp_ram_data_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_APT_COMP_M_RAM_UNION;
#define WBBP_APT_COMP_M_RAM_apt_m_comp_ram_data_0_START (0)
#define WBBP_APT_COMP_M_RAM_apt_m_comp_ram_data_0_END (7)
#define WBBP_APT_COMP_M_RAM_apt_m_comp_ram_data_1_START (16)
#define WBBP_APT_COMP_M_RAM_apt_m_comp_ram_data_1_END (23)
typedef union
{
    unsigned long apt_comp_l_ram_reg;
    struct
    {
        unsigned long apt_l_comp_ram_data_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long apt_l_comp_ram_data_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_APT_COMP_L_RAM_UNION;
#define WBBP_APT_COMP_L_RAM_apt_l_comp_ram_data_0_START (0)
#define WBBP_APT_COMP_L_RAM_apt_l_comp_ram_data_0_END (7)
#define WBBP_APT_COMP_L_RAM_apt_l_comp_ram_data_1_START (16)
#define WBBP_APT_COMP_L_RAM_apt_l_comp_ram_data_1_END (23)
typedef union
{
    unsigned long apt_h_ram_reg;
    struct
    {
        unsigned long apt_h_word_ram_data_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long apt_h_word_ram_data_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_APT_H_RAM_UNION;
#define WBBP_APT_H_RAM_apt_h_word_ram_data_0_START (0)
#define WBBP_APT_H_RAM_apt_h_word_ram_data_0_END (8)
#define WBBP_APT_H_RAM_apt_h_word_ram_data_1_START (16)
#define WBBP_APT_H_RAM_apt_h_word_ram_data_1_END (24)
typedef union
{
    unsigned long apt_m_ram_reg;
    struct
    {
        unsigned long apt_m_word_ram_data_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long apt_m_word_ram_data_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_APT_M_RAM_UNION;
#define WBBP_APT_M_RAM_apt_m_word_ram_data_0_START (0)
#define WBBP_APT_M_RAM_apt_m_word_ram_data_0_END (8)
#define WBBP_APT_M_RAM_apt_m_word_ram_data_1_START (16)
#define WBBP_APT_M_RAM_apt_m_word_ram_data_1_END (24)
typedef union
{
    unsigned long apt_l_ram_reg;
    struct
    {
        unsigned long apt_l_word_ram_data_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long apt_l_word_ram_data_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_APT_L_RAM_UNION;
#define WBBP_APT_L_RAM_apt_l_word_ram_data_0_START (0)
#define WBBP_APT_L_RAM_apt_l_word_ram_data_0_END (8)
#define WBBP_APT_L_RAM_apt_l_word_ram_data_1_START (16)
#define WBBP_APT_L_RAM_apt_l_word_ram_data_1_END (24)
typedef union
{
    unsigned long pavbias1_h_ram_reg;
    struct
    {
        unsigned long wpavbias1_h_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias1_h_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS1_H_RAM_UNION;
#define WBBP_PAVBIAS1_H_RAM_wpavbias1_h_word_0_START (0)
#define WBBP_PAVBIAS1_H_RAM_wpavbias1_h_word_0_END (8)
#define WBBP_PAVBIAS1_H_RAM_wpavbias1_h_word_1_START (16)
#define WBBP_PAVBIAS1_H_RAM_wpavbias1_h_word_1_END (24)
typedef union
{
    unsigned long pavbias1_m_ram_reg;
    struct
    {
        unsigned long wpavbias1_m_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias1_m_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS1_M_RAM_UNION;
#define WBBP_PAVBIAS1_M_RAM_wpavbias1_m_word_0_START (0)
#define WBBP_PAVBIAS1_M_RAM_wpavbias1_m_word_0_END (8)
#define WBBP_PAVBIAS1_M_RAM_wpavbias1_m_word_1_START (16)
#define WBBP_PAVBIAS1_M_RAM_wpavbias1_m_word_1_END (24)
typedef union
{
    unsigned long pavbias1_l_ram_reg;
    struct
    {
        unsigned long wpavbias1_l_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias1_l_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS1_L_RAM_UNION;
#define WBBP_PAVBIAS1_L_RAM_wpavbias1_l_word_0_START (0)
#define WBBP_PAVBIAS1_L_RAM_wpavbias1_l_word_0_END (8)
#define WBBP_PAVBIAS1_L_RAM_wpavbias1_l_word_1_START (16)
#define WBBP_PAVBIAS1_L_RAM_wpavbias1_l_word_1_END (24)
typedef union
{
    unsigned long pavbias2_h_ram_reg;
    struct
    {
        unsigned long wpavbias2_h_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias2_h_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS2_H_RAM_UNION;
#define WBBP_PAVBIAS2_H_RAM_wpavbias2_h_word_0_START (0)
#define WBBP_PAVBIAS2_H_RAM_wpavbias2_h_word_0_END (8)
#define WBBP_PAVBIAS2_H_RAM_wpavbias2_h_word_1_START (16)
#define WBBP_PAVBIAS2_H_RAM_wpavbias2_h_word_1_END (24)
typedef union
{
    unsigned long pavbias2_m_ram_reg;
    struct
    {
        unsigned long wpavbias2_m_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias2_m_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS2_M_RAM_UNION;
#define WBBP_PAVBIAS2_M_RAM_wpavbias2_m_word_0_START (0)
#define WBBP_PAVBIAS2_M_RAM_wpavbias2_m_word_0_END (8)
#define WBBP_PAVBIAS2_M_RAM_wpavbias2_m_word_1_START (16)
#define WBBP_PAVBIAS2_M_RAM_wpavbias2_m_word_1_END (24)
typedef union
{
    unsigned long pavbias2_l_ram_reg;
    struct
    {
        unsigned long wpavbias2_l_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias2_l_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS2_L_RAM_UNION;
#define WBBP_PAVBIAS2_L_RAM_wpavbias2_l_word_0_START (0)
#define WBBP_PAVBIAS2_L_RAM_wpavbias2_l_word_0_END (8)
#define WBBP_PAVBIAS2_L_RAM_wpavbias2_l_word_1_START (16)
#define WBBP_PAVBIAS2_L_RAM_wpavbias2_l_word_1_END (24)
typedef union
{
    unsigned long pavbias3_h_ram_reg;
    struct
    {
        unsigned long wpavbias3_h_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias3_h_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS3_H_RAM_UNION;
#define WBBP_PAVBIAS3_H_RAM_wpavbias3_h_word_0_START (0)
#define WBBP_PAVBIAS3_H_RAM_wpavbias3_h_word_0_END (8)
#define WBBP_PAVBIAS3_H_RAM_wpavbias3_h_word_1_START (16)
#define WBBP_PAVBIAS3_H_RAM_wpavbias3_h_word_1_END (24)
typedef union
{
    unsigned long pavbias3_m_ram_reg;
    struct
    {
        unsigned long wpavbias3_m_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias3_m_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS3_M_RAM_UNION;
#define WBBP_PAVBIAS3_M_RAM_wpavbias3_m_word_0_START (0)
#define WBBP_PAVBIAS3_M_RAM_wpavbias3_m_word_0_END (8)
#define WBBP_PAVBIAS3_M_RAM_wpavbias3_m_word_1_START (16)
#define WBBP_PAVBIAS3_M_RAM_wpavbias3_m_word_1_END (24)
typedef union
{
    unsigned long pavbias3_l_ram_reg;
    struct
    {
        unsigned long wpavbias3_l_word_0 : 9;
        unsigned long reserved_0 : 7;
        unsigned long wpavbias3_l_word_1 : 9;
        unsigned long reserved_1 : 7;
    } reg;
} WBBP_PAVBIAS3_L_RAM_UNION;
#define WBBP_PAVBIAS3_L_RAM_wpavbias3_l_word_0_START (0)
#define WBBP_PAVBIAS3_L_RAM_wpavbias3_l_word_0_END (8)
#define WBBP_PAVBIAS3_L_RAM_wpavbias3_l_word_1_START (16)
#define WBBP_PAVBIAS3_L_RAM_wpavbias3_l_word_1_END (24)
typedef union
{
    unsigned long papowcomp_h_ram_reg;
    struct
    {
        unsigned long pa_power_comp_h_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long pa_power_comp_h_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_PAPOWCOMP_H_RAM_UNION;
#define WBBP_PAPOWCOMP_H_RAM_pa_power_comp_h_0_START (0)
#define WBBP_PAPOWCOMP_H_RAM_pa_power_comp_h_0_END (7)
#define WBBP_PAPOWCOMP_H_RAM_pa_power_comp_h_1_START (16)
#define WBBP_PAPOWCOMP_H_RAM_pa_power_comp_h_1_END (23)
typedef union
{
    unsigned long papowcomp_m_ram_reg;
    struct
    {
        unsigned long pa_power_comp_m_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long pa_power_comp_m_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_PAPOWCOMP_M_RAM_UNION;
#define WBBP_PAPOWCOMP_M_RAM_pa_power_comp_m_0_START (0)
#define WBBP_PAPOWCOMP_M_RAM_pa_power_comp_m_0_END (7)
#define WBBP_PAPOWCOMP_M_RAM_pa_power_comp_m_1_START (16)
#define WBBP_PAPOWCOMP_M_RAM_pa_power_comp_m_1_END (23)
typedef union
{
    unsigned long papowcomp_l_ram_reg;
    struct
    {
        unsigned long pa_power_comp_l_0 : 8;
        unsigned long reserved_0 : 8;
        unsigned long pa_power_comp_l_1 : 8;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_PAPOWCOMP_L_RAM_UNION;
#define WBBP_PAPOWCOMP_L_RAM_pa_power_comp_l_0_START (0)
#define WBBP_PAPOWCOMP_L_RAM_pa_power_comp_l_0_END (7)
#define WBBP_PAPOWCOMP_L_RAM_pa_power_comp_l_1_START (16)
#define WBBP_PAPOWCOMP_L_RAM_pa_power_comp_l_1_END (23)
typedef union
{
    unsigned long pow_atten_h_ram_reg;
    struct
    {
        unsigned long dbb_atten_h_ram_data : 8;
        unsigned long rf_atten_h_ram_data : 16;
        unsigned long temp_comp_index_h : 4;
        unsigned long reserved : 4;
    } reg;
} WBBP_POW_ATTEN_H_RAM_UNION;
#define WBBP_POW_ATTEN_H_RAM_dbb_atten_h_ram_data_START (0)
#define WBBP_POW_ATTEN_H_RAM_dbb_atten_h_ram_data_END (7)
#define WBBP_POW_ATTEN_H_RAM_rf_atten_h_ram_data_START (8)
#define WBBP_POW_ATTEN_H_RAM_rf_atten_h_ram_data_END (23)
#define WBBP_POW_ATTEN_H_RAM_temp_comp_index_h_START (24)
#define WBBP_POW_ATTEN_H_RAM_temp_comp_index_h_END (27)
typedef union
{
    unsigned long pow_atten_m_ram_reg;
    struct
    {
        unsigned long dbb_atten_m_ram_data : 8;
        unsigned long rf_atten_m_ram_data : 16;
        unsigned long temp_comp_index_m : 4;
        unsigned long reserved : 4;
    } reg;
} WBBP_POW_ATTEN_M_RAM_UNION;
#define WBBP_POW_ATTEN_M_RAM_dbb_atten_m_ram_data_START (0)
#define WBBP_POW_ATTEN_M_RAM_dbb_atten_m_ram_data_END (7)
#define WBBP_POW_ATTEN_M_RAM_rf_atten_m_ram_data_START (8)
#define WBBP_POW_ATTEN_M_RAM_rf_atten_m_ram_data_END (23)
#define WBBP_POW_ATTEN_M_RAM_temp_comp_index_m_START (24)
#define WBBP_POW_ATTEN_M_RAM_temp_comp_index_m_END (27)
typedef union
{
    unsigned long pow_atten_l_ram_reg;
    struct
    {
        unsigned long dbb_atten_l_ram_data : 8;
        unsigned long rf_atten_l_ram_data : 16;
        unsigned long temp_comp_index_l : 4;
        unsigned long reserved : 4;
    } reg;
} WBBP_POW_ATTEN_L_RAM_UNION;
#define WBBP_POW_ATTEN_L_RAM_dbb_atten_l_ram_data_START (0)
#define WBBP_POW_ATTEN_L_RAM_dbb_atten_l_ram_data_END (7)
#define WBBP_POW_ATTEN_L_RAM_rf_atten_l_ram_data_START (8)
#define WBBP_POW_ATTEN_L_RAM_rf_atten_l_ram_data_END (23)
#define WBBP_POW_ATTEN_L_RAM_temp_comp_index_l_START (24)
#define WBBP_POW_ATTEN_L_RAM_temp_comp_index_l_END (27)
typedef union
{
    unsigned long dsp_pa_model_reg;
    struct
    {
        unsigned long dsp_pa_mode_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DSP_PA_MODEL_UNION;
#define WBBP_DSP_PA_MODEL_dsp_pa_mode_ctrl_START (0)
#define WBBP_DSP_PA_MODEL_dsp_pa_mode_ctrl_END (1)
typedef union
{
    unsigned long pa_ctrl_word_reg;
    struct
    {
        unsigned long dsp_pa_high_ctrl : 2;
        unsigned long reserved_0 : 2;
        unsigned long dsp_pa_mid_ctrl : 2;
        unsigned long reserved_1 : 2;
        unsigned long dsp_pa_low_ctrl : 2;
        unsigned long reserved_2 : 2;
        unsigned long dsp_pa_init_ctrl : 2;
        unsigned long reserved_3 : 18;
    } reg;
} WBBP_PA_CTRL_WORD_UNION;
#define WBBP_PA_CTRL_WORD_dsp_pa_high_ctrl_START (0)
#define WBBP_PA_CTRL_WORD_dsp_pa_high_ctrl_END (1)
#define WBBP_PA_CTRL_WORD_dsp_pa_mid_ctrl_START (4)
#define WBBP_PA_CTRL_WORD_dsp_pa_mid_ctrl_END (5)
#define WBBP_PA_CTRL_WORD_dsp_pa_low_ctrl_START (8)
#define WBBP_PA_CTRL_WORD_dsp_pa_low_ctrl_END (9)
#define WBBP_PA_CTRL_WORD_dsp_pa_init_ctrl_START (12)
#define WBBP_PA_CTRL_WORD_dsp_pa_init_ctrl_END (13)
typedef union
{
    unsigned long w_tx_pa_gain_reg;
    struct
    {
        unsigned long dsp_w_pa_high_gain : 9;
        unsigned long dsp_w_pa_mid_gain : 9;
        unsigned long dsp_w_pa_low_gain : 9;
        unsigned long reserved : 5;
    } reg;
} WBBP_W_TX_PA_GAIN_UNION;
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_high_gain_START (0)
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_high_gain_END (8)
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_mid_gain_START (9)
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_mid_gain_END (17)
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_low_gain_START (18)
#define WBBP_W_TX_PA_GAIN_dsp_w_pa_low_gain_END (26)
typedef union
{
    unsigned long pa_hm_threshold_reg;
    struct
    {
        unsigned long dsp_pa_h2m_threshold : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_pa_m2h_threshold : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PA_HM_THRESHOLD_UNION;
#define WBBP_PA_HM_THRESHOLD_dsp_pa_h2m_threshold_START (0)
#define WBBP_PA_HM_THRESHOLD_dsp_pa_h2m_threshold_END (10)
#define WBBP_PA_HM_THRESHOLD_dsp_pa_m2h_threshold_START (16)
#define WBBP_PA_HM_THRESHOLD_dsp_pa_m2h_threshold_END (26)
typedef union
{
    unsigned long pa_ml_threshold_reg;
    struct
    {
        unsigned long dsp_pa_m2l_threshold : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_pa_l2m_threshold : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PA_ML_THRESHOLD_UNION;
#define WBBP_PA_ML_THRESHOLD_dsp_pa_m2l_threshold_START (0)
#define WBBP_PA_ML_THRESHOLD_dsp_pa_m2l_threshold_END (10)
#define WBBP_PA_ML_THRESHOLD_dsp_pa_l2m_threshold_START (16)
#define WBBP_PA_ML_THRESHOLD_dsp_pa_l2m_threshold_END (26)
typedef union
{
    unsigned long pa_hm_mode_reg;
    struct
    {
        unsigned long dsp_nv_pa_h_mode : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_m_mode : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PA_HM_MODE_UNION;
#define WBBP_PA_HM_MODE_dsp_nv_pa_h_mode_START (0)
#define WBBP_PA_HM_MODE_dsp_nv_pa_h_mode_END (10)
#define WBBP_PA_HM_MODE_dsp_nv_pa_m_mode_START (16)
#define WBBP_PA_HM_MODE_dsp_nv_pa_m_mode_END (26)
typedef union
{
    unsigned long pa_l_mode_reg;
    struct
    {
        unsigned long dsp_nv_pa_l_mode : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PA_L_MODE_UNION;
#define WBBP_PA_L_MODE_dsp_nv_pa_l_mode_START (0)
#define WBBP_PA_L_MODE_dsp_nv_pa_l_mode_END (10)
typedef union
{
    unsigned long pc_delta_pow_freq_reg;
    struct
    {
        unsigned long dsp_delta_pow_freq : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PC_DELTA_POW_FREQ_UNION;
#define WBBP_PC_DELTA_POW_FREQ_dsp_delta_pow_freq_START (0)
#define WBBP_PC_DELTA_POW_FREQ_dsp_delta_pow_freq_END (9)
typedef union
{
    unsigned long apt_mode_sel_reg;
    struct
    {
        unsigned long dsp_pa_pwm_sel : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_apt_ctrl_mode : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_apt_renew_pulse : 1;
        unsigned long reserved_2 : 23;
    } reg;
} WBBP_APT_MODE_SEL_UNION;
#define WBBP_APT_MODE_SEL_dsp_pa_pwm_sel_START (0)
#define WBBP_APT_MODE_SEL_dsp_pa_pwm_sel_END (0)
#define WBBP_APT_MODE_SEL_dsp_apt_ctrl_mode_START (4)
#define WBBP_APT_MODE_SEL_dsp_apt_ctrl_mode_END (4)
#define WBBP_APT_MODE_SEL_dsp_apt_renew_pulse_START (8)
#define WBBP_APT_MODE_SEL_dsp_apt_renew_pulse_END (8)
typedef union
{
    unsigned long dsp_apt_active_en_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long dsp_apt_active_en : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_DSP_APT_ACTIVE_EN_UNION;
#define WBBP_DSP_APT_ACTIVE_EN_dsp_apt_active_en_START (16)
#define WBBP_DSP_APT_ACTIVE_EN_dsp_apt_active_en_END (16)
typedef union
{
    unsigned long dsp_apt_config_reg;
    struct
    {
        unsigned long dsp_apt_config_value : 7;
        unsigned long reserved_0 : 1;
        unsigned long dsp_apt_config_en : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_DSP_APT_CONFIG_UNION;
#define WBBP_DSP_APT_CONFIG_dsp_apt_config_value_START (0)
#define WBBP_DSP_APT_CONFIG_dsp_apt_config_value_END (6)
#define WBBP_DSP_APT_CONFIG_dsp_apt_config_en_START (8)
#define WBBP_DSP_APT_CONFIG_dsp_apt_config_en_END (8)
typedef union
{
    unsigned long pacomp_offset_hm_reg;
    struct
    {
        unsigned long dsp_pacomp_offset_m : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_pacomp_offset_h : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_PACOMP_OFFSET_HM_UNION;
#define WBBP_PACOMP_OFFSET_HM_dsp_pacomp_offset_m_START (0)
#define WBBP_PACOMP_OFFSET_HM_dsp_pacomp_offset_m_END (10)
#define WBBP_PACOMP_OFFSET_HM_dsp_pacomp_offset_h_START (16)
#define WBBP_PACOMP_OFFSET_HM_dsp_pacomp_offset_h_END (26)
typedef union
{
    unsigned long pacomp_offset_l_reg;
    struct
    {
        unsigned long dsp_pacomp_offset_l : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PACOMP_OFFSET_L_UNION;
#define WBBP_PACOMP_OFFSET_L_dsp_pacomp_offset_l_START (0)
#define WBBP_PACOMP_OFFSET_L_dsp_pacomp_offset_l_END (10)
typedef union
{
    unsigned long pa_h_comp_reg;
    struct
    {
        unsigned long dsp_nv_pa_h_comp : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PA_H_COMP_UNION;
#define WBBP_PA_H_COMP_dsp_nv_pa_h_comp_START (0)
#define WBBP_PA_H_COMP_dsp_nv_pa_h_comp_END (10)
typedef union
{
    unsigned long pa_m_comp_reg;
    struct
    {
        unsigned long dsp_nv_pa_m_comp : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PA_M_COMP_UNION;
#define WBBP_PA_M_COMP_dsp_nv_pa_m_comp_START (0)
#define WBBP_PA_M_COMP_dsp_nv_pa_m_comp_END (10)
typedef union
{
    unsigned long pa_l_comp_reg;
    struct
    {
        unsigned long dsp_nv_pa_l_comp : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_PA_L_COMP_UNION;
#define WBBP_PA_L_COMP_dsp_nv_pa_l_comp_START (0)
#define WBBP_PA_L_COMP_dsp_nv_pa_l_comp_END (10)
typedef union
{
    unsigned long dsp_pow_comp_slot1a_reg;
    struct
    {
        unsigned long dsp_nv_pa_h2m_comp1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_m2h_comp1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT1A_UNION;
#define WBBP_DSP_POW_COMP_SLOT1A_dsp_nv_pa_h2m_comp1_START (0)
#define WBBP_DSP_POW_COMP_SLOT1A_dsp_nv_pa_h2m_comp1_END (10)
#define WBBP_DSP_POW_COMP_SLOT1A_dsp_nv_pa_m2h_comp1_START (16)
#define WBBP_DSP_POW_COMP_SLOT1A_dsp_nv_pa_m2h_comp1_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot1b_reg;
    struct
    {
        unsigned long dsp_nv_pa_m2l_comp1 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_l2m_comp1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT1B_UNION;
#define WBBP_DSP_POW_COMP_SLOT1B_dsp_nv_pa_m2l_comp1_START (0)
#define WBBP_DSP_POW_COMP_SLOT1B_dsp_nv_pa_m2l_comp1_END (10)
#define WBBP_DSP_POW_COMP_SLOT1B_dsp_nv_pa_l2m_comp1_START (16)
#define WBBP_DSP_POW_COMP_SLOT1B_dsp_nv_pa_l2m_comp1_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot2a_reg;
    struct
    {
        unsigned long dsp_nv_pa_h2m_comp2 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_m2h_comp2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT2A_UNION;
#define WBBP_DSP_POW_COMP_SLOT2A_dsp_nv_pa_h2m_comp2_START (0)
#define WBBP_DSP_POW_COMP_SLOT2A_dsp_nv_pa_h2m_comp2_END (10)
#define WBBP_DSP_POW_COMP_SLOT2A_dsp_nv_pa_m2h_comp2_START (16)
#define WBBP_DSP_POW_COMP_SLOT2A_dsp_nv_pa_m2h_comp2_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot2b_reg;
    struct
    {
        unsigned long dsp_nv_pa_m2l_comp2 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_l2m_comp2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT2B_UNION;
#define WBBP_DSP_POW_COMP_SLOT2B_dsp_nv_pa_m2l_comp2_START (0)
#define WBBP_DSP_POW_COMP_SLOT2B_dsp_nv_pa_m2l_comp2_END (10)
#define WBBP_DSP_POW_COMP_SLOT2B_dsp_nv_pa_l2m_comp2_START (16)
#define WBBP_DSP_POW_COMP_SLOT2B_dsp_nv_pa_l2m_comp2_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot3a_reg;
    struct
    {
        unsigned long dsp_nv_pa_h2m_comp3 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_m2h_comp3 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT3A_UNION;
#define WBBP_DSP_POW_COMP_SLOT3A_dsp_nv_pa_h2m_comp3_START (0)
#define WBBP_DSP_POW_COMP_SLOT3A_dsp_nv_pa_h2m_comp3_END (10)
#define WBBP_DSP_POW_COMP_SLOT3A_dsp_nv_pa_m2h_comp3_START (16)
#define WBBP_DSP_POW_COMP_SLOT3A_dsp_nv_pa_m2h_comp3_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot3b_reg;
    struct
    {
        unsigned long dsp_nv_pa_m2l_comp3 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_l2m_comp3 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT3B_UNION;
#define WBBP_DSP_POW_COMP_SLOT3B_dsp_nv_pa_m2l_comp3_START (0)
#define WBBP_DSP_POW_COMP_SLOT3B_dsp_nv_pa_m2l_comp3_END (10)
#define WBBP_DSP_POW_COMP_SLOT3B_dsp_nv_pa_l2m_comp3_START (16)
#define WBBP_DSP_POW_COMP_SLOT3B_dsp_nv_pa_l2m_comp3_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot4a_reg;
    struct
    {
        unsigned long dsp_nv_pa_h2m_comp4 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_m2h_comp4 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT4A_UNION;
#define WBBP_DSP_POW_COMP_SLOT4A_dsp_nv_pa_h2m_comp4_START (0)
#define WBBP_DSP_POW_COMP_SLOT4A_dsp_nv_pa_h2m_comp4_END (10)
#define WBBP_DSP_POW_COMP_SLOT4A_dsp_nv_pa_m2h_comp4_START (16)
#define WBBP_DSP_POW_COMP_SLOT4A_dsp_nv_pa_m2h_comp4_END (26)
typedef union
{
    unsigned long dsp_pow_comp_slot4b_reg;
    struct
    {
        unsigned long dsp_nv_pa_m2l_comp4 : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_nv_pa_l2m_comp4 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_DSP_POW_COMP_SLOT4B_UNION;
#define WBBP_DSP_POW_COMP_SLOT4B_dsp_nv_pa_m2l_comp4_START (0)
#define WBBP_DSP_POW_COMP_SLOT4B_dsp_nv_pa_m2l_comp4_END (10)
#define WBBP_DSP_POW_COMP_SLOT4B_dsp_nv_pa_l2m_comp4_START (16)
#define WBBP_DSP_POW_COMP_SLOT4B_dsp_nv_pa_l2m_comp4_END (26)
typedef union
{
    unsigned long dsp_w_tx_apc_atten_reg;
    struct
    {
        unsigned long dsp_w_tx_apc_rf_atten : 16;
        unsigned long dsp_w_tx_apc_dbb_atten : 7;
        unsigned long reserved : 8;
        unsigned long dsp_w_tx_apc_atten_en : 1;
    } reg;
} WBBP_DSP_W_TX_APC_ATTEN_UNION;
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_rf_atten_START (0)
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_rf_atten_END (15)
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_dbb_atten_START (16)
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_dbb_atten_END (22)
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_atten_en_START (31)
#define WBBP_DSP_W_TX_APC_ATTEN_dsp_w_tx_apc_atten_en_END (31)
typedef union
{
    unsigned long w_tx_rf_atten_addr_reg;
    struct
    {
        unsigned long dsp_w_tx_ssi_addr : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_W_TX_RF_ATTEN_ADDR_UNION;
#define WBBP_W_TX_RF_ATTEN_ADDR_dsp_w_tx_ssi_addr_START (0)
#define WBBP_W_TX_RF_ATTEN_ADDR_dsp_w_tx_ssi_addr_END (7)
typedef union
{
    unsigned long rf_dc_offset_en_reg;
    struct
    {
        unsigned long reserved_0 : 4;
        unsigned long dsp_temp_update_en : 1;
        unsigned long reserved_1 : 27;
    } reg;
} WBBP_RF_DC_OFFSET_EN_UNION;
#define WBBP_RF_DC_OFFSET_EN_dsp_temp_update_en_START (4)
#define WBBP_RF_DC_OFFSET_EN_dsp_temp_update_en_END (4)
typedef union
{
    unsigned long w_rf_report_reg;
    struct
    {
        unsigned long rf_ctrl_word : 16;
        unsigned long dbb_atten_pow : 7;
        unsigned long w_pa_mode : 2;
        unsigned long reserved : 7;
    } reg;
} WBBP_W_RF_REPORT_UNION;
#define WBBP_W_RF_REPORT_rf_ctrl_word_START (0)
#define WBBP_W_RF_REPORT_rf_ctrl_word_END (15)
#define WBBP_W_RF_REPORT_dbb_atten_pow_START (16)
#define WBBP_W_RF_REPORT_dbb_atten_pow_END (22)
#define WBBP_W_RF_REPORT_w_pa_mode_START (23)
#define WBBP_W_RF_REPORT_w_pa_mode_END (24)
typedef union
{
    unsigned long dsp_pa_vbias_config_reg;
    struct
    {
        unsigned long dsp_wpavbias_config_value : 8;
        unsigned long dsp_wpavbias_config_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long dsp_temp_comp_config_value : 7;
        unsigned long reserved_1 : 1;
        unsigned long dsp_temp_comp_config_en : 1;
        unsigned long reserved_2 : 7;
    } reg;
} WBBP_DSP_PA_VBIAS_CONFIG_UNION;
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_wpavbias_config_value_START (0)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_wpavbias_config_value_END (7)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_wpavbias_config_en_START (8)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_wpavbias_config_en_END (8)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_temp_comp_config_value_START (16)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_temp_comp_config_value_END (22)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_temp_comp_config_en_START (24)
#define WBBP_DSP_PA_VBIAS_CONFIG_dsp_temp_comp_config_en_END (24)
typedef union
{
    unsigned long w_pa_report_reg;
    struct
    {
        unsigned long wpavbias_word : 8;
        unsigned long temp_comp_power : 7;
        unsigned long reserved : 17;
    } reg;
} WBBP_W_PA_REPORT_UNION;
#define WBBP_W_PA_REPORT_wpavbias_word_START (0)
#define WBBP_W_PA_REPORT_wpavbias_word_END (7)
#define WBBP_W_PA_REPORT_temp_comp_power_START (8)
#define WBBP_W_PA_REPORT_temp_comp_power_END (14)
typedef union
{
    unsigned long temp_comp0_3_reg;
    struct
    {
        unsigned long temp_comp_0power : 7;
        unsigned long reserved_0 : 1;
        unsigned long temp_comp_1power : 7;
        unsigned long reserved_1 : 1;
        unsigned long temp_comp_2power : 7;
        unsigned long reserved_2 : 1;
        unsigned long temp_comp_3power : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_TEMP_COMP0_3_UNION;
#define WBBP_TEMP_COMP0_3_temp_comp_0power_START (0)
#define WBBP_TEMP_COMP0_3_temp_comp_0power_END (6)
#define WBBP_TEMP_COMP0_3_temp_comp_1power_START (8)
#define WBBP_TEMP_COMP0_3_temp_comp_1power_END (14)
#define WBBP_TEMP_COMP0_3_temp_comp_2power_START (16)
#define WBBP_TEMP_COMP0_3_temp_comp_2power_END (22)
#define WBBP_TEMP_COMP0_3_temp_comp_3power_START (24)
#define WBBP_TEMP_COMP0_3_temp_comp_3power_END (30)
typedef union
{
    unsigned long temp_comp4_7_reg;
    struct
    {
        unsigned long temp_comp_4power : 7;
        unsigned long reserved_0 : 1;
        unsigned long temp_comp_5power : 7;
        unsigned long reserved_1 : 1;
        unsigned long temp_comp_6power : 7;
        unsigned long reserved_2 : 1;
        unsigned long temp_comp_7power : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_TEMP_COMP4_7_UNION;
#define WBBP_TEMP_COMP4_7_temp_comp_4power_START (0)
#define WBBP_TEMP_COMP4_7_temp_comp_4power_END (6)
#define WBBP_TEMP_COMP4_7_temp_comp_5power_START (8)
#define WBBP_TEMP_COMP4_7_temp_comp_5power_END (14)
#define WBBP_TEMP_COMP4_7_temp_comp_6power_START (16)
#define WBBP_TEMP_COMP4_7_temp_comp_6power_END (22)
#define WBBP_TEMP_COMP4_7_temp_comp_7power_START (24)
#define WBBP_TEMP_COMP4_7_temp_comp_7power_END (30)
typedef union
{
    unsigned long temp_comp8_11_reg;
    struct
    {
        unsigned long temp_comp_8power : 7;
        unsigned long reserved_0 : 1;
        unsigned long temp_comp_9power : 7;
        unsigned long reserved_1 : 1;
        unsigned long temp_comp_10power : 7;
        unsigned long reserved_2 : 1;
        unsigned long temp_comp_11power : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_TEMP_COMP8_11_UNION;
#define WBBP_TEMP_COMP8_11_temp_comp_8power_START (0)
#define WBBP_TEMP_COMP8_11_temp_comp_8power_END (6)
#define WBBP_TEMP_COMP8_11_temp_comp_9power_START (8)
#define WBBP_TEMP_COMP8_11_temp_comp_9power_END (14)
#define WBBP_TEMP_COMP8_11_temp_comp_10power_START (16)
#define WBBP_TEMP_COMP8_11_temp_comp_10power_END (22)
#define WBBP_TEMP_COMP8_11_temp_comp_11power_START (24)
#define WBBP_TEMP_COMP8_11_temp_comp_11power_END (30)
typedef union
{
    unsigned long temp_comp12_15_reg;
    struct
    {
        unsigned long temp_comp_12power : 7;
        unsigned long reserved_0 : 1;
        unsigned long temp_comp_13power : 7;
        unsigned long reserved_1 : 1;
        unsigned long temp_comp_14power : 7;
        unsigned long reserved_2 : 1;
        unsigned long temp_comp_15power : 7;
        unsigned long reserved_3 : 1;
    } reg;
} WBBP_TEMP_COMP12_15_UNION;
#define WBBP_TEMP_COMP12_15_temp_comp_12power_START (0)
#define WBBP_TEMP_COMP12_15_temp_comp_12power_END (6)
#define WBBP_TEMP_COMP12_15_temp_comp_13power_START (8)
#define WBBP_TEMP_COMP12_15_temp_comp_13power_END (14)
#define WBBP_TEMP_COMP12_15_temp_comp_14power_START (16)
#define WBBP_TEMP_COMP12_15_temp_comp_14power_END (22)
#define WBBP_TEMP_COMP12_15_temp_comp_15power_START (24)
#define WBBP_TEMP_COMP12_15_temp_comp_15power_END (30)
typedef union
{
    unsigned long dsp_dmpr_config_reg;
    struct
    {
        unsigned long dsp_dmpr_config_value : 6;
        unsigned long reserved_0 : 2;
        unsigned long dsp_dmpr_config_en : 1;
        unsigned long reserved_1 : 23;
    } reg;
} WBBP_DSP_DMPR_CONFIG_UNION;
#define WBBP_DSP_DMPR_CONFIG_dsp_dmpr_config_value_START (0)
#define WBBP_DSP_DMPR_CONFIG_dsp_dmpr_config_value_END (5)
#define WBBP_DSP_DMPR_CONFIG_dsp_dmpr_config_en_START (8)
#define WBBP_DSP_DMPR_CONFIG_dsp_dmpr_config_en_END (8)
typedef union
{
    unsigned long tx_shdn_ctrl_reg;
    struct
    {
        unsigned long tx_shdn_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TX_SHDN_CTRL_UNION;
#define WBBP_TX_SHDN_CTRL_tx_shdn_ctrl_START (0)
#define WBBP_TX_SHDN_CTRL_tx_shdn_ctrl_END (1)
typedef union
{
    unsigned long tx_rf_shdn_ctrl_reg;
    struct
    {
        unsigned long rf_tx_shdn_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TX_RF_SHDN_CTRL_UNION;
#define WBBP_TX_RF_SHDN_CTRL_rf_tx_shdn_ctrl_START (0)
#define WBBP_TX_RF_SHDN_CTRL_rf_tx_shdn_ctrl_END (1)
typedef union
{
    unsigned long tx_pa_shdn_ctrl_reg;
    struct
    {
        unsigned long pa_shdn_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TX_PA_SHDN_CTRL_UNION;
#define WBBP_TX_PA_SHDN_CTRL_pa_shdn_ctrl_START (0)
#define WBBP_TX_PA_SHDN_CTRL_pa_shdn_ctrl_END (1)
typedef union
{
    unsigned long abb_shdn_ctrl_reg;
    struct
    {
        unsigned long abb_tx_shdn_ctrl : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_ABB_SHDN_CTRL_UNION;
#define WBBP_ABB_SHDN_CTRL_abb_tx_shdn_ctrl_START (0)
#define WBBP_ABB_SHDN_CTRL_abb_tx_shdn_ctrl_END (1)
typedef union
{
    unsigned long apt_et_timing_reg;
    struct
    {
        unsigned long dsp_apt_et_active_time : 10;
        unsigned long reserved_0 : 2;
        unsigned long et_shdn_ctrl : 2;
        unsigned long reserved_1 : 2;
        unsigned long dsp_tx_pow_time : 10;
        unsigned long reserved_2 : 6;
    } reg;
} WBBP_APT_ET_TIMING_UNION;
#define WBBP_APT_ET_TIMING_dsp_apt_et_active_time_START (0)
#define WBBP_APT_ET_TIMING_dsp_apt_et_active_time_END (9)
#define WBBP_APT_ET_TIMING_et_shdn_ctrl_START (12)
#define WBBP_APT_ET_TIMING_et_shdn_ctrl_END (13)
#define WBBP_APT_ET_TIMING_dsp_tx_pow_time_START (16)
#define WBBP_APT_ET_TIMING_dsp_tx_pow_time_END (25)
typedef union
{
    unsigned long tx_rf_time_ctrl_reg;
    struct
    {
        unsigned long tx_rf_open_time : 12;
        unsigned long reserved_0 : 4;
        unsigned long tx_rf_idle_time : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_TX_RF_TIME_CTRL_UNION;
#define WBBP_TX_RF_TIME_CTRL_tx_rf_open_time_START (0)
#define WBBP_TX_RF_TIME_CTRL_tx_rf_open_time_END (11)
#define WBBP_TX_RF_TIME_CTRL_tx_rf_idle_time_START (16)
#define WBBP_TX_RF_TIME_CTRL_tx_rf_idle_time_END (27)
typedef union
{
    unsigned long tx_rf_close_time_ctrl_reg;
    struct
    {
        unsigned long tx_rf_close_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long tx_rf_idle_close_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_RF_CLOSE_TIME_CTRL_UNION;
#define WBBP_TX_RF_CLOSE_TIME_CTRL_tx_rf_close_time_START (0)
#define WBBP_TX_RF_CLOSE_TIME_CTRL_tx_rf_close_time_END (9)
#define WBBP_TX_RF_CLOSE_TIME_CTRL_tx_rf_idle_close_time_START (16)
#define WBBP_TX_RF_CLOSE_TIME_CTRL_tx_rf_idle_close_time_END (25)
typedef union
{
    unsigned long tx_pa_time_ctrl_reg;
    struct
    {
        unsigned long tx_pa_open_time : 11;
        unsigned long reserved_0 : 5;
        unsigned long tx_pa_close_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_PA_TIME_CTRL_UNION;
#define WBBP_TX_PA_TIME_CTRL_tx_pa_open_time_START (0)
#define WBBP_TX_PA_TIME_CTRL_tx_pa_open_time_END (10)
#define WBBP_TX_PA_TIME_CTRL_tx_pa_close_time_START (16)
#define WBBP_TX_PA_TIME_CTRL_tx_pa_close_time_END (25)
typedef union
{
    unsigned long tx_pdm_time_ctrl_reg;
    struct
    {
        unsigned long tx_pdm_open_time : 11;
        unsigned long reserved_0 : 5;
        unsigned long tx_pdm_close_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_PDM_TIME_CTRL_UNION;
#define WBBP_TX_PDM_TIME_CTRL_tx_pdm_open_time_START (0)
#define WBBP_TX_PDM_TIME_CTRL_tx_pdm_open_time_END (10)
#define WBBP_TX_PDM_TIME_CTRL_tx_pdm_close_time_START (16)
#define WBBP_TX_PDM_TIME_CTRL_tx_pdm_close_time_END (25)
typedef union
{
    unsigned long tx_abb_time_ctrl_reg;
    struct
    {
        unsigned long tx_abb_open_time : 12;
        unsigned long reserved_0 : 4;
        unsigned long tx_abb_close_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_ABB_TIME_CTRL_UNION;
#define WBBP_TX_ABB_TIME_CTRL_tx_abb_open_time_START (0)
#define WBBP_TX_ABB_TIME_CTRL_tx_abb_open_time_END (11)
#define WBBP_TX_ABB_TIME_CTRL_tx_abb_close_time_START (16)
#define WBBP_TX_ABB_TIME_CTRL_tx_abb_close_time_END (25)
typedef union
{
    unsigned long ulpower_active_time_reg;
    struct
    {
        unsigned long ulpower_active_time : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_ULPOWER_ACTIVE_TIME_UNION;
#define WBBP_ULPOWER_ACTIVE_TIME_ulpower_active_time_START (0)
#define WBBP_ULPOWER_ACTIVE_TIME_ulpower_active_time_END (9)
typedef union
{
    unsigned long w_tx_phase_comp_time_reg;
    struct
    {
        unsigned long dsp_w_tx_phase_comp_time : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_W_TX_PHASE_COMP_TIME_UNION;
#define WBBP_W_TX_PHASE_COMP_TIME_dsp_w_tx_phase_comp_time_START (0)
#define WBBP_W_TX_PHASE_COMP_TIME_dsp_w_tx_phase_comp_time_END (9)
typedef union
{
    unsigned long dcoffset_active_time_reg;
    struct
    {
        unsigned long dsp_w_dcoffset_active_time : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DCOFFSET_ACTIVE_TIME_UNION;
#define WBBP_DCOFFSET_ACTIVE_TIME_dsp_w_dcoffset_active_time_START (0)
#define WBBP_DCOFFSET_ACTIVE_TIME_dsp_w_dcoffset_active_time_END (9)
typedef union
{
    unsigned long dsp_vbias_active_time_reg;
    struct
    {
        unsigned long dsp_vbias_active_time : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_DSP_VBIAS_ACTIVE_TIME_UNION;
#define WBBP_DSP_VBIAS_ACTIVE_TIME_dsp_vbias_active_time_START (0)
#define WBBP_DSP_VBIAS_ACTIVE_TIME_dsp_vbias_active_time_END (9)
typedef union
{
    unsigned long pa_active_time_hm_reg;
    struct
    {
        unsigned long cpu_pa_h2m_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_pa_m2h_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_PA_ACTIVE_TIME_HM_UNION;
#define WBBP_PA_ACTIVE_TIME_HM_cpu_pa_h2m_active_time_START (0)
#define WBBP_PA_ACTIVE_TIME_HM_cpu_pa_h2m_active_time_END (9)
#define WBBP_PA_ACTIVE_TIME_HM_cpu_pa_m2h_active_time_START (16)
#define WBBP_PA_ACTIVE_TIME_HM_cpu_pa_m2h_active_time_END (25)
typedef union
{
    unsigned long pa_active_time_ml_reg;
    struct
    {
        unsigned long cpu_pa_m2l_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_pa_l2m_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_PA_ACTIVE_TIME_ML_UNION;
#define WBBP_PA_ACTIVE_TIME_ML_cpu_pa_m2l_active_time_START (0)
#define WBBP_PA_ACTIVE_TIME_ML_cpu_pa_m2l_active_time_END (9)
#define WBBP_PA_ACTIVE_TIME_ML_cpu_pa_l2m_active_time_START (16)
#define WBBP_PA_ACTIVE_TIME_ML_cpu_pa_l2m_active_time_END (25)
typedef union
{
    unsigned long pa_mh_vbias_active_time_reg;
    struct
    {
        unsigned long pa_h2m_vbias_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long pa_m2h_vbias_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_PA_MH_VBIAS_ACTIVE_TIME_UNION;
#define WBBP_PA_MH_VBIAS_ACTIVE_TIME_pa_h2m_vbias_active_time_START (0)
#define WBBP_PA_MH_VBIAS_ACTIVE_TIME_pa_h2m_vbias_active_time_END (9)
#define WBBP_PA_MH_VBIAS_ACTIVE_TIME_pa_m2h_vbias_active_time_START (16)
#define WBBP_PA_MH_VBIAS_ACTIVE_TIME_pa_m2h_vbias_active_time_END (25)
typedef union
{
    unsigned long pa_lm_vbias_active_time_reg;
    struct
    {
        unsigned long pa_m2l_vbias_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long pa_l2m_vbias_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_PA_LM_VBIAS_ACTIVE_TIME_UNION;
#define WBBP_PA_LM_VBIAS_ACTIVE_TIME_pa_m2l_vbias_active_time_START (0)
#define WBBP_PA_LM_VBIAS_ACTIVE_TIME_pa_m2l_vbias_active_time_END (9)
#define WBBP_PA_LM_VBIAS_ACTIVE_TIME_pa_l2m_vbias_active_time_START (16)
#define WBBP_PA_LM_VBIAS_ACTIVE_TIME_pa_l2m_vbias_active_time_END (25)
typedef union
{
    unsigned long fe_vbias_active_time_reg;
    struct
    {
        unsigned long wrfvbias_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long wpavbias_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_FE_VBIAS_ACTIVE_TIME_UNION;
#define WBBP_FE_VBIAS_ACTIVE_TIME_wrfvbias_active_time_START (0)
#define WBBP_FE_VBIAS_ACTIVE_TIME_wrfvbias_active_time_END (9)
#define WBBP_FE_VBIAS_ACTIVE_TIME_wpavbias_active_time_START (16)
#define WBBP_FE_VBIAS_ACTIVE_TIME_wpavbias_active_time_END (25)
typedef union
{
    unsigned long rrc_delay_chip_num_reg;
    struct
    {
        unsigned long rrc_delay_chip_num : 6;
        unsigned long reserved : 26;
    } reg;
} WBBP_RRC_DELAY_CHIP_NUM_UNION;
#define WBBP_RRC_DELAY_CHIP_NUM_rrc_delay_chip_num_START (0)
#define WBBP_RRC_DELAY_CHIP_NUM_rrc_delay_chip_num_END (5)
typedef union
{
    unsigned long cpu_tx_swc_reg;
    struct
    {
        unsigned long cpu_tx_swc_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_tx_swc_cfg_flag : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_CPU_TX_SWC_UNION;
#define WBBP_CPU_TX_SWC_cpu_tx_swc_active_time_START (0)
#define WBBP_CPU_TX_SWC_cpu_tx_swc_active_time_END (9)
#define WBBP_CPU_TX_SWC_cpu_tx_swc_cfg_flag_START (16)
#define WBBP_CPU_TX_SWC_cpu_tx_swc_cfg_flag_END (16)
typedef union
{
    unsigned long wpa_vbias_active_time2_3_reg;
    struct
    {
        unsigned long wpavbias2_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long wpavbias3_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_WPA_VBIAS_ACTIVE_TIME2_3_UNION;
#define WBBP_WPA_VBIAS_ACTIVE_TIME2_3_wpavbias2_active_time_START (0)
#define WBBP_WPA_VBIAS_ACTIVE_TIME2_3_wpavbias2_active_time_END (9)
#define WBBP_WPA_VBIAS_ACTIVE_TIME2_3_wpavbias3_active_time_START (16)
#define WBBP_WPA_VBIAS_ACTIVE_TIME2_3_wpavbias3_active_time_END (25)
typedef union
{
    unsigned long wpa_vbias_active_time4_reg;
    struct
    {
        unsigned long wpavbias4_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long wpavbias4_active_again_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_WPA_VBIAS_ACTIVE_TIME4_UNION;
#define WBBP_WPA_VBIAS_ACTIVE_TIME4_wpavbias4_active_time_START (0)
#define WBBP_WPA_VBIAS_ACTIVE_TIME4_wpavbias4_active_time_END (9)
#define WBBP_WPA_VBIAS_ACTIVE_TIME4_wpavbias4_active_again_time_START (16)
#define WBBP_WPA_VBIAS_ACTIVE_TIME4_wpavbias4_active_again_time_END (25)
typedef union
{
    unsigned long dbb_atten_active_time_reg;
    struct
    {
        unsigned long dbb_active_time : 10;
        unsigned long reserved_0 : 2;
        unsigned long dsp_dbb_powcomp_flag_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dbb_halfslot_active_time : 14;
        unsigned long reserved_2 : 2;
    } reg;
} WBBP_DBB_ATTEN_ACTIVE_TIME_UNION;
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dbb_active_time_START (0)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dbb_active_time_END (9)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dsp_dbb_powcomp_flag_en_START (12)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dsp_dbb_powcomp_flag_en_END (12)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dbb_halfslot_active_time_START (16)
#define WBBP_DBB_ATTEN_ACTIVE_TIME_dbb_halfslot_active_time_END (29)
typedef union
{
    unsigned long tx_lowpow_active_time1_2_reg;
    struct
    {
        unsigned long dsp_tx_lowpow1_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_tx_lowpow2_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_LOWPOW_ACTIVE_TIME1_2_UNION;
#define WBBP_TX_LOWPOW_ACTIVE_TIME1_2_dsp_tx_lowpow1_active_time_START (0)
#define WBBP_TX_LOWPOW_ACTIVE_TIME1_2_dsp_tx_lowpow1_active_time_END (9)
#define WBBP_TX_LOWPOW_ACTIVE_TIME1_2_dsp_tx_lowpow2_active_time_START (16)
#define WBBP_TX_LOWPOW_ACTIVE_TIME1_2_dsp_tx_lowpow2_active_time_END (25)
typedef union
{
    unsigned long tx_lowpow_active_time3_4_reg;
    struct
    {
        unsigned long dsp_tx_lowpow3_active_time : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_tx_lowpow4_active_time : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_TX_LOWPOW_ACTIVE_TIME3_4_UNION;
#define WBBP_TX_LOWPOW_ACTIVE_TIME3_4_dsp_tx_lowpow3_active_time_START (0)
#define WBBP_TX_LOWPOW_ACTIVE_TIME3_4_dsp_tx_lowpow3_active_time_END (9)
#define WBBP_TX_LOWPOW_ACTIVE_TIME3_4_dsp_tx_lowpow4_active_time_START (16)
#define WBBP_TX_LOWPOW_ACTIVE_TIME3_4_dsp_tx_lowpow4_active_time_END (25)
typedef union
{
    unsigned long dsp_spi_2abb_reg;
    struct
    {
        unsigned long dsp_spi_2abb_word : 16;
        unsigned long reserved : 14;
        unsigned long dsp_spi_2abb_ren : 1;
        unsigned long dsp_spi_2abb_en : 1;
    } reg;
} WBBP_DSP_SPI_2ABB_UNION;
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_word_START (0)
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_word_END (15)
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_ren_START (30)
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_ren_END (30)
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_en_START (31)
#define WBBP_DSP_SPI_2ABB_dsp_spi_2abb_en_END (31)
typedef union
{
    unsigned long dsp_pow_det_reg;
    struct
    {
        unsigned long dsp_pow_det : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DSP_POW_DET_UNION;
#define WBBP_DSP_POW_DET_dsp_pow_det_START (0)
#define WBBP_DSP_POW_DET_dsp_pow_det_END (0)
typedef union
{
    unsigned long pow_det_start_2abb_reg;
    struct
    {
        unsigned long pow_det_start_2abb : 16;
        unsigned long dsp_pd_bp_to_start_interval : 10;
        unsigned long reserved_0 : 2;
        unsigned long dsp_hkadc_ssi_clk_cfg : 3;
        unsigned long reserved_1 : 1;
    } reg;
} WBBP_POW_DET_START_2ABB_UNION;
#define WBBP_POW_DET_START_2ABB_pow_det_start_2abb_START (0)
#define WBBP_POW_DET_START_2ABB_pow_det_start_2abb_END (15)
#define WBBP_POW_DET_START_2ABB_dsp_pd_bp_to_start_interval_START (16)
#define WBBP_POW_DET_START_2ABB_dsp_pd_bp_to_start_interval_END (25)
#define WBBP_POW_DET_START_2ABB_dsp_hkadc_ssi_clk_cfg_START (28)
#define WBBP_POW_DET_START_2ABB_dsp_hkadc_ssi_clk_cfg_END (30)
typedef union
{
    unsigned long pow_det_read1_2abb_reg;
    struct
    {
        unsigned long pow_det_read1_2abb : 16;
        unsigned long dsp_abb_pd_bypass_l_word : 16;
    } reg;
} WBBP_POW_DET_READ1_2ABB_UNION;
#define WBBP_POW_DET_READ1_2ABB_pow_det_read1_2abb_START (0)
#define WBBP_POW_DET_READ1_2ABB_pow_det_read1_2abb_END (15)
#define WBBP_POW_DET_READ1_2ABB_dsp_abb_pd_bypass_l_word_START (16)
#define WBBP_POW_DET_READ1_2ABB_dsp_abb_pd_bypass_l_word_END (31)
typedef union
{
    unsigned long pow_det_read2_2abb_reg;
    struct
    {
        unsigned long pow_det_read2_2abb : 16;
        unsigned long dsp_abb_pd_bypass_h_word : 16;
    } reg;
} WBBP_POW_DET_READ2_2ABB_UNION;
#define WBBP_POW_DET_READ2_2ABB_pow_det_read2_2abb_START (0)
#define WBBP_POW_DET_READ2_2ABB_pow_det_read2_2abb_END (15)
#define WBBP_POW_DET_READ2_2ABB_dsp_abb_pd_bypass_h_word_START (16)
#define WBBP_POW_DET_READ2_2ABB_dsp_abb_pd_bypass_h_word_END (31)
typedef union
{
    unsigned long sample_time_abb_reg;
    struct
    {
        unsigned long sample_time_abb : 10;
        unsigned long reserved_0 : 2;
        unsigned long dsp_pd_sam_num : 2;
        unsigned long dsp_pd_dcoffset_sam_num : 2;
        unsigned long dsp_hkadc_chsel_time : 4;
        unsigned long reserved_1 : 10;
        unsigned long dsp_hkadc_sm_clr_en : 1;
        unsigned long reserved_2 : 1;
    } reg;
} WBBP_SAMPLE_TIME_ABB_UNION;
#define WBBP_SAMPLE_TIME_ABB_sample_time_abb_START (0)
#define WBBP_SAMPLE_TIME_ABB_sample_time_abb_END (9)
#define WBBP_SAMPLE_TIME_ABB_dsp_pd_sam_num_START (12)
#define WBBP_SAMPLE_TIME_ABB_dsp_pd_sam_num_END (13)
#define WBBP_SAMPLE_TIME_ABB_dsp_pd_dcoffset_sam_num_START (14)
#define WBBP_SAMPLE_TIME_ABB_dsp_pd_dcoffset_sam_num_END (15)
#define WBBP_SAMPLE_TIME_ABB_dsp_hkadc_chsel_time_START (16)
#define WBBP_SAMPLE_TIME_ABB_dsp_hkadc_chsel_time_END (19)
#define WBBP_SAMPLE_TIME_ABB_dsp_hkadc_sm_clr_en_START (30)
#define WBBP_SAMPLE_TIME_ABB_dsp_hkadc_sm_clr_en_END (30)
typedef union
{
    unsigned long pow_det_result_reg;
    struct
    {
        unsigned long pow_det_result_2dsp : 10;
        unsigned long reserved_0 : 2;
        unsigned long pd_ssi_rpt_cpu : 12;
        unsigned long reserved_1 : 8;
    } reg;
} WBBP_POW_DET_RESULT_UNION;
#define WBBP_POW_DET_RESULT_pow_det_result_2dsp_START (0)
#define WBBP_POW_DET_RESULT_pow_det_result_2dsp_END (9)
#define WBBP_POW_DET_RESULT_pd_ssi_rpt_cpu_START (12)
#define WBBP_POW_DET_RESULT_pd_ssi_rpt_cpu_END (23)
typedef union
{
    unsigned long pmax_limit_en_reg;
    struct
    {
        unsigned long pmax_limit_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long ad_width_sel : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_rfic_pd_en : 2;
        unsigned long reserved_2 : 22;
    } reg;
} WBBP_PMAX_LIMIT_EN_UNION;
#define WBBP_PMAX_LIMIT_EN_pmax_limit_en_START (0)
#define WBBP_PMAX_LIMIT_EN_pmax_limit_en_END (0)
#define WBBP_PMAX_LIMIT_EN_ad_width_sel_START (4)
#define WBBP_PMAX_LIMIT_EN_ad_width_sel_END (4)
#define WBBP_PMAX_LIMIT_EN_dsp_rfic_pd_en_START (8)
#define WBBP_PMAX_LIMIT_EN_dsp_rfic_pd_en_END (9)
typedef union
{
    unsigned long rf_pa_stable_time_reg;
    struct
    {
        unsigned long rf_pa_stable_time : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_RF_PA_STABLE_TIME_UNION;
#define WBBP_RF_PA_STABLE_TIME_rf_pa_stable_time_START (0)
#define WBBP_RF_PA_STABLE_TIME_rf_pa_stable_time_END (11)
typedef union
{
    unsigned long pow_det_freq_comp_reg;
    struct
    {
        unsigned long pow_det_freq_comp : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_POW_DET_FREQ_COMP_UNION;
#define WBBP_POW_DET_FREQ_COMP_pow_det_freq_comp_START (0)
#define WBBP_POW_DET_FREQ_COMP_pow_det_freq_comp_END (10)
typedef union
{
    unsigned long pow_det_temp_comp_reg;
    struct
    {
        unsigned long pow_det_temp_comp : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_POW_DET_TEMP_COMP_UNION;
#define WBBP_POW_DET_TEMP_COMP_pow_det_temp_comp_START (0)
#define WBBP_POW_DET_TEMP_COMP_pow_det_temp_comp_END (10)
typedef union
{
    unsigned long pow_det_interval_reg;
    struct
    {
        unsigned long pow_det_interval : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_POW_DET_INTERVAL_UNION;
#define WBBP_POW_DET_INTERVAL_pow_det_interval_START (0)
#define WBBP_POW_DET_INTERVAL_pow_det_interval_END (9)
typedef union
{
    unsigned long pow_det_threshold_reg;
    struct
    {
        unsigned long pow_det_open_threshold : 10;
        unsigned long reserved_0 : 6;
        unsigned long pow_det_close_threshold : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_POW_DET_THRESHOLD_UNION;
#define WBBP_POW_DET_THRESHOLD_pow_det_open_threshold_START (0)
#define WBBP_POW_DET_THRESHOLD_pow_det_open_threshold_END (9)
#define WBBP_POW_DET_THRESHOLD_pow_det_close_threshold_START (16)
#define WBBP_POW_DET_THRESHOLD_pow_det_close_threshold_END (25)
typedef union
{
    unsigned long act_nom_error_reg;
    struct
    {
        unsigned long act_nom_error : 11;
        unsigned long reserved_0 : 5;
        unsigned long act_nom_error_aver : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_ACT_NOM_ERROR_UNION;
#define WBBP_ACT_NOM_ERROR_act_nom_error_START (0)
#define WBBP_ACT_NOM_ERROR_act_nom_error_END (10)
#define WBBP_ACT_NOM_ERROR_act_nom_error_aver_START (16)
#define WBBP_ACT_NOM_ERROR_act_nom_error_aver_END (26)
typedef union
{
    unsigned long dcoffset_pow_line_value_reg;
    struct
    {
        unsigned long pd_dcoffset_result : 10;
        unsigned long reserved_0 : 6;
        unsigned long pow_mea_result : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_DCOFFSET_POW_LINE_VALUE_UNION;
#define WBBP_DCOFFSET_POW_LINE_VALUE_pd_dcoffset_result_START (0)
#define WBBP_DCOFFSET_POW_LINE_VALUE_pd_dcoffset_result_END (9)
#define WBBP_DCOFFSET_POW_LINE_VALUE_pow_mea_result_START (16)
#define WBBP_DCOFFSET_POW_LINE_VALUE_pow_mea_result_END (25)
typedef union
{
    unsigned long dsp_config_pd_dcoffset_reg;
    struct
    {
        unsigned long dsp_pd_dcoffset_config_value : 10;
        unsigned long dsp_pd_dcoffset_config_en : 1;
        unsigned long pow_det_error_hold_clr_sel : 1;
        unsigned long dsp_hkadc_powdet_mode : 1;
        unsigned long reserved : 19;
    } reg;
} WBBP_DSP_CONFIG_PD_DCOFFSET_UNION;
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_pd_dcoffset_config_value_START (0)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_pd_dcoffset_config_value_END (9)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_pd_dcoffset_config_en_START (10)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_pd_dcoffset_config_en_END (10)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_pow_det_error_hold_clr_sel_START (11)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_pow_det_error_hold_clr_sel_END (11)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_hkadc_powdet_mode_START (12)
#define WBBP_DSP_CONFIG_PD_DCOFFSET_dsp_hkadc_powdet_mode_END (12)
typedef union
{
    unsigned long pd_test_ctrl_reg;
    struct
    {
        unsigned long pd_test_mode : 1;
        unsigned long reserved_0 : 3;
        unsigned long pd_test_pattern_r5_negtive : 1;
        unsigned long pd_test_pattern_r6 : 1;
        unsigned long pd_test_pattern_r5 : 1;
        unsigned long reserved_1 : 25;
    } reg;
} WBBP_PD_TEST_CTRL_UNION;
#define WBBP_PD_TEST_CTRL_pd_test_mode_START (0)
#define WBBP_PD_TEST_CTRL_pd_test_mode_END (0)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r5_negtive_START (4)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r5_negtive_END (4)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r6_START (5)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r6_END (5)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r5_START (6)
#define WBBP_PD_TEST_CTRL_pd_test_pattern_r5_END (6)
typedef union
{
    unsigned long pmax_hold_en_pd_connect_ctrl_word_reg;
    struct
    {
        unsigned long pmax_hold_en : 1;
        unsigned long reserved_0 : 2;
        unsigned long dsp_hkadc_pdclr_en : 1;
        unsigned long pd_connect_ctrl_word : 24;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_UNION;
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_pmax_hold_en_START (0)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_pmax_hold_en_END (0)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_dsp_hkadc_pdclr_en_START (3)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_dsp_hkadc_pdclr_en_END (3)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_pd_connect_ctrl_word_START (4)
#define WBBP_PMAX_HOLD_EN_PD_CONNECT_CTRL_WORD_pd_connect_ctrl_word_END (27)
typedef union
{
    unsigned long pd_disconnect_ctrl_word_reg;
    struct
    {
        unsigned long pd_disconnect_ctrl_word : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_PD_DISCONNECT_CTRL_WORD_UNION;
#define WBBP_PD_DISCONNECT_CTRL_WORD_pd_disconnect_ctrl_word_START (0)
#define WBBP_PD_DISCONNECT_CTRL_WORD_pd_disconnect_ctrl_word_END (23)
typedef union
{
    unsigned long dsp_tx_swd_cfg_reg;
    struct
    {
        unsigned long dsp_tx_swd_en : 1;
        unsigned long dsp_tx_swd_slot : 4;
        unsigned long dsp_tx_swd_stable_time : 10;
        unsigned long dsp_swd_valid_clr : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_rv_pd_sam_num : 2;
        unsigned long reserved_1 : 11;
    } reg;
} WBBP_DSP_TX_SWD_CFG_UNION;
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_en_START (0)
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_en_END (0)
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_slot_START (1)
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_slot_END (4)
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_stable_time_START (5)
#define WBBP_DSP_TX_SWD_CFG_dsp_tx_swd_stable_time_END (14)
#define WBBP_DSP_TX_SWD_CFG_dsp_swd_valid_clr_START (15)
#define WBBP_DSP_TX_SWD_CFG_dsp_swd_valid_clr_END (15)
#define WBBP_DSP_TX_SWD_CFG_dsp_rv_pd_sam_num_START (19)
#define WBBP_DSP_TX_SWD_CFG_dsp_rv_pd_sam_num_END (20)
typedef union
{
    unsigned long dsp_tx_swd_fw_ssi_cfg_reg;
    struct
    {
        unsigned long dsp_tx_swd_fw_ssi_cfg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DSP_TX_SWD_FW_SSI_CFG_UNION;
#define WBBP_DSP_TX_SWD_FW_SSI_CFG_dsp_tx_swd_fw_ssi_cfg_START (0)
#define WBBP_DSP_TX_SWD_FW_SSI_CFG_dsp_tx_swd_fw_ssi_cfg_END (23)
typedef union
{
    unsigned long dsp_tx_swd_rv_ssi_cfg_reg;
    struct
    {
        unsigned long dsp_tx_swd_rv_ssi_cfg : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_DSP_TX_SWD_RV_SSI_CFG_UNION;
#define WBBP_DSP_TX_SWD_RV_SSI_CFG_dsp_tx_swd_rv_ssi_cfg_START (0)
#define WBBP_DSP_TX_SWD_RV_SSI_CFG_dsp_tx_swd_rv_ssi_cfg_END (23)
typedef union
{
    unsigned long dsp_tx_swd_rpt_reg;
    struct
    {
        unsigned long dsp_fw_vlt_value : 10;
        unsigned long reserved_0 : 2;
        unsigned long dsp_rv_vlt_value : 10;
        unsigned long reserved_1 : 2;
        unsigned long dsp_pd_comp_value : 6;
        unsigned long dsp_swd_valid_flag : 2;
    } reg;
} WBBP_DSP_TX_SWD_RPT_UNION;
#define WBBP_DSP_TX_SWD_RPT_dsp_fw_vlt_value_START (0)
#define WBBP_DSP_TX_SWD_RPT_dsp_fw_vlt_value_END (9)
#define WBBP_DSP_TX_SWD_RPT_dsp_rv_vlt_value_START (12)
#define WBBP_DSP_TX_SWD_RPT_dsp_rv_vlt_value_END (21)
#define WBBP_DSP_TX_SWD_RPT_dsp_pd_comp_value_START (24)
#define WBBP_DSP_TX_SWD_RPT_dsp_pd_comp_value_END (29)
#define WBBP_DSP_TX_SWD_RPT_dsp_swd_valid_flag_START (30)
#define WBBP_DSP_TX_SWD_RPT_dsp_swd_valid_flag_END (31)
typedef union
{
    unsigned long mipi_apt_addr_reg;
    struct
    {
        unsigned long dsp_tx_mipi_apt_addr : 16;
        unsigned long dsp_tx_mipi_pavbias_addr1 : 16;
    } reg;
} WBBP_MIPI_APT_ADDR_UNION;
#define WBBP_MIPI_APT_ADDR_dsp_tx_mipi_apt_addr_START (0)
#define WBBP_MIPI_APT_ADDR_dsp_tx_mipi_apt_addr_END (15)
#define WBBP_MIPI_APT_ADDR_dsp_tx_mipi_pavbias_addr1_START (16)
#define WBBP_MIPI_APT_ADDR_dsp_tx_mipi_pavbias_addr1_END (31)
typedef union
{
    unsigned long mipi_pavbias_addr_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias_addr2 : 16;
        unsigned long dsp_tx_mipi_pavbias_addr3 : 16;
    } reg;
} WBBP_MIPI_PAVBIAS_ADDR_UNION;
#define WBBP_MIPI_PAVBIAS_ADDR_dsp_tx_mipi_pavbias_addr2_START (0)
#define WBBP_MIPI_PAVBIAS_ADDR_dsp_tx_mipi_pavbias_addr2_END (15)
#define WBBP_MIPI_PAVBIAS_ADDR_dsp_tx_mipi_pavbias_addr3_START (16)
#define WBBP_MIPI_PAVBIAS_ADDR_dsp_tx_mipi_pavbias_addr3_END (31)
typedef union
{
    unsigned long mipi_pavbias_trigger1_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias_trig_word1 : 25;
        unsigned long reserved_0 : 3;
        unsigned long dsp_tx_mipi_pavbias_trig_en1 : 1;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_MIPI_PAVBIAS_TRIGGER1_UNION;
#define WBBP_MIPI_PAVBIAS_TRIGGER1_dsp_tx_mipi_pavbias_trig_word1_START (0)
#define WBBP_MIPI_PAVBIAS_TRIGGER1_dsp_tx_mipi_pavbias_trig_word1_END (24)
#define WBBP_MIPI_PAVBIAS_TRIGGER1_dsp_tx_mipi_pavbias_trig_en1_START (28)
#define WBBP_MIPI_PAVBIAS_TRIGGER1_dsp_tx_mipi_pavbias_trig_en1_END (28)
typedef union
{
    unsigned long mipi_pavbias_trigger2_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias_trig_word2 : 25;
        unsigned long reserved_0 : 3;
        unsigned long dsp_tx_mipi_pavbias_trig_en2 : 1;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_MIPI_PAVBIAS_TRIGGER2_UNION;
#define WBBP_MIPI_PAVBIAS_TRIGGER2_dsp_tx_mipi_pavbias_trig_word2_START (0)
#define WBBP_MIPI_PAVBIAS_TRIGGER2_dsp_tx_mipi_pavbias_trig_word2_END (24)
#define WBBP_MIPI_PAVBIAS_TRIGGER2_dsp_tx_mipi_pavbias_trig_en2_START (28)
#define WBBP_MIPI_PAVBIAS_TRIGGER2_dsp_tx_mipi_pavbias_trig_en2_END (28)
typedef union
{
    unsigned long lowpow_ssi_word1_h_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word1_h : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD1_H_UNION;
#define WBBP_LOWPOW_SSI_WORD1_H_dsp_tx_lowpow_ssi_word1_h_START (0)
#define WBBP_LOWPOW_SSI_WORD1_H_dsp_tx_lowpow_ssi_word1_h_END (23)
typedef union
{
    unsigned long lowpow_ssi_word1_m_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word1_m : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD1_M_UNION;
#define WBBP_LOWPOW_SSI_WORD1_M_dsp_tx_lowpow_ssi_word1_m_START (0)
#define WBBP_LOWPOW_SSI_WORD1_M_dsp_tx_lowpow_ssi_word1_m_END (23)
typedef union
{
    unsigned long lowpow_ssi_word1_l_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word1_l : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD1_L_UNION;
#define WBBP_LOWPOW_SSI_WORD1_L_dsp_tx_lowpow_ssi_word1_l_START (0)
#define WBBP_LOWPOW_SSI_WORD1_L_dsp_tx_lowpow_ssi_word1_l_END (23)
typedef union
{
    unsigned long lowpow_ssi_word2_h_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word2_h : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD2_H_UNION;
#define WBBP_LOWPOW_SSI_WORD2_H_dsp_tx_lowpow_ssi_word2_h_START (0)
#define WBBP_LOWPOW_SSI_WORD2_H_dsp_tx_lowpow_ssi_word2_h_END (23)
typedef union
{
    unsigned long lowpow_ssi_word2_m_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word2_m : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD2_M_UNION;
#define WBBP_LOWPOW_SSI_WORD2_M_dsp_tx_lowpow_ssi_word2_m_START (0)
#define WBBP_LOWPOW_SSI_WORD2_M_dsp_tx_lowpow_ssi_word2_m_END (23)
typedef union
{
    unsigned long lowpow_ssi_word2_l_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word2_l : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD2_L_UNION;
#define WBBP_LOWPOW_SSI_WORD2_L_dsp_tx_lowpow_ssi_word2_l_START (0)
#define WBBP_LOWPOW_SSI_WORD2_L_dsp_tx_lowpow_ssi_word2_l_END (23)
typedef union
{
    unsigned long lowpow_ssi_word3_h_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word3_h : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD3_H_UNION;
#define WBBP_LOWPOW_SSI_WORD3_H_dsp_tx_lowpow_ssi_word3_h_START (0)
#define WBBP_LOWPOW_SSI_WORD3_H_dsp_tx_lowpow_ssi_word3_h_END (23)
typedef union
{
    unsigned long lowpow_ssi_word3_m_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word3_m : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD3_M_UNION;
#define WBBP_LOWPOW_SSI_WORD3_M_dsp_tx_lowpow_ssi_word3_m_START (0)
#define WBBP_LOWPOW_SSI_WORD3_M_dsp_tx_lowpow_ssi_word3_m_END (23)
typedef union
{
    unsigned long lowpow_ssi_word3_l_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word3_l : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD3_L_UNION;
#define WBBP_LOWPOW_SSI_WORD3_L_dsp_tx_lowpow_ssi_word3_l_START (0)
#define WBBP_LOWPOW_SSI_WORD3_L_dsp_tx_lowpow_ssi_word3_l_END (23)
typedef union
{
    unsigned long lowpow_ssi_word4_h_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word4_h : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD4_H_UNION;
#define WBBP_LOWPOW_SSI_WORD4_H_dsp_tx_lowpow_ssi_word4_h_START (0)
#define WBBP_LOWPOW_SSI_WORD4_H_dsp_tx_lowpow_ssi_word4_h_END (23)
typedef union
{
    unsigned long lowpow_ssi_word4_m_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word4_m : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD4_M_UNION;
#define WBBP_LOWPOW_SSI_WORD4_M_dsp_tx_lowpow_ssi_word4_m_START (0)
#define WBBP_LOWPOW_SSI_WORD4_M_dsp_tx_lowpow_ssi_word4_m_END (23)
typedef union
{
    unsigned long lowpow_ssi_word4_l_reg;
    struct
    {
        unsigned long dsp_tx_lowpow_ssi_word4_l : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_LOWPOW_SSI_WORD4_L_UNION;
#define WBBP_LOWPOW_SSI_WORD4_L_dsp_tx_lowpow_ssi_word4_l_START (0)
#define WBBP_LOWPOW_SSI_WORD4_L_dsp_tx_lowpow_ssi_word4_l_END (23)
typedef union
{
    unsigned long mipi_pavbias1_2_cfg_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias1_config_value : 9;
        unsigned long reserved_0 : 3;
        unsigned long dsp_tx_mipi_pavbias1_config_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_tx_mipi_pavbias2_config_value : 9;
        unsigned long reserved_2 : 3;
        unsigned long dsp_tx_mipi_pavbias2_config_en : 1;
        unsigned long reserved_3 : 3;
    } reg;
} WBBP_MIPI_PAVBIAS1_2_CFG_UNION;
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias1_config_value_START (0)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias1_config_value_END (8)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias1_config_en_START (12)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias1_config_en_END (12)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias2_config_value_START (16)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias2_config_value_END (24)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias2_config_en_START (28)
#define WBBP_MIPI_PAVBIAS1_2_CFG_dsp_tx_mipi_pavbias2_config_en_END (28)
typedef union
{
    unsigned long mipi_pavbias3_cfg_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias3_config_value : 9;
        unsigned long reserved_0 : 3;
        unsigned long dsp_tx_mipi_pavbias3_config_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_pavbias1_mode_sel : 1;
        unsigned long reserved_2 : 15;
    } reg;
} WBBP_MIPI_PAVBIAS3_CFG_UNION;
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_tx_mipi_pavbias3_config_value_START (0)
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_tx_mipi_pavbias3_config_value_END (8)
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_tx_mipi_pavbias3_config_en_START (12)
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_tx_mipi_pavbias3_config_en_END (12)
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_pavbias1_mode_sel_START (16)
#define WBBP_MIPI_PAVBIAS3_CFG_dsp_pavbias1_mode_sel_END (16)
typedef union
{
    unsigned long papd_redund1_reg;
    struct
    {
        unsigned long dsp_tx_mipi_apt_config_value : 9;
        unsigned long wpapd_redund1 : 23;
    } reg;
} WBBP_PAPD_REDUND1_UNION;
#define WBBP_PAPD_REDUND1_dsp_tx_mipi_apt_config_value_START (0)
#define WBBP_PAPD_REDUND1_dsp_tx_mipi_apt_config_value_END (8)
#define WBBP_PAPD_REDUND1_wpapd_redund1_START (9)
#define WBBP_PAPD_REDUND1_wpapd_redund1_END (31)
typedef union
{
    unsigned long papd_redund2_reg;
    struct
    {
        unsigned long wpapd_redund2 : 25;
        unsigned long vbias_ctrl_word : 7;
    } reg;
} WBBP_PAPD_REDUND2_UNION;
#define WBBP_PAPD_REDUND2_wpapd_redund2_START (0)
#define WBBP_PAPD_REDUND2_wpapd_redund2_END (24)
#define WBBP_PAPD_REDUND2_vbias_ctrl_word_START (25)
#define WBBP_PAPD_REDUND2_vbias_ctrl_word_END (31)
typedef union
{
    unsigned long apt_step_mod_sel_reg;
    struct
    {
        unsigned long dsp_apt_step_mode_sel : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_APT_STEP_MOD_SEL_UNION;
#define WBBP_APT_STEP_MOD_SEL_dsp_apt_step_mode_sel_START (0)
#define WBBP_APT_STEP_MOD_SEL_dsp_apt_step_mode_sel_END (0)
typedef union
{
    unsigned long mipi_ch_exchange_reg;
    struct
    {
        unsigned long dsp_tx_mipi_pavbias_trigger2_ch_exchange : 2;
        unsigned long reserved_0 : 2;
        unsigned long dsp_tx_mipi_pavbias_trigger1_ch_exchange : 2;
        unsigned long reserved_1 : 2;
        unsigned long dsp_tx_mipi_pavbias3_ch_exchange : 2;
        unsigned long reserved_2 : 2;
        unsigned long dsp_tx_mipi_pavbias2_ch_exchange : 2;
        unsigned long reserved_3 : 2;
        unsigned long dsp_tx_mipi_pavbias1_ch_exchange : 2;
        unsigned long reserved_4 : 2;
        unsigned long dsp_tx_mipi_apt_ch_exchange : 2;
        unsigned long reserved_5 : 10;
    } reg;
} WBBP_MIPI_CH_EXCHANGE_UNION;
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias_trigger2_ch_exchange_START (0)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias_trigger2_ch_exchange_END (1)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias_trigger1_ch_exchange_START (4)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias_trigger1_ch_exchange_END (5)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias3_ch_exchange_START (8)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias3_ch_exchange_END (9)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias2_ch_exchange_START (12)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias2_ch_exchange_END (13)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias1_ch_exchange_START (16)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_pavbias1_ch_exchange_END (17)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_apt_ch_exchange_START (20)
#define WBBP_MIPI_CH_EXCHANGE_dsp_tx_mipi_apt_ch_exchange_END (21)
typedef union
{
    unsigned long com2et_ctrl1_reg;
    struct
    {
        unsigned long dsp_post_gain : 10;
        unsigned long reserved_0 : 2;
        unsigned long dsp_post_offset : 10;
        unsigned long reserved_1 : 2;
        unsigned long dsp_post_gain_offset_ind : 1;
        unsigned long reserved_2 : 7;
    } reg;
} WBBP_COM2ET_CTRL1_UNION;
#define WBBP_COM2ET_CTRL1_dsp_post_gain_START (0)
#define WBBP_COM2ET_CTRL1_dsp_post_gain_END (9)
#define WBBP_COM2ET_CTRL1_dsp_post_offset_START (12)
#define WBBP_COM2ET_CTRL1_dsp_post_offset_END (21)
#define WBBP_COM2ET_CTRL1_dsp_post_gain_offset_ind_START (24)
#define WBBP_COM2ET_CTRL1_dsp_post_gain_offset_ind_END (24)
typedef union
{
    unsigned long com2et_ctrl2_reg;
    struct
    {
        unsigned long dsp_apt_et_mode_time : 11;
        unsigned long reserved_0 : 5;
        unsigned long dsp_et_tx_pwr_time : 11;
        unsigned long reserved_1 : 5;
    } reg;
} WBBP_COM2ET_CTRL2_UNION;
#define WBBP_COM2ET_CTRL2_dsp_apt_et_mode_time_START (0)
#define WBBP_COM2ET_CTRL2_dsp_apt_et_mode_time_END (10)
#define WBBP_COM2ET_CTRL2_dsp_et_tx_pwr_time_START (16)
#define WBBP_COM2ET_CTRL2_dsp_et_tx_pwr_time_END (26)
typedef union
{
    unsigned long com2et_ctrl3_reg;
    struct
    {
        unsigned long dsp_et_mipi_apt_time : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_COM2ET_CTRL3_UNION;
#define WBBP_COM2ET_CTRL3_dsp_et_mipi_apt_time_START (0)
#define WBBP_COM2ET_CTRL3_dsp_et_mipi_apt_time_END (10)
typedef union
{
    unsigned long pd_ram_reg;
    struct
    {
        unsigned long pd_ram_data : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_PD_RAM_UNION;
#define WBBP_PD_RAM_pd_ram_data_START (0)
#define WBBP_PD_RAM_pd_ram_data_END (9)
typedef union
{
    unsigned long ulfe_ckg_en_reg;
    struct
    {
        unsigned long ulfe_ckg_en : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_ULFE_CKG_EN_UNION;
#define WBBP_ULFE_CKG_EN_ulfe_ckg_en_START (0)
#define WBBP_ULFE_CKG_EN_ulfe_ckg_en_END (14)
typedef union
{
    unsigned long ulfe_u_tds_mod_sel_reg;
    struct
    {
        unsigned long ulfe_mode_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_ULFE_U_TDS_MOD_SEL_UNION;
#define WBBP_ULFE_U_TDS_MOD_SEL_ulfe_mode_sel_START (0)
#define WBBP_ULFE_U_TDS_MOD_SEL_ulfe_mode_sel_END (1)
typedef union
{
    unsigned long ulfe_func_en_reg;
    struct
    {
        unsigned long dsp_wt_tx_phase_comp_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long dsp_power_comp_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long dsp_txiq_preabe_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long dsp_tds_dbg_en : 1;
        unsigned long dsp_fifo_en : 1;
        unsigned long dsp_sc_filter_en : 1;
        unsigned long dsp_freq_error_en : 1;
        unsigned long dsp_sc_cal_en : 1;
        unsigned long dsp_nco_en : 1;
        unsigned long dsp_base_cnt_abb_en : 1;
        unsigned long reserved_3 : 13;
    } reg;
} WBBP_ULFE_FUNC_EN_UNION;
#define WBBP_ULFE_FUNC_EN_dsp_wt_tx_phase_comp_en_START (0)
#define WBBP_ULFE_FUNC_EN_dsp_wt_tx_phase_comp_en_END (0)
#define WBBP_ULFE_FUNC_EN_dsp_power_comp_en_START (4)
#define WBBP_ULFE_FUNC_EN_dsp_power_comp_en_END (4)
#define WBBP_ULFE_FUNC_EN_dsp_txiq_preabe_en_START (8)
#define WBBP_ULFE_FUNC_EN_dsp_txiq_preabe_en_END (8)
#define WBBP_ULFE_FUNC_EN_dsp_tds_dbg_en_START (12)
#define WBBP_ULFE_FUNC_EN_dsp_tds_dbg_en_END (12)
#define WBBP_ULFE_FUNC_EN_dsp_fifo_en_START (13)
#define WBBP_ULFE_FUNC_EN_dsp_fifo_en_END (13)
#define WBBP_ULFE_FUNC_EN_dsp_sc_filter_en_START (14)
#define WBBP_ULFE_FUNC_EN_dsp_sc_filter_en_END (14)
#define WBBP_ULFE_FUNC_EN_dsp_freq_error_en_START (15)
#define WBBP_ULFE_FUNC_EN_dsp_freq_error_en_END (15)
#define WBBP_ULFE_FUNC_EN_dsp_sc_cal_en_START (16)
#define WBBP_ULFE_FUNC_EN_dsp_sc_cal_en_END (16)
#define WBBP_ULFE_FUNC_EN_dsp_nco_en_START (17)
#define WBBP_ULFE_FUNC_EN_dsp_nco_en_END (17)
#define WBBP_ULFE_FUNC_EN_dsp_base_cnt_abb_en_START (18)
#define WBBP_ULFE_FUNC_EN_dsp_base_cnt_abb_en_END (18)
typedef union
{
    unsigned long tx_mode_reg_reg;
    struct
    {
        unsigned long wt_pc_tx_mode : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_TX_MODE_REG_UNION;
#define WBBP_TX_MODE_REG_wt_pc_tx_mode_START (0)
#define WBBP_TX_MODE_REG_wt_pc_tx_mode_END (1)
typedef union
{
    unsigned long tx_send_num_reg_reg;
    struct
    {
        unsigned long wt_send_num : 6;
        unsigned long reserved_0 : 2;
        unsigned long wt_delt_index : 2;
        unsigned long reserved_1 : 22;
    } reg;
} WBBP_TX_SEND_NUM_REG_UNION;
#define WBBP_TX_SEND_NUM_REG_wt_send_num_START (0)
#define WBBP_TX_SEND_NUM_REG_wt_send_num_END (5)
#define WBBP_TX_SEND_NUM_REG_wt_delt_index_START (8)
#define WBBP_TX_SEND_NUM_REG_wt_delt_index_END (9)
typedef union
{
    unsigned long tx_send_data0_reg;
    struct
    {
        unsigned long wt_send_data_i0 : 12;
        unsigned long wt_send_data_q0 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA0_UNION;
#define WBBP_TX_SEND_DATA0_wt_send_data_i0_START (0)
#define WBBP_TX_SEND_DATA0_wt_send_data_i0_END (11)
#define WBBP_TX_SEND_DATA0_wt_send_data_q0_START (12)
#define WBBP_TX_SEND_DATA0_wt_send_data_q0_END (23)
typedef union
{
    unsigned long tx_send_data1_reg;
    struct
    {
        unsigned long wt_send_data_i1 : 12;
        unsigned long wt_send_data_q1 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA1_UNION;
#define WBBP_TX_SEND_DATA1_wt_send_data_i1_START (0)
#define WBBP_TX_SEND_DATA1_wt_send_data_i1_END (11)
#define WBBP_TX_SEND_DATA1_wt_send_data_q1_START (12)
#define WBBP_TX_SEND_DATA1_wt_send_data_q1_END (23)
typedef union
{
    unsigned long tx_send_data2_reg;
    struct
    {
        unsigned long wt_send_data_i2 : 12;
        unsigned long wt_send_data_q2 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA2_UNION;
#define WBBP_TX_SEND_DATA2_wt_send_data_i2_START (0)
#define WBBP_TX_SEND_DATA2_wt_send_data_i2_END (11)
#define WBBP_TX_SEND_DATA2_wt_send_data_q2_START (12)
#define WBBP_TX_SEND_DATA2_wt_send_data_q2_END (23)
typedef union
{
    unsigned long tx_send_data3_reg;
    struct
    {
        unsigned long wt_send_data_i3 : 12;
        unsigned long wt_send_data_q3 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA3_UNION;
#define WBBP_TX_SEND_DATA3_wt_send_data_i3_START (0)
#define WBBP_TX_SEND_DATA3_wt_send_data_i3_END (11)
#define WBBP_TX_SEND_DATA3_wt_send_data_q3_START (12)
#define WBBP_TX_SEND_DATA3_wt_send_data_q3_END (23)
typedef union
{
    unsigned long tx_send_data4_reg;
    struct
    {
        unsigned long wt_send_data_i4 : 12;
        unsigned long wt_send_data_q4 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA4_UNION;
#define WBBP_TX_SEND_DATA4_wt_send_data_i4_START (0)
#define WBBP_TX_SEND_DATA4_wt_send_data_i4_END (11)
#define WBBP_TX_SEND_DATA4_wt_send_data_q4_START (12)
#define WBBP_TX_SEND_DATA4_wt_send_data_q4_END (23)
typedef union
{
    unsigned long tx_send_data5_reg;
    struct
    {
        unsigned long wt_send_data_i5 : 12;
        unsigned long wt_send_data_q5 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA5_UNION;
#define WBBP_TX_SEND_DATA5_wt_send_data_i5_START (0)
#define WBBP_TX_SEND_DATA5_wt_send_data_i5_END (11)
#define WBBP_TX_SEND_DATA5_wt_send_data_q5_START (12)
#define WBBP_TX_SEND_DATA5_wt_send_data_q5_END (23)
typedef union
{
    unsigned long tx_send_data6_reg;
    struct
    {
        unsigned long wt_send_data_i6 : 12;
        unsigned long wt_send_data_q6 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA6_UNION;
#define WBBP_TX_SEND_DATA6_wt_send_data_i6_START (0)
#define WBBP_TX_SEND_DATA6_wt_send_data_i6_END (11)
#define WBBP_TX_SEND_DATA6_wt_send_data_q6_START (12)
#define WBBP_TX_SEND_DATA6_wt_send_data_q6_END (23)
typedef union
{
    unsigned long tx_send_data7_reg;
    struct
    {
        unsigned long wt_send_data_i7 : 12;
        unsigned long wt_send_data_q7 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA7_UNION;
#define WBBP_TX_SEND_DATA7_wt_send_data_i7_START (0)
#define WBBP_TX_SEND_DATA7_wt_send_data_i7_END (11)
#define WBBP_TX_SEND_DATA7_wt_send_data_q7_START (12)
#define WBBP_TX_SEND_DATA7_wt_send_data_q7_END (23)
typedef union
{
    unsigned long tx_send_data8_reg;
    struct
    {
        unsigned long wt_send_data_i8 : 12;
        unsigned long wt_send_data_q8 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA8_UNION;
#define WBBP_TX_SEND_DATA8_wt_send_data_i8_START (0)
#define WBBP_TX_SEND_DATA8_wt_send_data_i8_END (11)
#define WBBP_TX_SEND_DATA8_wt_send_data_q8_START (12)
#define WBBP_TX_SEND_DATA8_wt_send_data_q8_END (23)
typedef union
{
    unsigned long tx_send_data9_reg;
    struct
    {
        unsigned long wt_send_data_i9 : 12;
        unsigned long wt_send_data_q9 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA9_UNION;
#define WBBP_TX_SEND_DATA9_wt_send_data_i9_START (0)
#define WBBP_TX_SEND_DATA9_wt_send_data_i9_END (11)
#define WBBP_TX_SEND_DATA9_wt_send_data_q9_START (12)
#define WBBP_TX_SEND_DATA9_wt_send_data_q9_END (23)
typedef union
{
    unsigned long tx_send_data10_reg;
    struct
    {
        unsigned long wt_send_data_i10 : 12;
        unsigned long wt_send_data_q10 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA10_UNION;
#define WBBP_TX_SEND_DATA10_wt_send_data_i10_START (0)
#define WBBP_TX_SEND_DATA10_wt_send_data_i10_END (11)
#define WBBP_TX_SEND_DATA10_wt_send_data_q10_START (12)
#define WBBP_TX_SEND_DATA10_wt_send_data_q10_END (23)
typedef union
{
    unsigned long tx_send_data11_reg;
    struct
    {
        unsigned long wt_send_data_i11 : 12;
        unsigned long wt_send_data_q11 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA11_UNION;
#define WBBP_TX_SEND_DATA11_wt_send_data_i11_START (0)
#define WBBP_TX_SEND_DATA11_wt_send_data_i11_END (11)
#define WBBP_TX_SEND_DATA11_wt_send_data_q11_START (12)
#define WBBP_TX_SEND_DATA11_wt_send_data_q11_END (23)
typedef union
{
    unsigned long tx_send_data12_reg;
    struct
    {
        unsigned long wt_send_data_i12 : 12;
        unsigned long wt_send_data_q12 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA12_UNION;
#define WBBP_TX_SEND_DATA12_wt_send_data_i12_START (0)
#define WBBP_TX_SEND_DATA12_wt_send_data_i12_END (11)
#define WBBP_TX_SEND_DATA12_wt_send_data_q12_START (12)
#define WBBP_TX_SEND_DATA12_wt_send_data_q12_END (23)
typedef union
{
    unsigned long tx_send_data13_reg;
    struct
    {
        unsigned long wt_send_data_i13 : 12;
        unsigned long wt_send_data_q13 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA13_UNION;
#define WBBP_TX_SEND_DATA13_wt_send_data_i13_START (0)
#define WBBP_TX_SEND_DATA13_wt_send_data_i13_END (11)
#define WBBP_TX_SEND_DATA13_wt_send_data_q13_START (12)
#define WBBP_TX_SEND_DATA13_wt_send_data_q13_END (23)
typedef union
{
    unsigned long tx_send_data14_reg;
    struct
    {
        unsigned long wt_send_data_i14 : 12;
        unsigned long wt_send_data_q14 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA14_UNION;
#define WBBP_TX_SEND_DATA14_wt_send_data_i14_START (0)
#define WBBP_TX_SEND_DATA14_wt_send_data_i14_END (11)
#define WBBP_TX_SEND_DATA14_wt_send_data_q14_START (12)
#define WBBP_TX_SEND_DATA14_wt_send_data_q14_END (23)
typedef union
{
    unsigned long tx_send_data15_reg;
    struct
    {
        unsigned long wt_send_data_i15 : 12;
        unsigned long wt_send_data_q15 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA15_UNION;
#define WBBP_TX_SEND_DATA15_wt_send_data_i15_START (0)
#define WBBP_TX_SEND_DATA15_wt_send_data_i15_END (11)
#define WBBP_TX_SEND_DATA15_wt_send_data_q15_START (12)
#define WBBP_TX_SEND_DATA15_wt_send_data_q15_END (23)
typedef union
{
    unsigned long tx_send_data16_reg;
    struct
    {
        unsigned long wt_send_data_i16 : 12;
        unsigned long wt_send_data_q16 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA16_UNION;
#define WBBP_TX_SEND_DATA16_wt_send_data_i16_START (0)
#define WBBP_TX_SEND_DATA16_wt_send_data_i16_END (11)
#define WBBP_TX_SEND_DATA16_wt_send_data_q16_START (12)
#define WBBP_TX_SEND_DATA16_wt_send_data_q16_END (23)
typedef union
{
    unsigned long tx_send_data17_reg;
    struct
    {
        unsigned long wt_send_data_i17 : 12;
        unsigned long wt_send_data_q17 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA17_UNION;
#define WBBP_TX_SEND_DATA17_wt_send_data_i17_START (0)
#define WBBP_TX_SEND_DATA17_wt_send_data_i17_END (11)
#define WBBP_TX_SEND_DATA17_wt_send_data_q17_START (12)
#define WBBP_TX_SEND_DATA17_wt_send_data_q17_END (23)
typedef union
{
    unsigned long tx_send_data18_reg;
    struct
    {
        unsigned long wt_send_data_i18 : 12;
        unsigned long wt_send_data_q18 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA18_UNION;
#define WBBP_TX_SEND_DATA18_wt_send_data_i18_START (0)
#define WBBP_TX_SEND_DATA18_wt_send_data_i18_END (11)
#define WBBP_TX_SEND_DATA18_wt_send_data_q18_START (12)
#define WBBP_TX_SEND_DATA18_wt_send_data_q18_END (23)
typedef union
{
    unsigned long tx_send_data19_reg;
    struct
    {
        unsigned long wt_send_data_i19 : 12;
        unsigned long wt_send_data_q19 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA19_UNION;
#define WBBP_TX_SEND_DATA19_wt_send_data_i19_START (0)
#define WBBP_TX_SEND_DATA19_wt_send_data_i19_END (11)
#define WBBP_TX_SEND_DATA19_wt_send_data_q19_START (12)
#define WBBP_TX_SEND_DATA19_wt_send_data_q19_END (23)
typedef union
{
    unsigned long tx_send_data20_reg;
    struct
    {
        unsigned long wt_send_data_i20 : 12;
        unsigned long wt_send_data_q20 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA20_UNION;
#define WBBP_TX_SEND_DATA20_wt_send_data_i20_START (0)
#define WBBP_TX_SEND_DATA20_wt_send_data_i20_END (11)
#define WBBP_TX_SEND_DATA20_wt_send_data_q20_START (12)
#define WBBP_TX_SEND_DATA20_wt_send_data_q20_END (23)
typedef union
{
    unsigned long tx_send_data21_reg;
    struct
    {
        unsigned long wt_send_data_i21 : 12;
        unsigned long wt_send_data_q21 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA21_UNION;
#define WBBP_TX_SEND_DATA21_wt_send_data_i21_START (0)
#define WBBP_TX_SEND_DATA21_wt_send_data_i21_END (11)
#define WBBP_TX_SEND_DATA21_wt_send_data_q21_START (12)
#define WBBP_TX_SEND_DATA21_wt_send_data_q21_END (23)
typedef union
{
    unsigned long tx_send_data22_reg;
    struct
    {
        unsigned long wt_send_data_i22 : 12;
        unsigned long wt_send_data_q22 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA22_UNION;
#define WBBP_TX_SEND_DATA22_wt_send_data_i22_START (0)
#define WBBP_TX_SEND_DATA22_wt_send_data_i22_END (11)
#define WBBP_TX_SEND_DATA22_wt_send_data_q22_START (12)
#define WBBP_TX_SEND_DATA22_wt_send_data_q22_END (23)
typedef union
{
    unsigned long tx_send_data23_reg;
    struct
    {
        unsigned long wt_send_data_i23 : 12;
        unsigned long wt_send_data_q23 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA23_UNION;
#define WBBP_TX_SEND_DATA23_wt_send_data_i23_START (0)
#define WBBP_TX_SEND_DATA23_wt_send_data_i23_END (11)
#define WBBP_TX_SEND_DATA23_wt_send_data_q23_START (12)
#define WBBP_TX_SEND_DATA23_wt_send_data_q23_END (23)
typedef union
{
    unsigned long tx_send_data24_reg;
    struct
    {
        unsigned long wt_send_data_i24 : 12;
        unsigned long wt_send_data_q24 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA24_UNION;
#define WBBP_TX_SEND_DATA24_wt_send_data_i24_START (0)
#define WBBP_TX_SEND_DATA24_wt_send_data_i24_END (11)
#define WBBP_TX_SEND_DATA24_wt_send_data_q24_START (12)
#define WBBP_TX_SEND_DATA24_wt_send_data_q24_END (23)
typedef union
{
    unsigned long tx_send_data25_reg;
    struct
    {
        unsigned long wt_send_data_i25 : 12;
        unsigned long wt_send_data_q25 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA25_UNION;
#define WBBP_TX_SEND_DATA25_wt_send_data_i25_START (0)
#define WBBP_TX_SEND_DATA25_wt_send_data_i25_END (11)
#define WBBP_TX_SEND_DATA25_wt_send_data_q25_START (12)
#define WBBP_TX_SEND_DATA25_wt_send_data_q25_END (23)
typedef union
{
    unsigned long tx_send_data26_reg;
    struct
    {
        unsigned long wt_send_data_i26 : 12;
        unsigned long wt_send_data_q26 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA26_UNION;
#define WBBP_TX_SEND_DATA26_wt_send_data_i26_START (0)
#define WBBP_TX_SEND_DATA26_wt_send_data_i26_END (11)
#define WBBP_TX_SEND_DATA26_wt_send_data_q26_START (12)
#define WBBP_TX_SEND_DATA26_wt_send_data_q26_END (23)
typedef union
{
    unsigned long tx_send_data27_reg;
    struct
    {
        unsigned long wt_send_data_i27 : 12;
        unsigned long wt_send_data_q27 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA27_UNION;
#define WBBP_TX_SEND_DATA27_wt_send_data_i27_START (0)
#define WBBP_TX_SEND_DATA27_wt_send_data_i27_END (11)
#define WBBP_TX_SEND_DATA27_wt_send_data_q27_START (12)
#define WBBP_TX_SEND_DATA27_wt_send_data_q27_END (23)
typedef union
{
    unsigned long tx_send_data28_reg;
    struct
    {
        unsigned long wt_send_data_i28 : 12;
        unsigned long wt_send_data_q28 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA28_UNION;
#define WBBP_TX_SEND_DATA28_wt_send_data_i28_START (0)
#define WBBP_TX_SEND_DATA28_wt_send_data_i28_END (11)
#define WBBP_TX_SEND_DATA28_wt_send_data_q28_START (12)
#define WBBP_TX_SEND_DATA28_wt_send_data_q28_END (23)
typedef union
{
    unsigned long tx_send_data29_reg;
    struct
    {
        unsigned long wt_send_data_i29 : 12;
        unsigned long wt_send_data_q29 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA29_UNION;
#define WBBP_TX_SEND_DATA29_wt_send_data_i29_START (0)
#define WBBP_TX_SEND_DATA29_wt_send_data_i29_END (11)
#define WBBP_TX_SEND_DATA29_wt_send_data_q29_START (12)
#define WBBP_TX_SEND_DATA29_wt_send_data_q29_END (23)
typedef union
{
    unsigned long tx_send_data30_reg;
    struct
    {
        unsigned long wt_send_data_i30 : 12;
        unsigned long wt_send_data_q30 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA30_UNION;
#define WBBP_TX_SEND_DATA30_wt_send_data_i30_START (0)
#define WBBP_TX_SEND_DATA30_wt_send_data_i30_END (11)
#define WBBP_TX_SEND_DATA30_wt_send_data_q30_START (12)
#define WBBP_TX_SEND_DATA30_wt_send_data_q30_END (23)
typedef union
{
    unsigned long tx_send_data31_reg;
    struct
    {
        unsigned long wt_send_data_i31 : 12;
        unsigned long wt_send_data_q31 : 12;
        unsigned long reserved : 8;
    } reg;
} WBBP_TX_SEND_DATA31_UNION;
#define WBBP_TX_SEND_DATA31_wt_send_data_i31_START (0)
#define WBBP_TX_SEND_DATA31_wt_send_data_i31_END (11)
#define WBBP_TX_SEND_DATA31_wt_send_data_q31_START (12)
#define WBBP_TX_SEND_DATA31_wt_send_data_q31_END (23)
typedef union
{
    unsigned long tx_iq_cal_en_reg;
    struct
    {
        unsigned long dsp_wt_tx_mismatch_iqsel : 1;
        unsigned long reserved_0 : 15;
        unsigned long dsp_wt_tx_mismatch_en : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_TX_IQ_CAL_EN_UNION;
#define WBBP_TX_IQ_CAL_EN_dsp_wt_tx_mismatch_iqsel_START (0)
#define WBBP_TX_IQ_CAL_EN_dsp_wt_tx_mismatch_iqsel_END (0)
#define WBBP_TX_IQ_CAL_EN_dsp_wt_tx_mismatch_en_START (16)
#define WBBP_TX_IQ_CAL_EN_dsp_wt_tx_mismatch_en_END (16)
typedef union
{
    unsigned long w_ip2_cor_en_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long dsp_wt_tx_ip2_corr_en : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_W_IP2_COR_EN_UNION;
#define WBBP_W_IP2_COR_EN_dsp_wt_tx_ip2_corr_en_START (16)
#define WBBP_W_IP2_COR_EN_dsp_wt_tx_ip2_corr_en_END (16)
typedef union
{
    unsigned long w_tx_iq_mismatch_comp_reg;
    struct
    {
        unsigned long dsp_wt_tx_amp_comp : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_wt_tx_phase_comp : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_W_TX_IQ_MISMATCH_COMP_UNION;
#define WBBP_W_TX_IQ_MISMATCH_COMP_dsp_wt_tx_amp_comp_START (0)
#define WBBP_W_TX_IQ_MISMATCH_COMP_dsp_wt_tx_amp_comp_END (9)
#define WBBP_W_TX_IQ_MISMATCH_COMP_dsp_wt_tx_phase_comp_START (16)
#define WBBP_W_TX_IQ_MISMATCH_COMP_dsp_wt_tx_phase_comp_END (25)
typedef union
{
    unsigned long w_tx_iq_dc_offset_comp_reg;
    struct
    {
        unsigned long dsp_wt_tx_dc_offset_i : 10;
        unsigned long reserved_0 : 6;
        unsigned long dsp_wt_tx_dc_offset_q : 10;
        unsigned long reserved_1 : 6;
    } reg;
} WBBP_W_TX_IQ_DC_OFFSET_COMP_UNION;
#define WBBP_W_TX_IQ_DC_OFFSET_COMP_dsp_wt_tx_dc_offset_i_START (0)
#define WBBP_W_TX_IQ_DC_OFFSET_COMP_dsp_wt_tx_dc_offset_i_END (9)
#define WBBP_W_TX_IQ_DC_OFFSET_COMP_dsp_wt_tx_dc_offset_q_START (16)
#define WBBP_W_TX_IQ_DC_OFFSET_COMP_dsp_wt_tx_dc_offset_q_END (25)
typedef union
{
    unsigned long iqmismatch_corr_len_reg;
    struct
    {
        unsigned long dsp_wt_corr_len_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_IQMISMATCH_CORR_LEN_UNION;
#define WBBP_IQMISMATCH_CORR_LEN_dsp_wt_corr_len_sel_START (0)
#define WBBP_IQMISMATCH_CORR_LEN_dsp_wt_corr_len_sel_END (1)
typedef union
{
    unsigned long tx_iq_cor_en_reg;
    struct
    {
        unsigned long dsp_wt_tx_iq_corr_clr : 1;
        unsigned long reserved_0 : 15;
        unsigned long dsp_wt_tx_iq_corr_start : 1;
        unsigned long reserved_1 : 15;
    } reg;
} WBBP_TX_IQ_COR_EN_UNION;
#define WBBP_TX_IQ_COR_EN_dsp_wt_tx_iq_corr_clr_START (0)
#define WBBP_TX_IQ_COR_EN_dsp_wt_tx_iq_corr_clr_END (0)
#define WBBP_TX_IQ_COR_EN_dsp_wt_tx_iq_corr_start_START (16)
#define WBBP_TX_IQ_COR_EN_dsp_wt_tx_iq_corr_start_END (16)
typedef union
{
    unsigned long tx_iq_cal_rpt_reg;
    struct
    {
        unsigned long wt_tx_iq_corr_dc : 13;
        unsigned long reserved_0 : 3;
        unsigned long wt_tx_iq_corr_iq : 13;
        unsigned long reserved_1 : 2;
        unsigned long wt_tx_iq_corr_finish : 1;
    } reg;
} WBBP_TX_IQ_CAL_RPT_UNION;
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_dc_START (0)
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_dc_END (12)
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_iq_START (16)
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_iq_END (28)
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_finish_START (31)
#define WBBP_TX_IQ_CAL_RPT_wt_tx_iq_corr_finish_END (31)
typedef union
{
    unsigned long ul_dc_offset_en_reg;
    struct
    {
        unsigned long dsp_w_ul_dc_offset_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DC_OFFSET_EN_UNION;
#define WBBP_UL_DC_OFFSET_EN_dsp_w_ul_dc_offset_en_START (0)
#define WBBP_UL_DC_OFFSET_EN_dsp_w_ul_dc_offset_en_END (0)
typedef union
{
    unsigned long rf_dc_offset_reg;
    struct
    {
        unsigned long dsp_w_ul_dc_offset_i : 12;
        unsigned long reserved_0 : 4;
        unsigned long dsp_w_ul_dc_offset_q : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_RF_DC_OFFSET_UNION;
#define WBBP_RF_DC_OFFSET_dsp_w_ul_dc_offset_i_START (0)
#define WBBP_RF_DC_OFFSET_dsp_w_ul_dc_offset_i_END (11)
#define WBBP_RF_DC_OFFSET_dsp_w_ul_dc_offset_q_START (16)
#define WBBP_RF_DC_OFFSET_dsp_w_ul_dc_offset_q_END (27)
typedef union
{
    unsigned long w_tx_lmh_phase_comp_reg;
    struct
    {
        unsigned long dsp_w_tx_m2h_phase_comp : 8;
        unsigned long dsp_w_tx_h2m_phase_comp : 8;
        unsigned long dsp_w_tx_m2l_phase_comp : 8;
        unsigned long dsp_w_tx_l2m_phase_comp : 8;
    } reg;
} WBBP_W_TX_LMH_PHASE_COMP_UNION;
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_m2h_phase_comp_START (0)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_m2h_phase_comp_END (7)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_h2m_phase_comp_START (8)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_h2m_phase_comp_END (15)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_m2l_phase_comp_START (16)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_m2l_phase_comp_END (23)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_l2m_phase_comp_START (24)
#define WBBP_W_TX_LMH_PHASE_COMP_dsp_w_tx_l2m_phase_comp_END (31)
typedef union
{
    unsigned long ul_rf_gate0_reg;
    struct
    {
        unsigned long dsp_w_cfr_gate0 : 13;
        unsigned long reserved_0 : 3;
        unsigned long dsp_w_cfr_gain0 : 12;
        unsigned long reserved_1 : 2;
        unsigned long dsp_w_cfr_bypass2 : 1;
        unsigned long dsp_w_cfr_bypass1 : 1;
    } reg;
} WBBP_UL_RF_GATE0_UNION;
#define WBBP_UL_RF_GATE0_dsp_w_cfr_gate0_START (0)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_gate0_END (12)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_gain0_START (16)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_gain0_END (27)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_bypass2_START (30)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_bypass2_END (30)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_bypass1_START (31)
#define WBBP_UL_RF_GATE0_dsp_w_cfr_bypass1_END (31)
typedef union
{
    unsigned long ul_rf_gate1_reg;
    struct
    {
        unsigned long dsp_w_cfr_gate1 : 13;
        unsigned long reserved_0 : 3;
        unsigned long dsp_w_cfr_gain1 : 12;
        unsigned long reserved_1 : 4;
    } reg;
} WBBP_UL_RF_GATE1_UNION;
#define WBBP_UL_RF_GATE1_dsp_w_cfr_gate1_START (0)
#define WBBP_UL_RF_GATE1_dsp_w_cfr_gate1_END (12)
#define WBBP_UL_RF_GATE1_dsp_w_cfr_gain1_START (16)
#define WBBP_UL_RF_GATE1_dsp_w_cfr_gain1_END (27)
typedef union
{
    unsigned long abb_data_width_reg;
    struct
    {
        unsigned long dsp_w_ul_data_12bit : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ABB_DATA_WIDTH_UNION;
#define WBBP_ABB_DATA_WIDTH_dsp_w_ul_data_12bit_START (0)
#define WBBP_ABB_DATA_WIDTH_dsp_w_ul_data_12bit_END (0)
typedef union
{
    unsigned long rf_send_data_reg;
    struct
    {
        unsigned long dsp_w_rf_send_data_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long dsp_w_rf_send_data : 12;
        unsigned long reserved_1 : 12;
    } reg;
} WBBP_RF_SEND_DATA_UNION;
#define WBBP_RF_SEND_DATA_dsp_w_rf_send_data_en_START (0)
#define WBBP_RF_SEND_DATA_dsp_w_rf_send_data_en_END (0)
#define WBBP_RF_SEND_DATA_dsp_w_rf_send_data_START (8)
#define WBBP_RF_SEND_DATA_dsp_w_rf_send_data_END (19)
typedef union
{
    unsigned long fir_sftbit_reg;
    struct
    {
        unsigned long dsp_tds_fir_sftbit : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_FIR_SFTBIT_UNION;
#define WBBP_FIR_SFTBIT_dsp_tds_fir_sftbit_START (0)
#define WBBP_FIR_SFTBIT_dsp_tds_fir_sftbit_END (3)
typedef union
{
    unsigned long uppts_flg_reg;
    struct
    {
        unsigned long tds_uppts_flg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UPPTS_FLG_UNION;
#define WBBP_UPPTS_FLG_tds_uppts_flg_START (0)
#define WBBP_UPPTS_FLG_tds_uppts_flg_END (0)
typedef union
{
    unsigned long pc_gene_reg;
    struct
    {
        unsigned long dsp_tds_pc_gene : 17;
        unsigned long reserved_0 : 7;
        unsigned long dsp_tds_pc_sftbit : 5;
        unsigned long reserved_1 : 3;
    } reg;
} WBBP_PC_GENE_UNION;
#define WBBP_PC_GENE_dsp_tds_pc_gene_START (0)
#define WBBP_PC_GENE_dsp_tds_pc_gene_END (16)
#define WBBP_PC_GENE_dsp_tds_pc_sftbit_START (24)
#define WBBP_PC_GENE_dsp_tds_pc_sftbit_END (28)
typedef union
{
    unsigned long abb_fmt_reg;
    struct
    {
        unsigned long reserved : 16;
        unsigned long tds_flush_zero_num : 16;
    } reg;
} WBBP_ABB_FMT_UNION;
#define WBBP_ABB_FMT_tds_flush_zero_num_START (16)
#define WBBP_ABB_FMT_tds_flush_zero_num_END (31)
typedef union
{
    unsigned long tds_pa_change_mode_reg;
    struct
    {
        unsigned long tds_pa_change_mode : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_TDS_PA_CHANGE_MODE_UNION;
#define WBBP_TDS_PA_CHANGE_MODE_tds_pa_change_mode_START (0)
#define WBBP_TDS_PA_CHANGE_MODE_tds_pa_change_mode_END (2)
typedef union
{
    unsigned long dbg_data_sel_reg;
    struct
    {
        unsigned long tds_dbg_data_sel : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_DBG_DATA_SEL_UNION;
#define WBBP_DBG_DATA_SEL_tds_dbg_data_sel_START (0)
#define WBBP_DBG_DATA_SEL_tds_dbg_data_sel_END (2)
typedef union
{
    unsigned long dft_func_reg;
    struct
    {
        unsigned long tds_dft_func_en : 1;
        unsigned long tds_para_force : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DFT_FUNC_UNION;
#define WBBP_DFT_FUNC_tds_dft_func_en_START (0)
#define WBBP_DFT_FUNC_tds_dft_func_en_END (0)
#define WBBP_DFT_FUNC_tds_para_force_START (1)
#define WBBP_DFT_FUNC_tds_para_force_END (1)
typedef union
{
    unsigned long tx_rx_cnt_reg;
    struct
    {
        unsigned long reserved : 16;
        unsigned long tx_cnt : 16;
    } reg;
} WBBP_TX_RX_CNT_UNION;
#define WBBP_TX_RX_CNT_tx_cnt_START (16)
#define WBBP_TX_RX_CNT_tx_cnt_END (31)
typedef union
{
    unsigned long rrc_reg;
    struct
    {
        unsigned long tds_rrc_out_ul : 14;
        unsigned long reserved : 18;
    } reg;
} WBBP_RRC_UNION;
#define WBBP_RRC_tds_rrc_out_ul_START (0)
#define WBBP_RRC_tds_rrc_out_ul_END (13)
typedef union
{
    unsigned long fir_txiq_reg;
    struct
    {
        unsigned long tds_pc_out_ul : 14;
        unsigned long reserved_0 : 2;
        unsigned long tds_fir_out_ul : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_FIR_TXIQ_UNION;
#define WBBP_FIR_TXIQ_tds_pc_out_ul_START (0)
#define WBBP_FIR_TXIQ_tds_pc_out_ul_END (13)
#define WBBP_FIR_TXIQ_tds_fir_out_ul_START (16)
#define WBBP_FIR_TXIQ_tds_fir_out_ul_END (29)
typedef union
{
    unsigned long sinc_daiu_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long tds_txiq_out_ul : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_SINC_DAIU_UNION;
#define WBBP_SINC_DAIU_tds_txiq_out_ul_START (16)
#define WBBP_SINC_DAIU_tds_txiq_out_ul_END (29)
typedef union
{
    unsigned long fifo_reg;
    struct
    {
        unsigned long tds_fe_sync_fifo_out_ul : 14;
        unsigned long reserved : 18;
    } reg;
} WBBP_FIFO_UNION;
#define WBBP_FIFO_tds_fe_sync_fifo_out_ul_START (0)
#define WBBP_FIFO_tds_fe_sync_fifo_out_ul_END (13)
typedef union
{
    unsigned long sc_freq_reg;
    struct
    {
        unsigned long tds_freq_error_out_ul : 14;
        unsigned long reserved_0 : 2;
        unsigned long tds_sc_filter_out_ul : 14;
        unsigned long reserved_1 : 2;
    } reg;
} WBBP_SC_FREQ_UNION;
#define WBBP_SC_FREQ_tds_freq_error_out_ul_START (0)
#define WBBP_SC_FREQ_tds_freq_error_out_ul_END (13)
#define WBBP_SC_FREQ_tds_sc_filter_out_ul_START (16)
#define WBBP_SC_FREQ_tds_sc_filter_out_ul_END (29)
typedef union
{
    unsigned long ulfe_tcxo_en_reg;
    struct
    {
        unsigned long dsp_ulfe_tcxo_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_ULFE_TCXO_EN_UNION;
#define WBBP_ULFE_TCXO_EN_dsp_ulfe_tcxo_en_START (0)
#define WBBP_ULFE_TCXO_EN_dsp_ulfe_tcxo_en_END (0)
typedef union
{
    unsigned long sc_filter_offset_reg;
    struct
    {
        unsigned long dsp_ul_sc_offset_en : 1;
        unsigned long dsp_sc_offset : 11;
        unsigned long dsp_td_sc_offset : 9;
        unsigned long reserved : 11;
    } reg;
} WBBP_SC_FILTER_OFFSET_UNION;
#define WBBP_SC_FILTER_OFFSET_dsp_ul_sc_offset_en_START (0)
#define WBBP_SC_FILTER_OFFSET_dsp_ul_sc_offset_en_END (0)
#define WBBP_SC_FILTER_OFFSET_dsp_sc_offset_START (1)
#define WBBP_SC_FILTER_OFFSET_dsp_sc_offset_END (11)
#define WBBP_SC_FILTER_OFFSET_dsp_td_sc_offset_START (12)
#define WBBP_SC_FILTER_OFFSET_dsp_td_sc_offset_END (20)
typedef union
{
    unsigned long sc_cfg_ind_reg;
    struct
    {
        unsigned long dsp_sc_offset_ind : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SC_CFG_IND_UNION;
#define WBBP_SC_CFG_IND_dsp_sc_offset_ind_START (0)
#define WBBP_SC_CFG_IND_dsp_sc_offset_ind_END (0)
typedef union
{
    unsigned long fifo_clr_en_reg;
    struct
    {
        unsigned long dsp_fifo_clr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FIFO_CLR_EN_UNION;
#define WBBP_FIFO_CLR_EN_dsp_fifo_clr_en_START (0)
#define WBBP_FIFO_CLR_EN_dsp_fifo_clr_en_END (0)
typedef union
{
    unsigned long fifo_rpt_clr_reg;
    struct
    {
        unsigned long dsp_fifo_rpt_clr_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_FIFO_RPT_CLR_UNION;
#define WBBP_FIFO_RPT_CLR_dsp_fifo_rpt_clr_en_START (0)
#define WBBP_FIFO_RPT_CLR_dsp_fifo_rpt_clr_en_END (0)
typedef union
{
    unsigned long c_atten_value_reg;
    struct
    {
        unsigned long dsp_c_atten_value : 12;
        unsigned long reserved : 20;
    } reg;
} WBBP_C_ATTEN_VALUE_UNION;
#define WBBP_C_ATTEN_VALUE_dsp_c_atten_value_START (0)
#define WBBP_C_ATTEN_VALUE_dsp_c_atten_value_END (11)
typedef union
{
    unsigned long fifo_empty_full_reg;
    struct
    {
        unsigned long fifo_empty_abn_dsp : 1;
        unsigned long reserved_0 : 3;
        unsigned long fifo_full_dsp : 1;
        unsigned long reserved_1 : 3;
        unsigned long fifo_cnt_a : 5;
        unsigned long reserved_2 : 3;
        unsigned long fifo_cnt_b : 5;
        unsigned long reserved_3 : 11;
    } reg;
} WBBP_FIFO_EMPTY_FULL_UNION;
#define WBBP_FIFO_EMPTY_FULL_fifo_empty_abn_dsp_START (0)
#define WBBP_FIFO_EMPTY_FULL_fifo_empty_abn_dsp_END (0)
#define WBBP_FIFO_EMPTY_FULL_fifo_full_dsp_START (4)
#define WBBP_FIFO_EMPTY_FULL_fifo_full_dsp_END (4)
#define WBBP_FIFO_EMPTY_FULL_fifo_cnt_a_START (8)
#define WBBP_FIFO_EMPTY_FULL_fifo_cnt_a_END (12)
#define WBBP_FIFO_EMPTY_FULL_fifo_cnt_b_START (16)
#define WBBP_FIFO_EMPTY_FULL_fifo_cnt_b_END (20)
typedef union
{
    unsigned long c_phase_comp_reg;
    struct
    {
        unsigned long dsp_cos_comp : 11;
        unsigned long dsp_sin_comp : 11;
        unsigned long reserved : 10;
    } reg;
} WBBP_C_PHASE_COMP_UNION;
#define WBBP_C_PHASE_COMP_dsp_cos_comp_START (0)
#define WBBP_C_PHASE_COMP_dsp_cos_comp_END (10)
#define WBBP_C_PHASE_COMP_dsp_sin_comp_START (11)
#define WBBP_C_PHASE_COMP_dsp_sin_comp_END (21)
typedef union
{
    unsigned long sc_cal_clr_reg;
    struct
    {
        unsigned long dsp_ul_sc_cal_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SC_CAL_CLR_UNION;
#define WBBP_SC_CAL_CLR_dsp_ul_sc_cal_clr_START (0)
#define WBBP_SC_CAL_CLR_dsp_ul_sc_cal_clr_END (0)
typedef union
{
    unsigned long sc_cal_ul_ratio_reg;
    struct
    {
        unsigned long dsp_ul_fc_ratio : 15;
        unsigned long reserved : 17;
    } reg;
} WBBP_SC_CAL_UL_RATIO_UNION;
#define WBBP_SC_CAL_UL_RATIO_dsp_ul_fc_ratio_START (0)
#define WBBP_SC_CAL_UL_RATIO_dsp_ul_fc_ratio_END (14)
typedef union
{
    unsigned long nco_ph_clr_reg;
    struct
    {
        unsigned long dsp_nco_ph_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_NCO_PH_CLR_UNION;
#define WBBP_NCO_PH_CLR_dsp_nco_ph_clr_START (0)
#define WBBP_NCO_PH_CLR_dsp_nco_ph_clr_END (0)
typedef union
{
    unsigned long nco_fw_en_reg;
    struct
    {
        unsigned long dsp_nco_fw_cfg_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_NCO_FW_EN_UNION;
#define WBBP_NCO_FW_EN_dsp_nco_fw_cfg_en_START (0)
#define WBBP_NCO_FW_EN_dsp_nco_fw_cfg_en_END (0)
typedef union
{
    unsigned long rrc_q_delay_reg;
    struct
    {
        unsigned long dsp_c_q_delay_num : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_RRC_Q_DELAY_UNION;
#define WBBP_RRC_Q_DELAY_dsp_c_q_delay_num_START (0)
#define WBBP_RRC_Q_DELAY_dsp_c_q_delay_num_END (1)
typedef union
{
    unsigned long calbrt_mod_reg;
    struct
    {
        unsigned long dsp_calbrt_mod : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_CALBRT_MOD_UNION;
#define WBBP_CALBRT_MOD_dsp_calbrt_mod_START (0)
#define WBBP_CALBRT_MOD_dsp_calbrt_mod_END (0)
typedef union
{
    unsigned long ul_tds_sc_ult_fsmp_reg;
    struct
    {
        unsigned long ul_tds_sc_dlt_fsmp : 17;
        unsigned long reserved : 15;
    } reg;
} WBBP_UL_TDS_SC_ULT_FSMP_UNION;
#define WBBP_UL_TDS_SC_ULT_FSMP_ul_tds_sc_dlt_fsmp_START (0)
#define WBBP_UL_TDS_SC_ULT_FSMP_ul_tds_sc_dlt_fsmp_END (16)
typedef union
{
    unsigned long ul_tds_sc_ult_vld_reg;
    struct
    {
        unsigned long ul_tds_sc_dlt_vld : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_TDS_SC_ULT_VLD_UNION;
#define WBBP_UL_TDS_SC_ULT_VLD_ul_tds_sc_dlt_vld_START (0)
#define WBBP_UL_TDS_SC_ULT_VLD_ul_tds_sc_dlt_vld_END (0)
typedef union
{
    unsigned long ul_tds_sc_ini_vld_reg;
    struct
    {
        unsigned long ul_tds_sc_ini_vld : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_TDS_SC_INI_VLD_UNION;
#define WBBP_UL_TDS_SC_INI_VLD_ul_tds_sc_ini_vld_START (0)
#define WBBP_UL_TDS_SC_INI_VLD_ul_tds_sc_ini_vld_END (0)
typedef union
{
    unsigned long ul_tds_sc_mod_reg;
    struct
    {
        unsigned long dsp_tds_sc_fsmp_mod : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_TDS_SC_MOD_UNION;
#define WBBP_UL_TDS_SC_MOD_dsp_tds_sc_fsmp_mod_START (0)
#define WBBP_UL_TDS_SC_MOD_dsp_tds_sc_fsmp_mod_END (0)
typedef union
{
    unsigned long ul_sc_abn_del_en_reg;
    struct
    {
        unsigned long ul_sc_abn_del_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_SC_ABN_DEL_EN_UNION;
#define WBBP_UL_SC_ABN_DEL_EN_ul_sc_abn_del_en_START (0)
#define WBBP_UL_SC_ABN_DEL_EN_ul_sc_abn_del_en_END (0)
typedef union
{
    unsigned long ul_sc_cal_num_rpt_reg;
    struct
    {
        unsigned long sc_add_num_rpt : 16;
        unsigned long sc_del_num_rpt : 16;
    } reg;
} WBBP_UL_SC_CAL_NUM_RPT_UNION;
#define WBBP_UL_SC_CAL_NUM_RPT_sc_add_num_rpt_START (0)
#define WBBP_UL_SC_CAL_NUM_RPT_sc_add_num_rpt_END (15)
#define WBBP_UL_SC_CAL_NUM_RPT_sc_del_num_rpt_START (16)
#define WBBP_UL_SC_CAL_NUM_RPT_sc_del_num_rpt_END (31)
typedef union
{
    unsigned long ul_fifo_abn_num_reg;
    struct
    {
        unsigned long fifo_alemp_num : 8;
        unsigned long fifo_alful_num : 8;
        unsigned long fifo_emp_num : 8;
        unsigned long fifo_ful_num : 8;
    } reg;
} WBBP_UL_FIFO_ABN_NUM_UNION;
#define WBBP_UL_FIFO_ABN_NUM_fifo_alemp_num_START (0)
#define WBBP_UL_FIFO_ABN_NUM_fifo_alemp_num_END (7)
#define WBBP_UL_FIFO_ABN_NUM_fifo_alful_num_START (8)
#define WBBP_UL_FIFO_ABN_NUM_fifo_alful_num_END (15)
#define WBBP_UL_FIFO_ABN_NUM_fifo_emp_num_START (16)
#define WBBP_UL_FIFO_ABN_NUM_fifo_emp_num_END (23)
#define WBBP_UL_FIFO_ABN_NUM_fifo_ful_num_START (24)
#define WBBP_UL_FIFO_ABN_NUM_fifo_ful_num_END (31)
typedef union
{
    unsigned long ul_sc_cal_num_rpt_clr_reg;
    struct
    {
        unsigned long ul_sc_add_num_clr : 1;
        unsigned long ul_sc_del_num_clr : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_UL_SC_CAL_NUM_RPT_CLR_UNION;
#define WBBP_UL_SC_CAL_NUM_RPT_CLR_ul_sc_add_num_clr_START (0)
#define WBBP_UL_SC_CAL_NUM_RPT_CLR_ul_sc_add_num_clr_END (0)
#define WBBP_UL_SC_CAL_NUM_RPT_CLR_ul_sc_del_num_clr_START (1)
#define WBBP_UL_SC_CAL_NUM_RPT_CLR_ul_sc_del_num_clr_END (1)
typedef union
{
    unsigned long ul_sc_cal_para_en_reg;
    struct
    {
        unsigned long dsp_sc_cal_para_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_SC_CAL_PARA_EN_UNION;
#define WBBP_UL_SC_CAL_PARA_EN_dsp_sc_cal_para_en_START (0)
#define WBBP_UL_SC_CAL_PARA_EN_dsp_sc_cal_para_en_END (0)
typedef union
{
    unsigned long ul_del_add_en_reg;
    struct
    {
        unsigned long dsp_del_add_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_UL_DEL_ADD_EN_UNION;
#define WBBP_UL_DEL_ADD_EN_dsp_del_add_en_START (0)
#define WBBP_UL_DEL_ADD_EN_dsp_del_add_en_END (0)
typedef union
{
    unsigned long dump_en_w_reg;
    struct
    {
        unsigned long dump_en_w : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DUMP_EN_W_UNION;
#define WBBP_DUMP_EN_W_dump_en_w_START (0)
#define WBBP_DUMP_EN_W_dump_en_w_END (0)
typedef union
{
    unsigned long dump_clkgate_bypass_w_reg;
    struct
    {
        unsigned long dump_bbp_clkgate_bypass_w : 1;
        unsigned long dump_imi_clkgate_bypass_w : 1;
        unsigned long dump_axi_clkgate_bypass : 1;
        unsigned long reserved : 29;
    } reg;
} WBBP_DUMP_CLKGATE_BYPASS_W_UNION;
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_bbp_clkgate_bypass_w_START (0)
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_bbp_clkgate_bypass_w_END (0)
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_imi_clkgate_bypass_w_START (1)
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_imi_clkgate_bypass_w_END (1)
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_axi_clkgate_bypass_START (2)
#define WBBP_DUMP_CLKGATE_BYPASS_W_dump_axi_clkgate_bypass_END (2)
typedef union
{
    unsigned long dump_fifo_clr_w_reg;
    struct
    {
        unsigned long dump_fifo_clr_w : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DUMP_FIFO_CLR_W_UNION;
#define WBBP_DUMP_FIFO_CLR_W_dump_fifo_clr_w_START (0)
#define WBBP_DUMP_FIFO_CLR_W_dump_fifo_clr_w_END (0)
typedef union
{
    unsigned long dump_start_time_w_reg;
    struct
    {
        unsigned long dump_start_time_clk_w : 4;
        unsigned long dump_start_time_chip_w : 12;
        unsigned long dump_start_time_slot_w : 4;
        unsigned long dump_start_time_cfn_w : 12;
    } reg;
} WBBP_DUMP_START_TIME_W_UNION;
#define WBBP_DUMP_START_TIME_W_dump_start_time_clk_w_START (0)
#define WBBP_DUMP_START_TIME_W_dump_start_time_clk_w_END (3)
#define WBBP_DUMP_START_TIME_W_dump_start_time_chip_w_START (4)
#define WBBP_DUMP_START_TIME_W_dump_start_time_chip_w_END (15)
#define WBBP_DUMP_START_TIME_W_dump_start_time_slot_w_START (16)
#define WBBP_DUMP_START_TIME_W_dump_start_time_slot_w_END (19)
#define WBBP_DUMP_START_TIME_W_dump_start_time_cfn_w_START (20)
#define WBBP_DUMP_START_TIME_W_dump_start_time_cfn_w_END (31)
typedef union
{
    unsigned long dump_fifo_watermarker_w_reg;
    struct
    {
        unsigned long dump_fifo_watermarker_w : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_DUMP_FIFO_WATERMARKER_W_UNION;
#define WBBP_DUMP_FIFO_WATERMARKER_W_dump_fifo_watermarker_w_START (0)
#define WBBP_DUMP_FIFO_WATERMARKER_W_dump_fifo_watermarker_w_END (2)
typedef union
{
    unsigned long dump_start_w_reg;
    struct
    {
        unsigned long dump_start_w : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DUMP_START_W_UNION;
#define WBBP_DUMP_START_W_dump_start_w_START (0)
#define WBBP_DUMP_START_W_dump_start_w_END (0)
typedef union
{
    unsigned long dump_stop_w_reg;
    struct
    {
        unsigned long dump_stop_w : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DUMP_STOP_W_UNION;
#define WBBP_DUMP_STOP_W_dump_stop_w_START (0)
#define WBBP_DUMP_STOP_W_dump_stop_w_END (0)
typedef union
{
    unsigned long dump_flow_reg;
    struct
    {
        unsigned long dump_underflow : 1;
        unsigned long dump_overflow : 1;
        unsigned long reserved : 30;
    } reg;
} WBBP_DUMP_FLOW_UNION;
#define WBBP_DUMP_FLOW_dump_underflow_START (0)
#define WBBP_DUMP_FLOW_dump_underflow_END (0)
#define WBBP_DUMP_FLOW_dump_overflow_START (1)
#define WBBP_DUMP_FLOW_dump_overflow_END (1)
typedef union
{
    unsigned long dump_flow_clr_reg;
    struct
    {
        unsigned long dump_flow_clr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_DUMP_FLOW_CLR_UNION;
#define WBBP_DUMP_FLOW_CLR_dump_flow_clr_START (0)
#define WBBP_DUMP_FLOW_CLR_dump_flow_clr_END (0)
typedef union
{
    unsigned long bbp_dbg_en_reg;
    struct
    {
        unsigned long bbp_dbg_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBP_DBG_EN_UNION;
#define WBBP_BBP_DBG_EN_bbp_dbg_en_START (0)
#define WBBP_BBP_DBG_EN_bbp_dbg_en_END (0)
typedef union
{
    unsigned long bbp_dbg_bypass_reg;
    struct
    {
        unsigned long w_fe_clkgate_bypass : 1;
        unsigned long g1_fe_clkgate_bypass : 1;
        unsigned long comm_clkgate_bypass : 1;
        unsigned long cbbp_clkgate_bypass : 1;
        unsigned long bbp_if_clkgate_bypass : 1;
        unsigned long wbbp_clkgate_bypass : 1;
        unsigned long gbbp1_clkgate_bypass : 1;
        unsigned long dbg_in_clkgate_bypass : 1;
        unsigned long dbg_out_clkgate_bypass : 1;
        unsigned long dbg_axi_clkgate_bypass : 1;
        unsigned long g2_fe_clkgate_bypass : 1;
        unsigned long gbbp2_clkgate_bypass : 1;
        unsigned long reserved : 20;
    } reg;
} WBBP_BBP_DBG_BYPASS_UNION;
#define WBBP_BBP_DBG_BYPASS_w_fe_clkgate_bypass_START (0)
#define WBBP_BBP_DBG_BYPASS_w_fe_clkgate_bypass_END (0)
#define WBBP_BBP_DBG_BYPASS_g1_fe_clkgate_bypass_START (1)
#define WBBP_BBP_DBG_BYPASS_g1_fe_clkgate_bypass_END (1)
#define WBBP_BBP_DBG_BYPASS_comm_clkgate_bypass_START (2)
#define WBBP_BBP_DBG_BYPASS_comm_clkgate_bypass_END (2)
#define WBBP_BBP_DBG_BYPASS_cbbp_clkgate_bypass_START (3)
#define WBBP_BBP_DBG_BYPASS_cbbp_clkgate_bypass_END (3)
#define WBBP_BBP_DBG_BYPASS_bbp_if_clkgate_bypass_START (4)
#define WBBP_BBP_DBG_BYPASS_bbp_if_clkgate_bypass_END (4)
#define WBBP_BBP_DBG_BYPASS_wbbp_clkgate_bypass_START (5)
#define WBBP_BBP_DBG_BYPASS_wbbp_clkgate_bypass_END (5)
#define WBBP_BBP_DBG_BYPASS_gbbp1_clkgate_bypass_START (6)
#define WBBP_BBP_DBG_BYPASS_gbbp1_clkgate_bypass_END (6)
#define WBBP_BBP_DBG_BYPASS_dbg_in_clkgate_bypass_START (7)
#define WBBP_BBP_DBG_BYPASS_dbg_in_clkgate_bypass_END (7)
#define WBBP_BBP_DBG_BYPASS_dbg_out_clkgate_bypass_START (8)
#define WBBP_BBP_DBG_BYPASS_dbg_out_clkgate_bypass_END (8)
#define WBBP_BBP_DBG_BYPASS_dbg_axi_clkgate_bypass_START (9)
#define WBBP_BBP_DBG_BYPASS_dbg_axi_clkgate_bypass_END (9)
#define WBBP_BBP_DBG_BYPASS_g2_fe_clkgate_bypass_START (10)
#define WBBP_BBP_DBG_BYPASS_g2_fe_clkgate_bypass_END (10)
#define WBBP_BBP_DBG_BYPASS_gbbp2_clkgate_bypass_START (11)
#define WBBP_BBP_DBG_BYPASS_gbbp2_clkgate_bypass_END (11)
typedef union
{
    unsigned long bbp_if_sel_reg;
    struct
    {
        unsigned long bbp_if_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_BBP_IF_SEL_UNION;
#define WBBP_BBP_IF_SEL_bbp_if_sel_START (0)
#define WBBP_BBP_IF_SEL_bbp_if_sel_END (1)
typedef union
{
    unsigned long dbg_ddr_2k_no_reg;
    struct
    {
        unsigned long dbg_ddr_2k_no : 4;
        unsigned long reserved : 28;
    } reg;
} WBBP_DBG_DDR_2K_NO_UNION;
#define WBBP_DBG_DDR_2K_NO_dbg_ddr_2k_no_START (0)
#define WBBP_DBG_DDR_2K_NO_dbg_ddr_2k_no_END (3)
typedef union
{
    unsigned long dbg_clk_in_sel_reg;
    struct
    {
        unsigned long dbg_clk_in_sel : 2;
        unsigned long reserved : 30;
    } reg;
} WBBP_DBG_CLK_IN_SEL_UNION;
#define WBBP_DBG_CLK_IN_SEL_dbg_clk_in_sel_START (0)
#define WBBP_DBG_CLK_IN_SEL_dbg_clk_in_sel_END (1)
typedef union
{
    unsigned long dbg_timing_sel_reg;
    struct
    {
        unsigned long dbg_comm_timing_sel : 2;
        unsigned long dbg_comm_if_timing_sel : 2;
        unsigned long reserved : 28;
    } reg;
} WBBP_DBG_TIMING_SEL_UNION;
#define WBBP_DBG_TIMING_SEL_dbg_comm_timing_sel_START (0)
#define WBBP_DBG_TIMING_SEL_dbg_comm_timing_sel_END (1)
#define WBBP_DBG_TIMING_SEL_dbg_comm_if_timing_sel_START (2)
#define WBBP_DBG_TIMING_SEL_dbg_comm_if_timing_sel_END (3)
typedef union
{
    unsigned long mask_addr0_start_reg;
    struct
    {
        unsigned long mask_addr0_start : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR0_START_UNION;
#define WBBP_MASK_ADDR0_START_mask_addr0_start_START (0)
#define WBBP_MASK_ADDR0_START_mask_addr0_start_END (23)
typedef union
{
    unsigned long mask_addr0_end_reg;
    struct
    {
        unsigned long mask_addr0_end : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR0_END_UNION;
#define WBBP_MASK_ADDR0_END_mask_addr0_end_START (0)
#define WBBP_MASK_ADDR0_END_mask_addr0_end_END (23)
typedef union
{
    unsigned long mask_addr1_start_reg;
    struct
    {
        unsigned long mask_addr1_start : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR1_START_UNION;
#define WBBP_MASK_ADDR1_START_mask_addr1_start_START (0)
#define WBBP_MASK_ADDR1_START_mask_addr1_start_END (23)
typedef union
{
    unsigned long mask_addr1_end_reg;
    struct
    {
        unsigned long mask_addr1_end : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR1_END_UNION;
#define WBBP_MASK_ADDR1_END_mask_addr1_end_START (0)
#define WBBP_MASK_ADDR1_END_mask_addr1_end_END (23)
typedef union
{
    unsigned long mask_addr2_start_reg;
    struct
    {
        unsigned long mask_addr2_start : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR2_START_UNION;
#define WBBP_MASK_ADDR2_START_mask_addr2_start_START (0)
#define WBBP_MASK_ADDR2_START_mask_addr2_start_END (23)
typedef union
{
    unsigned long mask_addr2_end_reg;
    struct
    {
        unsigned long mask_addr2_end : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR2_END_UNION;
#define WBBP_MASK_ADDR2_END_mask_addr2_end_START (0)
#define WBBP_MASK_ADDR2_END_mask_addr2_end_END (23)
typedef union
{
    unsigned long mask_addr3_start_reg;
    struct
    {
        unsigned long mask_addr3_start : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR3_START_UNION;
#define WBBP_MASK_ADDR3_START_mask_addr3_start_START (0)
#define WBBP_MASK_ADDR3_START_mask_addr3_start_END (23)
typedef union
{
    unsigned long mask_addr3_end_reg;
    struct
    {
        unsigned long mask_addr3_end : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR3_END_UNION;
#define WBBP_MASK_ADDR3_END_mask_addr3_end_START (0)
#define WBBP_MASK_ADDR3_END_mask_addr3_end_END (23)
typedef union
{
    unsigned long dbg_fifo_watermarker_reg;
    struct
    {
        unsigned long dbg_fifo_watermarker : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_DBG_FIFO_WATERMARKER_UNION;
#define WBBP_DBG_FIFO_WATERMARKER_dbg_fifo_watermarker_START (0)
#define WBBP_DBG_FIFO_WATERMARKER_dbg_fifo_watermarker_END (2)
typedef union
{
    unsigned long bbp_dbg_switch_reg;
    struct
    {
        unsigned long bbp_dbg_switch : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_BBP_DBG_SWITCH_UNION;
#define WBBP_BBP_DBG_SWITCH_bbp_dbg_switch_START (0)
#define WBBP_BBP_DBG_SWITCH_bbp_dbg_switch_END (4)
typedef union
{
    unsigned long bbp_dbg_start_reg;
    struct
    {
        unsigned long bbp_dbg_start : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBP_DBG_START_UNION;
#define WBBP_BBP_DBG_START_bbp_dbg_start_START (0)
#define WBBP_BBP_DBG_START_bbp_dbg_start_END (0)
typedef union
{
    unsigned long bbp_dbg_stop_reg;
    struct
    {
        unsigned long bbp_dbg_stop : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_BBP_DBG_STOP_UNION;
#define WBBP_BBP_DBG_STOP_bbp_dbg_stop_START (0)
#define WBBP_BBP_DBG_STOP_bbp_dbg_stop_END (0)
typedef union
{
    unsigned long ddr_bit_index_reg;
    struct
    {
        unsigned long ddr_bit_index : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_DDR_BIT_INDEX_UNION;
#define WBBP_DDR_BIT_INDEX_ddr_bit_index_START (0)
#define WBBP_DDR_BIT_INDEX_ddr_bit_index_END (7)
typedef union
{
    unsigned long ddr_bit_index_clr_reg;
    struct
    {
        unsigned long ddr_bit_index_clr : 8;
        unsigned long reserved : 24;
    } reg;
} WBBP_DDR_BIT_INDEX_CLR_UNION;
#define WBBP_DDR_BIT_INDEX_CLR_ddr_bit_index_clr_START (0)
#define WBBP_DDR_BIT_INDEX_CLR_ddr_bit_index_clr_END (7)
typedef union
{
    unsigned long dbg_flow_reg;
    struct
    {
        unsigned long w_fe_fifo_underflow : 1;
        unsigned long w_fe_fifo_overflow : 1;
        unsigned long g_fe_fifo_underflow : 1;
        unsigned long g_fe_fifo_overflow : 1;
        unsigned long bbp_if_fifo_underflow : 1;
        unsigned long bbp_if_fifo_overflow : 1;
        unsigned long comm_fifo_underflow : 1;
        unsigned long comm_fifo_overflow : 1;
        unsigned long comm_if_fifo_underflow : 1;
        unsigned long comm_if_fifo_overflow : 1;
        unsigned long reserved_0 : 6;
        unsigned long bbp_dbg_fifo_underflow : 1;
        unsigned long bbp_dbg_fifo_overflow : 1;
        unsigned long reserved_1 : 14;
    } reg;
} WBBP_DBG_FLOW_UNION;
#define WBBP_DBG_FLOW_w_fe_fifo_underflow_START (0)
#define WBBP_DBG_FLOW_w_fe_fifo_underflow_END (0)
#define WBBP_DBG_FLOW_w_fe_fifo_overflow_START (1)
#define WBBP_DBG_FLOW_w_fe_fifo_overflow_END (1)
#define WBBP_DBG_FLOW_g_fe_fifo_underflow_START (2)
#define WBBP_DBG_FLOW_g_fe_fifo_underflow_END (2)
#define WBBP_DBG_FLOW_g_fe_fifo_overflow_START (3)
#define WBBP_DBG_FLOW_g_fe_fifo_overflow_END (3)
#define WBBP_DBG_FLOW_bbp_if_fifo_underflow_START (4)
#define WBBP_DBG_FLOW_bbp_if_fifo_underflow_END (4)
#define WBBP_DBG_FLOW_bbp_if_fifo_overflow_START (5)
#define WBBP_DBG_FLOW_bbp_if_fifo_overflow_END (5)
#define WBBP_DBG_FLOW_comm_fifo_underflow_START (6)
#define WBBP_DBG_FLOW_comm_fifo_underflow_END (6)
#define WBBP_DBG_FLOW_comm_fifo_overflow_START (7)
#define WBBP_DBG_FLOW_comm_fifo_overflow_END (7)
#define WBBP_DBG_FLOW_comm_if_fifo_underflow_START (8)
#define WBBP_DBG_FLOW_comm_if_fifo_underflow_END (8)
#define WBBP_DBG_FLOW_comm_if_fifo_overflow_START (9)
#define WBBP_DBG_FLOW_comm_if_fifo_overflow_END (9)
#define WBBP_DBG_FLOW_bbp_dbg_fifo_underflow_START (16)
#define WBBP_DBG_FLOW_bbp_dbg_fifo_underflow_END (16)
#define WBBP_DBG_FLOW_bbp_dbg_fifo_overflow_START (17)
#define WBBP_DBG_FLOW_bbp_dbg_fifo_overflow_END (17)
typedef union
{
    unsigned long dbg_flow_clr_reg;
    struct
    {
        unsigned long w_fe_fifo_flow_clr : 1;
        unsigned long reserved_0 : 1;
        unsigned long g_fe_fifo_flow_clr : 1;
        unsigned long reserved_1 : 1;
        unsigned long bbp_if_fifo_flow_clr : 1;
        unsigned long reserved_2 : 1;
        unsigned long comm_fifo_flow_clr : 1;
        unsigned long reserved_3 : 1;
        unsigned long comm_if_fifo_flow_clr : 1;
        unsigned long reserved_4 : 7;
        unsigned long bbp_dbg_fifo_flow_clr : 1;
        unsigned long reserved_5 : 15;
    } reg;
} WBBP_DBG_FLOW_CLR_UNION;
#define WBBP_DBG_FLOW_CLR_w_fe_fifo_flow_clr_START (0)
#define WBBP_DBG_FLOW_CLR_w_fe_fifo_flow_clr_END (0)
#define WBBP_DBG_FLOW_CLR_g_fe_fifo_flow_clr_START (2)
#define WBBP_DBG_FLOW_CLR_g_fe_fifo_flow_clr_END (2)
#define WBBP_DBG_FLOW_CLR_bbp_if_fifo_flow_clr_START (4)
#define WBBP_DBG_FLOW_CLR_bbp_if_fifo_flow_clr_END (4)
#define WBBP_DBG_FLOW_CLR_comm_fifo_flow_clr_START (6)
#define WBBP_DBG_FLOW_CLR_comm_fifo_flow_clr_END (6)
#define WBBP_DBG_FLOW_CLR_comm_if_fifo_flow_clr_START (8)
#define WBBP_DBG_FLOW_CLR_comm_if_fifo_flow_clr_END (8)
#define WBBP_DBG_FLOW_CLR_bbp_dbg_fifo_flow_clr_START (16)
#define WBBP_DBG_FLOW_CLR_bbp_dbg_fifo_flow_clr_END (16)
typedef union
{
    unsigned long mask_addr4_start_reg;
    struct
    {
        unsigned long mask_addr4_start : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR4_START_UNION;
#define WBBP_MASK_ADDR4_START_mask_addr4_start_START (0)
#define WBBP_MASK_ADDR4_START_mask_addr4_start_END (23)
typedef union
{
    unsigned long mask_addr4_end_reg;
    struct
    {
        unsigned long mask_addr4_end : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR4_END_UNION;
#define WBBP_MASK_ADDR4_END_mask_addr4_end_START (0)
#define WBBP_MASK_ADDR4_END_mask_addr4_end_END (23)
typedef union
{
    unsigned long mask_addr5_reg;
    struct
    {
        unsigned long mask_addr5 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR5_UNION;
#define WBBP_MASK_ADDR5_mask_addr5_START (0)
#define WBBP_MASK_ADDR5_mask_addr5_END (23)
typedef union
{
    unsigned long mask_addr6_reg;
    struct
    {
        unsigned long mask_addr6 : 24;
        unsigned long reserved : 8;
    } reg;
} WBBP_MASK_ADDR6_UNION;
#define WBBP_MASK_ADDR6_mask_addr6_START (0)
#define WBBP_MASK_ADDR6_mask_addr6_END (23)
typedef union
{
    unsigned long mc1_hsd_crc_flag_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_crc_flag_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC1_HSD_CRC_FLAG_SDR_UNION;
#define WBBP_MC1_HSD_CRC_FLAG_SDR_mc1_hsd_crc_flag_sdr_START (0)
#define WBBP_MC1_HSD_CRC_FLAG_SDR_mc1_hsd_crc_flag_sdr_END (0)
typedef union
{
    unsigned long mc1_hsd_order_type_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_order_type_sdr : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_MC1_HSD_ORDER_TYPE_SDR_UNION;
#define WBBP_MC1_HSD_ORDER_TYPE_SDR_mc1_hsd_order_type_sdr_START (0)
#define WBBP_MC1_HSD_ORDER_TYPE_SDR_mc1_hsd_order_type_sdr_END (9)
typedef union
{
    unsigned long mc1_scch_tti_no_echo_sdr_reg;
    struct
    {
        unsigned long mc1_scch_tti_no_echo_sdr : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC1_SCCH_TTI_NO_ECHO_SDR_UNION;
#define WBBP_MC1_SCCH_TTI_NO_ECHO_SDR_mc1_scch_tti_no_echo_sdr_START (0)
#define WBBP_MC1_SCCH_TTI_NO_ECHO_SDR_mc1_scch_tti_no_echo_sdr_END (2)
typedef union
{
    unsigned long mc1_hsd_crc_en_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_crc_en_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC1_HSD_CRC_EN_SDR_UNION;
#define WBBP_MC1_HSD_CRC_EN_SDR_mc1_hsd_crc_en_sdr_START (0)
#define WBBP_MC1_HSD_CRC_EN_SDR_mc1_hsd_crc_en_sdr_END (0)
typedef union
{
    unsigned long mc1_hsd_ack_p_flag_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_ack_p_flag_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC1_HSD_ACK_P_FLAG_SDR_UNION;
#define WBBP_MC1_HSD_ACK_P_FLAG_SDR_mc1_hsd_ack_p_flag_sdr_START (0)
#define WBBP_MC1_HSD_ACK_P_FLAG_SDR_mc1_hsd_ack_p_flag_sdr_END (0)
typedef union
{
    unsigned long mc1_hsd_p_tti_num_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_p_tti_num_sdr : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC1_HSD_P_TTI_NUM_SDR_UNION;
#define WBBP_MC1_HSD_P_TTI_NUM_SDR_mc1_hsd_p_tti_num_sdr_START (0)
#define WBBP_MC1_HSD_P_TTI_NUM_SDR_mc1_hsd_p_tti_num_sdr_END (2)
typedef union
{
    unsigned long mc1_hsd_ack_p_en_sdr_reg;
    struct
    {
        unsigned long mc1_hsd_ack_p_en_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC1_HSD_ACK_P_EN_SDR_UNION;
#define WBBP_MC1_HSD_ACK_P_EN_SDR_mc1_hsd_ack_p_en_sdr_START (0)
#define WBBP_MC1_HSD_ACK_P_EN_SDR_mc1_hsd_ack_p_en_sdr_END (0)
typedef union
{
    unsigned long mc2_hsd_crc_flag_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_crc_flag_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_HSD_CRC_FLAG_SDR_UNION;
#define WBBP_MC2_HSD_CRC_FLAG_SDR_mc2_hsd_crc_flag_sdr_START (0)
#define WBBP_MC2_HSD_CRC_FLAG_SDR_mc2_hsd_crc_flag_sdr_END (0)
typedef union
{
    unsigned long mc2_hsd_order_type_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_order_type_sdr : 10;
        unsigned long reserved : 22;
    } reg;
} WBBP_MC2_HSD_ORDER_TYPE_SDR_UNION;
#define WBBP_MC2_HSD_ORDER_TYPE_SDR_mc2_hsd_order_type_sdr_START (0)
#define WBBP_MC2_HSD_ORDER_TYPE_SDR_mc2_hsd_order_type_sdr_END (9)
typedef union
{
    unsigned long mc2_scch_tti_no_echo_sdr_reg;
    struct
    {
        unsigned long mc2_scch_tti_no_echo_sdr : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC2_SCCH_TTI_NO_ECHO_SDR_UNION;
#define WBBP_MC2_SCCH_TTI_NO_ECHO_SDR_mc2_scch_tti_no_echo_sdr_START (0)
#define WBBP_MC2_SCCH_TTI_NO_ECHO_SDR_mc2_scch_tti_no_echo_sdr_END (2)
typedef union
{
    unsigned long mc2_hsd_crc_en_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_crc_en_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_HSD_CRC_EN_SDR_UNION;
#define WBBP_MC2_HSD_CRC_EN_SDR_mc2_hsd_crc_en_sdr_START (0)
#define WBBP_MC2_HSD_CRC_EN_SDR_mc2_hsd_crc_en_sdr_END (0)
typedef union
{
    unsigned long mc2_hsd_ack_p_flag_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_ack_p_flag_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_HSD_ACK_P_FLAG_SDR_UNION;
#define WBBP_MC2_HSD_ACK_P_FLAG_SDR_mc2_hsd_ack_p_flag_sdr_START (0)
#define WBBP_MC2_HSD_ACK_P_FLAG_SDR_mc2_hsd_ack_p_flag_sdr_END (0)
typedef union
{
    unsigned long mc2_hsd_p_tti_num_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_p_tti_num_sdr : 3;
        unsigned long reserved : 29;
    } reg;
} WBBP_MC2_HSD_P_TTI_NUM_SDR_UNION;
#define WBBP_MC2_HSD_P_TTI_NUM_SDR_mc2_hsd_p_tti_num_sdr_START (0)
#define WBBP_MC2_HSD_P_TTI_NUM_SDR_mc2_hsd_p_tti_num_sdr_END (2)
typedef union
{
    unsigned long mc2_hsd_ack_p_en_sdr_reg;
    struct
    {
        unsigned long mc2_hsd_ack_p_en_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_HSD_ACK_P_EN_SDR_UNION;
#define WBBP_MC2_HSD_ACK_P_EN_SDR_mc2_hsd_ack_p_en_sdr_START (0)
#define WBBP_MC2_HSD_ACK_P_EN_SDR_mc2_hsd_ack_p_en_sdr_END (0)
typedef union
{
    unsigned long scch_less_flag_sdr_reg;
    struct
    {
        unsigned long scch_less_flag_sdr : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SCCH_LESS_FLAG_SDR_UNION;
#define WBBP_SCCH_LESS_FLAG_SDR_scch_less_flag_sdr_START (0)
#define WBBP_SCCH_LESS_FLAG_SDR_scch_less_flag_sdr_END (0)
typedef union
{
    unsigned long mc1_cqi_type_b_sdr_reg;
    struct
    {
        unsigned long mc1_cqi_type_b_sdr : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_MC1_CQI_TYPE_B_SDR_UNION;
#define WBBP_MC1_CQI_TYPE_B_SDR_mc1_cqi_type_b_sdr_START (0)
#define WBBP_MC1_CQI_TYPE_B_SDR_mc1_cqi_type_b_sdr_END (4)
typedef union
{
    unsigned long mc1_cqi_type_b_sdr_cfg_reg;
    struct
    {
        unsigned long mc1_cqi_type_b_sdr_cfg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC1_CQI_TYPE_B_SDR_CFG_UNION;
#define WBBP_MC1_CQI_TYPE_B_SDR_CFG_mc1_cqi_type_b_sdr_cfg_START (0)
#define WBBP_MC1_CQI_TYPE_B_SDR_CFG_mc1_cqi_type_b_sdr_cfg_END (0)
typedef union
{
    unsigned long mc2_cqi_type_b_sdr_reg;
    struct
    {
        unsigned long mc2_cqi_type_b_sdr : 5;
        unsigned long reserved : 27;
    } reg;
} WBBP_MC2_CQI_TYPE_B_SDR_UNION;
#define WBBP_MC2_CQI_TYPE_B_SDR_mc2_cqi_type_b_sdr_START (0)
#define WBBP_MC2_CQI_TYPE_B_SDR_mc2_cqi_type_b_sdr_END (4)
typedef union
{
    unsigned long mc2_cqi_type_b_sdr_cfg_reg;
    struct
    {
        unsigned long mc2_cqi_type_b_sdr_cfg : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_MC2_CQI_TYPE_B_SDR_CFG_UNION;
#define WBBP_MC2_CQI_TYPE_B_SDR_CFG_mc2_cqi_type_b_sdr_cfg_START (0)
#define WBBP_MC2_CQI_TYPE_B_SDR_CFG_mc2_cqi_type_b_sdr_cfg_END (0)
typedef union
{
    unsigned long sdr_w_sys_slot_int1_pos_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int1_pos : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT1_POS_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT1_POS_sdr_w_sys_slot_int1_pos_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT1_POS_sdr_w_sys_slot_int1_pos_END (10)
typedef union
{
    unsigned long sdr_w_sys_slot_int1_mask_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int1_mask : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT1_MASK_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT1_MASK_sdr_w_sys_slot_int1_mask_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT1_MASK_sdr_w_sys_slot_int1_mask_END (29)
typedef union
{
    unsigned long sdr_w_sys_slot_int1_en_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int1_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT1_EN_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT1_EN_sdr_w_sys_slot_int1_en_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT1_EN_sdr_w_sys_slot_int1_en_END (0)
typedef union
{
    unsigned long sdr_w_sys_slot_int2_pos_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int2_pos : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT2_POS_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT2_POS_sdr_w_sys_slot_int2_pos_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT2_POS_sdr_w_sys_slot_int2_pos_END (10)
typedef union
{
    unsigned long sdr_w_sys_slot_int2_mask_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int2_mask : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT2_MASK_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT2_MASK_sdr_w_sys_slot_int2_mask_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT2_MASK_sdr_w_sys_slot_int2_mask_END (29)
typedef union
{
    unsigned long sdr_w_sys_slot_int2_en_reg;
    struct
    {
        unsigned long sdr_w_sys_slot_int2_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SDR_W_SYS_SLOT_INT2_EN_UNION;
#define WBBP_SDR_W_SYS_SLOT_INT2_EN_sdr_w_sys_slot_int2_en_START (0)
#define WBBP_SDR_W_SYS_SLOT_INT2_EN_sdr_w_sys_slot_int2_en_END (0)
typedef union
{
    unsigned long sdr_w_base_slot_int_pos_reg;
    struct
    {
        unsigned long sdr_w_base_slot_int_pos : 11;
        unsigned long reserved : 21;
    } reg;
} WBBP_SDR_W_BASE_SLOT_INT_POS_UNION;
#define WBBP_SDR_W_BASE_SLOT_INT_POS_sdr_w_base_slot_int_pos_START (0)
#define WBBP_SDR_W_BASE_SLOT_INT_POS_sdr_w_base_slot_int_pos_END (10)
typedef union
{
    unsigned long sdr_w_base_slot_int_mask_reg;
    struct
    {
        unsigned long sdr_w_base_slot_int_mask : 30;
        unsigned long reserved : 2;
    } reg;
} WBBP_SDR_W_BASE_SLOT_INT_MASK_UNION;
#define WBBP_SDR_W_BASE_SLOT_INT_MASK_sdr_w_base_slot_int_mask_START (0)
#define WBBP_SDR_W_BASE_SLOT_INT_MASK_sdr_w_base_slot_int_mask_END (29)
typedef union
{
    unsigned long sdr_w_base_slot_int_en_reg;
    struct
    {
        unsigned long sdr_w_base_slot_int_en : 1;
        unsigned long reserved : 31;
    } reg;
} WBBP_SDR_W_BASE_SLOT_INT_EN_UNION;
#define WBBP_SDR_W_BASE_SLOT_INT_EN_sdr_w_base_slot_int_en_START (0)
#define WBBP_SDR_W_BASE_SLOT_INT_EN_sdr_w_base_slot_int_en_END (0)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
