# Tiny Tapeout project information
project:
  title:        "Karplus-Strong String Synthesis"      # Project title
  author:       "Chinmay Patil"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A KS String Audio Synthesizer "      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     256000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ks_pyamnihc"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - tt_um_ks_pyamnihc.v
    - spi_slave_mem_interface.v
    - register_map.v
    - prbs15.v
    - prbs7.v
    - i2s_tx.v
    - ks_string.v
    
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "~rst_n_prbs_15, ~rst_n_prbs_7"
  ui[1]: "load_prbs_15, load_prbs_7"
  ui[2]: "freeze_prbs_15"
  ui[3]: "freeze_prbs_7"
  ui[4]: "i2s_noise_sel"
  ui[5]: "~rst_n_ks_string"
  ui[6]: "pluck"
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "sck_i"
  uio[1]: "sdi_i"
  uio[2]: "sdo_o"
  uio[3]: "cs_ni"
  uio[4]: "i2s_sck_o"
  uio[5]: "i2s_ws_o"
  uio[6]: "i2s_sd_o"
  uio[7]: "prbs_15"

# Do not change!
yaml_version: 6
