  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl'
INFO: [HLS 200-1510] Running: open_project case_2_syn 
WARNING: [HLS 200-2182] The 'case_2_syn' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/RLMD/case_2_syn'.
INFO: [HLS 200-1510] Running: set_top case_2 
INFO: [HLS 200-1510] Running: add_files ../CASE/test/gemm.cc 
INFO: [HLS 200-10] Adding design file '../CASE/test/gemm.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_gemm -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/RLMD/case_2_syn/solution_gemm'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 16.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 16ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off case_2/L3 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp case_2 m_mult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 247.750 MB.
INFO: [HLS 200-10] Analyzing design file '../CASE/test/gemm.cc' ... 
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:10)
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:11)
WARNING: [HLS 200-1986] Could not apply PIPELINE directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:12)
WARNING: [HLS 200-1986] Could not apply BIND_OP directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:13)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.7 seconds; current allocated memory: 248.191 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'case_2'
error: Top function not found: there is no function named 'case_2'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 2.352 MB.
Error in opt
    while executing
"source /home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 5.23 seconds. Total CPU system time: 1.02 seconds. Total elapsed time: 6.06 seconds; peak allocated memory: 250.102 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
