set_min_delay 30 -rise_from port1 -fall_from core_clock -rise_to and1 -ignore_clock_latency -reset_path
