<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AArch64ISelLowering.cpp - AArch64 DAG Lowering Implementation  ----===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the AArch64TargetLowering class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64ISelLowering_8h.html">AArch64ISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64ExpandImm_8h.html">AArch64ExpandImm.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64PerfectShuffle_8h.html">AArch64PerfectShuffle.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APFloat_8h.html">llvm/ADT/APFloat.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringSwitch_8h.html">llvm/ADT/StringSwitch.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VectorUtils_8h.html">llvm/Analysis/VectorUtils.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RuntimeLibcalls_8h.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetCallingConv_8h.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GetElementPtrTypeIterator_8h.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRBuilder_8h.html">llvm/IR/IRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instructions_8h.html">llvm/IR/Instructions.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntrinsicInst_8h.html">llvm/IR/IntrinsicInst.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Intrinsics_8h.html">llvm/IR/Intrinsics.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Module_8h.html">llvm/IR/Module.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="OperandTraits_8h.html">llvm/IR/OperandTraits.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PatternMatch_8h.html">llvm/IR/PatternMatch.h</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Use_8h.html">llvm/IR/Use.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Value_8h.html">llvm/IR/Value.h</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="KnownBits_8h.html">llvm/Support/KnownBits.h</a>&quot;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &lt;bitset&gt;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &lt;cctype&gt;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1PatternMatch.html">llvm::PatternMatch</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   96</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-lower&quot;</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumTailCalls, <span class="stringliteral">&quot;Number of tail calls&quot;</span>);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumShiftInserts, <span class="stringliteral">&quot;Number of vector shift inserts&quot;</span>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<a class="code" href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">STATISTIC</a>(NumOptimizedImms, <span class="stringliteral">&quot;Number of times immediates were optimized&quot;</span>);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<a class="code" href="AArch64ISelLowering_8cpp.html#adad48a44961d96ed3ba4f14c0f8ba52a">EnableAArch64SlrGeneration</a>(<span class="stringliteral">&quot;aarch64-shift-insert-generation&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                           <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Allow AArch64 SLI/SRI formation&quot;</span>),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                           <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// FIXME: The necessary dtprel relocations don&#39;t seem to be supported</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// well in the GNU bfd and gold linkers at the moment. Therefore, by</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// default, for now, fall back to GeneralDynamic code generation.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a01f9af05e8767e9fa2f803eb464b112e">EnableAArch64ELFLocalDynamicTLSGeneration</a>(</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="stringliteral">&quot;aarch64-elf-ldtls-generation&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Allow AArch64 Local Dynamic TLS code generation&quot;</span>),</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<a class="code" href="AArch64ISelLowering_8cpp.html#a9d6c8d43031fc942d8cd15abc0070659">EnableOptimizeLogicalImm</a>(<span class="stringliteral">&quot;aarch64-enable-logical-imm&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                         <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable AArch64 logical imm instruction &quot;</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                  <span class="stringliteral">&quot;optimization&quot;</span>),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                         <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/// Value type used for condition codes.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">  122</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">  124</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">AArch64TargetLowering::AArch64TargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    : <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a>(TM), Subtarget(&amp;STI) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// AArch64 doesn&#39;t have comparisons which set GPRs or setcc instructions, so</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// we have to make something up. Arbitrarily, choose ZeroOrOne.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">setBooleanContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">ZeroOrOneBooleanContent</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// When comparing vectors the result sets the different elements in the</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// vector to all-one or all-zero.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">setBooleanVectorContents</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">ZeroOrNegativeOneBooleanContent</a>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Set up the register classes.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, &amp;AArch64::GPR32allRegClass);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, &amp;AArch64::GPR64allRegClass);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>()) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, &amp;AArch64::FPR16RegClass);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, &amp;AArch64::FPR64RegClass);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, &amp;AArch64::FPR8RegClass);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, &amp;AArch64::FPR16RegClass);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// Someone set us up the NEON.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a3cdc2cd3b918cd1059d7a4d2f2383330">hasSVE</a>()) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// Add legal sve predicate types</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94">MVT::nxv2i1</a>, &amp;AArch64::PPRRegClass);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b">MVT::nxv4i1</a>, &amp;AArch64::PPRRegClass);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775">MVT::nxv8i1</a>, &amp;AArch64::PPRRegClass);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b">MVT::nxv16i1</a>, &amp;AArch64::PPRRegClass);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="comment">// Add legal sve data types</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a957f549517c386aa27cab3bc3d82156c">MVT::nxv2f16</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8fa755c97dd05afc49a31a86d1b34654">MVT::nxv4f16</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">MVT::nxv8f16</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9ddd9ee1f6e0cbdb9dc83e72fa9f080d">MVT::nxv2f32</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> VT : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">MVT::nxv16i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a> }) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af1b946afff631cee7aa6de570bef7785">ISD::SADDSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5e433873c201ad85c30e42da1ae05977">ISD::UADDSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a77984d86d70df1f3229da7a5119652a9">ISD::SSUBSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89166b38f12c0bd3e8a61d8f1a5a8bc8">ISD::USUBSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> VT :</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae5e80a1b5505191f617fff686bf992d9">MVT::nxv2i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af723776b98322b3075bb295f3b82d53e">MVT::nxv2i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a653b50544a10960bb00a202119029cc6">MVT::nxv4i8</a>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;           <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a317db637d1b7fbcf180ebba6669e2fcd">MVT::nxv4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abff36074b23efe53b76f232dacfe329e">MVT::nxv8i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">MVT::nxv8i16</a> })</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Compute derived properties from the register classes</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">computeRegisterProperties</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>());</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// Provide all sorts of operation actions</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a49f1172c7014cc4fa3570792e6834e2c">ISD::GlobalTLSAddress</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">ISD::STRICT_FSETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">ISD::STRICT_FSETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">ISD::STRICT_FSETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">ISD::BITREVERSE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">ISD::BITREVERSE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">ISD::BRCOND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a716d19ebad1927a2e8dd5fe3f951f882">ISD::BR_JT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0c70100db6ddc0b37b56feb242145cf4">ISD::JumpTable</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">ISD::SHL_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">ISD::SRA_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">ISD::SRL_PARTS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf">ISD::BUILD_PAIR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// Custom lowering hooks are needed for XOR</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// to fold it into CSINC/CSINV.</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// Virtually no operation on f128 is legal, but LLVM can&#39;t expand them when</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// there&#39;s a valid register class, so we need custom operations in most cases.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">ISD::STRICT_FSETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Lowering for many of the conversions is actually specified by the non-f128</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// type. The LowerXXX function will be trivial when f128 isn&#39;t involved.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">ISD::STRICT_FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">ISD::STRICT_FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">ISD::STRICT_FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579">ISD::STRICT_FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579">ISD::STRICT_FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579">ISD::STRICT_FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">ISD::STRICT_SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">ISD::STRICT_SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">ISD::STRICT_SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab">ISD::STRICT_UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab">ISD::STRICT_UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab">ISD::STRICT_UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba">ISD::STRICT_FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba">ISD::STRICT_FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// Variable arguments.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adfe32beaa596a1512b17e66b46e773ed">ISD::VASTART</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae77d03846b31c41c4860bcd96d780a78">ISD::VAARG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a804c1960ac64628cdd1f74d7de885284">ISD::VACOPY</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1aadbb14ab26b74d841ac003363e3a5d">ISD::VAEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// Variable-sized objects.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a031ce694e40832d40a163d7254a8df14">ISD::STACKSAVE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a023a9de787026fe61b024476bf9c32cb">ISD::STACKRESTORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>())</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa71ac22470bf853868fe6b39a25bac72">ISD::DYNAMIC_STACKALLOC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa71ac22470bf853868fe6b39a25bac72">ISD::DYNAMIC_STACKALLOC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// Constant pool entries</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">ISD::ConstantPool</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">// BlockAddress</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003">ISD::BlockAddress</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// Add/Sub overflow ops with MVT::Glues are lowered to NZCV dependences.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">ISD::SUBC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">ISD::SUBE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">ISD::SUBC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">ISD::SUBE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// AArch64 lacks both left-rotate and popcount instructions.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">ISD::ROTL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">ISD::ROTL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a160343b7fa018c1a0c58696aeaffab1e">MVT::fixedlen_vector_valuetypes</a>()) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">ISD::ROTL</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">// AArch64 doesn&#39;t have {U|S}MUL_LOHI.</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d">ISD::UMUL_LOHI</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">ISD::SMUL_LOHI</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a">ISD::SDIVREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a">ISD::SDIVREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a160343b7fa018c1a0c58696aeaffab1e">MVT::fixedlen_vector_valuetypes</a>()) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a">ISD::SDIVREM</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada">ISD::UDIVREM</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  }</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">ISD::SREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">ISD::SREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada">ISD::UDIVREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada">ISD::UDIVREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">ISD::UREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">ISD::UREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">// Custom lower Add/Sub/Mul with overflow.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">ISD::SADDO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">ISD::SADDO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">ISD::SSUBO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">ISD::SSUBO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">ISD::UMULO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">ISD::UMULO</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>())</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">ISD::FPOWI</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">ISD::FPOWI</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">ISD::FPOWI</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">ISD::FEXP2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">ISD::FEXP2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">ISD::FEXP2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">ISD::FLOG2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">ISD::FLOG2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">ISD::FLOG2</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,   <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>,     <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>,     <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">ISD::FMINIMUM</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">ISD::FMAXIMUM</a>,    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// promote v4f16 to v4f32 when that is known to be safe.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">Promote</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">AddPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>,         <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>,        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>,      <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">// AArch64 has implementations of a lot of rounding-like FP operations.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> Ty : {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>}) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">ISD::FMINIMUM</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">ISD::FMAXIMUM</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adb1de74d602ef905e06785e0052b55bf">ISD::LROUND</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4e2fdf7d4dbc04469cf6a920262c82c8">ISD::LLROUND</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a05f23e2cd900dc8f1dbf6702ab12423b">ISD::LRINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25eed965b36ce43fc8b9daa2774dfad8">ISD::LLRINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>,   <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>,  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">ISD::FMINIMUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">ISD::FMAXIMUM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a691a4c9004e9bd04d1c0bebc5df57443">ISD::PREFETCH</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a06a1a0916d630a342fc3c355b0de8eab">ISD::FLT_ROUNDS_</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// 128-bit loads and stores can be done without expanding</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">// Lower READCYCLECOUNTER using an mrs from PMCCNTR_EL0.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// This requires the Performance Monitors extension.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a08e9ea96e5aaedbb93f3cede8f398a7e">hasPerfMon</a>())</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d">ISD::READCYCLECOUNTER</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">getLibcallName</a>(RTLIB::SINCOS_STRET_F32) != <span class="keyword">nullptr</span> &amp;&amp;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">getLibcallName</a>(RTLIB::SINCOS_STRET_F64) != <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Issue __sincos_stret if available.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6daf84c14b52040e69388b224b33642f">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a438b0136b755625f50ea227cc19e5ad9">isOSMSVCRT</a>()) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// MSVCRT doesn&#39;t have powi; fall back to pow</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">setLibcallName</a>(RTLIB::POWI_F32, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">setLibcallName</a>(RTLIB::POWI_F64, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">// Make floating-point constants legal for the large code model, so they don&#39;t</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// become loads from the constant pool.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>() &amp;&amp; TM.<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ISD::ConstantFP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ISD::ConstantFP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="comment">// AArch64 does not have floating-point extending loads, i1 sign-extending</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="comment">// load, floating-point truncating stores, or v2i32-&gt;v2i16 truncating store.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#affd79e44d86cf0cce6730e7ef9ef3fd4">MVT::fp_valuetypes</a>()) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a45a5b44f3ec51b4f8ef28abc05a8377b">MVT::integer_valuetypes</a>())</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Indexed loads and stores are supported.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a> = (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;       <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a> != (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1ISD.html#ae0010333b4e1424ce473b508d802bbbd">ISD::LAST_INDEXED_MODE</a>; ++<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>) {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  }</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="comment">// Trap.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485">ISD::TRAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>())</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a">ISD::DEBUGTRAP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="comment">// We combine OR nodes for bitfield operations.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">// Try to create BICs for vector ANDs.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// Vector add and sub nodes may conceal a high-half opportunity.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">// Also, try to fold ADD into CSINC/CSINV..</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a76fdf3d877571240f3d86a7a9af696e7">supportsAddressTopByteIgnored</a>())</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">ISD::VSELECT</a>);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">setTargetDAGCombine</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// In case of strict alignment, avoid an excessive number of byte wide stores.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">MaxStoresPerMemsetOptSize</a> = 8;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a9830bda9bf50bfdab4c10954cc6fb1ac">MaxStoresPerMemset</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">requiresStrictAlign</a>()</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                       ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">MaxStoresPerMemsetOptSize</a> : 32;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a341640d7d2de863af77af238f5a5ff94">MaxGluedStoresPerMemcpy</a> = 4;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">MaxStoresPerMemcpyOptSize</a> = 4;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aefbee33131c130f8f691c9a482f5fc40">MaxStoresPerMemcpy</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">requiresStrictAlign</a>()</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                       ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">MaxStoresPerMemcpyOptSize</a> : 16;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7800cede44a09d00fcc61b9087c20d85">MaxStoresPerMemmoveOptSize</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6d0f43699563375800a45f45bc11ff49">MaxStoresPerMemmove</a> = 4;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">MaxLoadsPerMemcmpOptSize</a> = 4;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a3111deca0523de0afcc110cf020ebaaf">MaxLoadsPerMemcmp</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">requiresStrictAlign</a>()</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                      ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">MaxLoadsPerMemcmpOptSize</a> : 8;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa978d53d0e324539ecc141fb0d84954b">setStackPointerRegisterToSaveRestore</a>(AArch64::SP);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">setSchedulingPreference</a>(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea6530ebdb4e713581540e6ceb88897acb">Sched::Hybrid</a>);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a80ebe2acf36317f888422a345e90ba87">EnableExtLdPromotion</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// Set required alignment.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a6566d8c65c03ad2f7b18ed08f0e7f208">setMinFunctionAlignment</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4));</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">// Set preferred alignments.</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a4aebe88e5c44bdb37513651bc72c2889">setPrefLoopAlignment</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(1ULL &lt;&lt; STI.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a08c349fb4e8f09d7108e4795bd0f2205">getPrefLoopLogAlignment</a>()));</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a8bb50938977c871d4dfa617d1b759a9a">setPrefFunctionAlignment</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(1ULL &lt;&lt; STI.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a16e66d347c323a9670988f62238c1a6f">getPrefFunctionLogAlignment</a>()));</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// Only change the limit for entries in a jump table if specified by</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// the sub target, but not at the command line.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordtype">unsigned</span> MaxJT = STI.<a class="code" href="classllvm_1_1AArch64Subtarget.html#a428f4cfc3de60a3999ac03dc56072bf6">getMaximumJumpTableSize</a>();</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">if</span> (MaxJT &amp;&amp; <a class="code" href="classllvm_1_1TargetLoweringBase.html#a4b7d8d1b98f160a4b807187194b99d96">getMaximumJumpTableSize</a>() == UINT_MAX)</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2daba03291ed357d731e42824d8ba4b1">setMaximumJumpTableSize</a>(MaxJT);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">setHasExtractBitsInsn</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>()) {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// FIXME: v1f64 shouldn&#39;t be legal if we can avoid it, because it leads to</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">// silliness like this:</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">ISD::FABS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">ISD::FSQRT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="comment">// AArch64 doesn&#39;t have a direct vector -&gt;f32 conversion instructions for</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">// elements smaller than i32, so promote the input to i32 first.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">// i8 vector elements also need promotion to i32 for v8i8</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">// Similarly, there is no direct i32 -&gt; f64 vector conversion instruction.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="comment">// Or, direct i32 -&gt; f16 vector conversion.  Set it so custom, so the</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">// conversion happens in two steps: v4i32 -&gt; v4f32 -&gt; v4f16</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="comment">// when AArch64 doesn&#39;t have fullfp16 support, promote the input</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="comment">// to i32 first.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">MVT::v8i32</a>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    }</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c">ISD::CTLZ</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c">ISD::CTLZ</a>,       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="comment">// AArch64 doesn&#39;t have MUL.2d:</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">// Custom handling for some quad-vector types to detect MULL.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> }) {</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      <span class="comment">// Vector reductions</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">ISD::VECREDUCE_ADD</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2">ISD::VECREDUCE_SMAX</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70">ISD::VECREDUCE_SMIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040">ISD::VECREDUCE_UMAX</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0">ISD::VECREDUCE_UMIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="comment">// Saturates</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af1b946afff631cee7aa6de570bef7785">ISD::SADDSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5e433873c201ad85c30e42da1ae05977">ISD::UADDSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a77984d86d70df1f3229da7a5119652a9">ISD::SSUBSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89166b38f12c0bd3e8a61d8f1a5a8bc8">ISD::USUBSAT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    }</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : { <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> }) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a323856d66e2d8b1f74e528e3f9fe804d">ISD::VECREDUCE_FMAX</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6a8980cf09891ec57cbce010ba119f79">ISD::VECREDUCE_FMIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    }</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">// Likewise, narrowing and extending vector loads/stores aren&#39;t handled</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// directly.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a160343b7fa018c1a0c58696aeaffab1e">MVT::fixedlen_vector_valuetypes</a>()) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e">ISD::MULHS</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5">ISD::MULHU</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e">ISD::MULHS</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5">ISD::MULHU</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">ISD::SMUL_LOHI</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d">ISD::UMUL_LOHI</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">ISD::BSWAP</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b">ISD::CTTZ</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> InnerVT : <a class="code" href="classllvm_1_1MVT.html#a160343b7fa018c1a0c58696aeaffab1e">MVT::fixedlen_vector_valuetypes</a>()) {</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(VT, InnerVT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>, VT, InnerVT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>, VT, InnerVT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, VT, InnerVT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      }</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="comment">// AArch64 has implementations of a lot of rounding-like FP operations.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> Ty : {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>}) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> Ty : {<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>}) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">ISD::FFLOOR</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">ISD::FNEARBYINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">ISD::FCEIL</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">ISD::FRINT</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">ISD::FTRUNC</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a>, Ty, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">setTruncStoreAction</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a3cdc2cd3b918cd1059d7a4d2f2383330">hasSVE</a>()) {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">// FIXME: Add custom lowering of MLOAD to handle different passthrus (not a</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// splat of 0 or undef) once vector selects supported in SVE codegen. See</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="comment">// D68877 for more details.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT : <a class="code" href="classllvm_1_1MVT.html#a5b2a4e2c4ed7b2c253f9815624e7a1d7">MVT::integer_scalable_vector_valuetypes</a>()) {</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    }</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  }</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cc366cf4e0b825191ca9babcf290286">PredictableSelectIsExpensive</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adf2c03c241b00dbe7501b561311a882a">predictableSelectIsExpensive</a>();</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;}</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::addTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> PromotedBitwiseVT) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;VT should be a vector type&quot;</span>);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>()) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> PromoteTo = <a class="code" href="structllvm_1_1EVT.html">EVT</a>(VT).<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>, VT, PromoteTo);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">setOperationPromotedToType</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>, VT, PromoteTo);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  }</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="comment">// Mark vector float intrinsics as expand.</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">ISD::FSIN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">ISD::FCOS</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">ISD::FPOW</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">ISD::FLOG</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">ISD::FLOG2</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">ISD::FLOG10</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">ISD::FEXP</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">ISD::FEXP2</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="comment">// But we do support custom-lowering for FCOPYSIGN.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">ISD::VSELECT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MVT.html">MVT</a> InnerVT : <a class="code" href="classllvm_1_1MVT.html#ae595aa5842004f1ef2f9a093d2cd0c88">MVT::all_valuetypes</a>())</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">setLoadExtAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>, InnerVT, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// CNT supports only B element sizes, then use UADDLP to widen.</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>)</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">ISD::UDIV</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">ISD::SDIV</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">ISD::UREM</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">ISD::SREM</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">ISD::FREM</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">Expand</a>);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">Custom</a>);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>())</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">ISD::ABS</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="comment">// [SU][MIN|MAX] are available for all NEON types apart from i64.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Opcode : {<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>})</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(Opcode, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">// F[MIN|MAX][NUM|NAN] are available for all FP NEON types.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() &amp;&amp;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      (VT.<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()))</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Opcode :</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;         {<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">ISD::FMINIMUM</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">ISD::FMAXIMUM</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>})</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">setOperationAction</a>(Opcode, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">isLittleEndian</a>()) {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a> = (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;         <a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a> != (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="namespacellvm_1_1ISD.html#ae0010333b4e1424ce473b508d802bbbd">ISD::LAST_INDEXED_MODE</a>; ++<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>) {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">setIndexedLoadAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;      <a class="code" href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">setIndexedStoreAction</a>(<a class="code" href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a>, VT, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">Legal</a>);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  }</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;}</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(VT, &amp;AArch64::FPR64RegClass);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  addTypeForNEON(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">addRegisterClass</a>(VT, &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  addTypeForNEON(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">  957</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">AArch64TargetLowering::getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;,</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                                              <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>();</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">  964</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, uint64_t Imm,</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded,</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                               <a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO,</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                               <span class="keywordtype">unsigned</span> NewOpc) {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  uint64_t OldImm = Imm, NewImm, Enc;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = ((uint64_t)(-1LL) &gt;&gt; (64 - <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)), OrigMask = <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="comment">// Return if the immediate is already all zeros, all ones, a bimm32 or a</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">// bimm64.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">if</span> (Imm == 0 || Imm == Mask ||</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(Imm &amp; Mask, Size))</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  uint64_t <a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a> = Demanded.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="comment">// Clear bits that are not demanded.</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  Imm &amp;= DemandedBits;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="comment">// The goal here is to set the non-demanded bits in a way that minimizes</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="comment">// the number of switching between 0 and 1. In order to achieve this goal,</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="comment">// we set the non-demanded bits to the value of the preceding demanded bits.</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// For example, if we have an immediate 0bx10xx0x1 (&#39;x&#39; indicates a</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="comment">// non-demanded bit), we copy bit0 (1) to the least significant &#39;x&#39;,</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="comment">// bit2 (0) to &#39;xx&#39;, and bit6 (1) to the most significant &#39;x&#39;.</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="comment">// The final result is 0b11000011.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    uint64_t NonDemandedBits = ~DemandedBits;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    uint64_t InvertedImm = ~Imm &amp; DemandedBits;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    uint64_t RotatedImm =</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        ((InvertedImm &lt;&lt; 1) | (InvertedImm &gt;&gt; (EltSize - 1) &amp; 1)) &amp;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        NonDemandedBits;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    uint64_t Sum = RotatedImm + NonDemandedBits;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordtype">bool</span> Carry = NonDemandedBits &amp; ~Sum &amp; (1ULL &lt;&lt; (EltSize - 1));</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    uint64_t Ones = (Sum + Carry) &amp; NonDemandedBits;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    NewImm = (Imm | Ones) &amp; Mask;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="comment">// If NewImm or its bitwise NOT is a shifted mask, it is a bitmask immediate</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="comment">// or all-ones or all-zeros, in which case we can stop searching. Otherwise,</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="comment">// we halve the element size and continue the search.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(NewImm) || <a class="code" href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">isShiftedMask_64</a>(~(NewImm | ~Mask)))</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="comment">// We cannot shrink the element size any further if it is 2-bits.</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">if</span> (EltSize == 2)</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    EltSize /= 2;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    Mask &gt;&gt;= EltSize;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    uint64_t <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = Imm &gt;&gt; EltSize, DemandedBitsHi = DemandedBits &gt;&gt; EltSize;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="comment">// Return if there is mismatch in any of the demanded bits of Imm and Hi.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">if</span> (((Imm ^ Hi) &amp; (DemandedBits &amp; DemandedBitsHi) &amp; Mask) != 0)</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="comment">// Merge the upper and lower halves of Imm and DemandedBits.</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    Imm |= <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    DemandedBits |= DemandedBitsHi;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  ++NumOptimizedImms;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="comment">// Replicate the element across the register width.</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">while</span> (EltSize &lt; Size) {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    NewImm |= NewImm &lt;&lt; EltSize;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    EltSize *= 2;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  }</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  (void)OldImm;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((OldImm ^ NewImm) &amp; Demanded.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>()) == 0 &amp;&amp;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;         <span class="stringliteral">&quot;demanded bits should never be altered&quot;</span>);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OldImm != NewImm &amp;&amp; <span class="stringliteral">&quot;the new imm shouldn&#39;t be equal to the old imm&quot;</span>);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="comment">// Create the new constant immediate node.</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> New;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="comment">// If the new constant immediate is all-zeros or all-ones, let the target</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="comment">// independent DAG combine optimize this node.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">if</span> (NewImm == 0 || NewImm == OrigMask) {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    New = TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a15f606b1ca13c24d23039809f667daeb">DAG</a>.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                          TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a15f606b1ca13c24d23039809f667daeb">DAG</a>.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NewImm, DL, VT));</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">// Otherwise, create a machine node so that target independent DAG combine</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">// doesn&#39;t undo this optimization.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    Enc = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">AArch64_AM::encodeLogicalImmediate</a>(NewImm, Size);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EncConst = TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a15f606b1ca13c24d23039809f667daeb">DAG</a>.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Enc, DL, VT);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    New = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a15f606b1ca13c24d23039809f667daeb">DAG</a>.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(NewOpc, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), EncConst), 0);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  }</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">return</span> TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a75c3b728d0f9ba68b58c71a4940aedab">CombineTo</a>(Op, New);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;}</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa65cf902be1989ef2fa30c6802c53be2"> 1059</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa65cf902be1989ef2fa30c6802c53be2">AArch64TargetLowering::targetShrinkDemandedConstant</a>(</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO)<span class="keyword"> const </span>{</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="comment">// Delay this optimization to as late as possible.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">if</span> (!TLO.<a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#aa945b77fd77cdc5cf80e7b7f6ae78a98">LegalOps</a>)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a9d6c8d43031fc942d8cd15abc0070659">EnableOptimizeLogicalImm</a>)</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Size == 32 || Size == 64) &amp;&amp;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;         <span class="stringliteral">&quot;i32 or i64 is expected after legalization.&quot;</span>);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="comment">// Exit early if we demand all bits.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">if</span> (Demanded.<a class="code" href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">countPopulation</a>() == <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    NewOpc = Size == 32 ? AArch64::ANDWri : AArch64::ANDXri;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    NewOpc = Size == 32 ? AArch64::ORRWri : AArch64::ORRXri;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    NewOpc = Size == 32 ? AArch64::EORWri : AArch64::EORXri;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  }</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">if</span> (!C)</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  uint64_t Imm = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a>(Op, Size, Imm, Demanded, TLO, NewOpc);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;}</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/// computeKnownBitsForTargetNode - Determine which of the bits specified in</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">/// Mask are known to be either zero or one and return them Known.</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d"> 1103</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">AArch64TargetLowering::computeKnownBitsForTargetNode</a>(</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>: {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known2;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    Known = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">computeKnownBits</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), Depth + 1);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    Known2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">computeKnownBits</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Depth + 1);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a> &amp;= Known2.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    Known.<a class="code" href="structllvm_1_1KnownBits.html#aba205f553f24c184ea47fc1a6cb56537">One</a> &amp;= Known2.<a class="code" href="structllvm_1_1KnownBits.html#aba205f553f24c184ea47fc1a6cb56537">One</a>;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  }</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>:</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a>: {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>())</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="comment">// In ILP32 mode all valid pointers are in the low 4GB of the address-space.</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a> = <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(64, 32);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  }</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = cast&lt;ConstantSDNode&gt;(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="classunsigned.html">Intrinsic::ID</a> IntID = <span class="keyword">static_cast&lt;</span><a class="code" href="classunsigned.html">Intrinsic::ID</a><span class="keyword">&gt;</span>(CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>());</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">switch</span> (IntID) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_ldaxr:</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_ldxr: {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordtype">unsigned</span> BitWidth = Known.<a class="code" href="structllvm_1_1KnownBits.html#a4fdc09049a61f952b5d52788dbd2f69b">getBitWidth</a>();</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getMemoryVT();</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <span class="keywordtype">unsigned</span> MemBits = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a> |= <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(BitWidth, BitWidth - MemBits);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    }</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    }</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>:</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>: {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umaxv:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_uminv: {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="comment">// Figure out the datatype of the vector operand. The UMINV instruction</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      <span class="comment">// will zero extend the result, so we can mark as known zero all the</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      <span class="comment">// bits larger than the element datatype. 32-bit or larget doesn&#39;t need</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <span class="comment">// this as those are legal types and will be handled by isel directly.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      <span class="keywordtype">unsigned</span> BitWidth = Known.<a class="code" href="structllvm_1_1KnownBits.html#a4fdc09049a61f952b5d52788dbd2f69b">getBitWidth</a>();</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>) {</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BitWidth &gt;= 8 &amp;&amp; <span class="stringliteral">&quot;Unexpected width!&quot;</span>);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(BitWidth, BitWidth - 8);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a> |= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) {</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BitWidth &gt;= 16 &amp;&amp; <span class="stringliteral">&quot;Unexpected width!&quot;</span>);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(BitWidth, BitWidth - 16);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        Known.<a class="code" href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">Zero</a> |= <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;      }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    } <span class="keywordflow">break</span>;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    }</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e"> 1171</a></span>&#160;<a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">AArch64TargetLowering::getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL,</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;}</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac"> 1176</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">AArch64TargetLowering::allowsMisalignedMemoryAccesses</a>(</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">requiresStrictAlign</a>())</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordflow">if</span> (Fast) {</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="comment">// Some CPUs are fine with unaligned stores except for 128-bit ones.</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    *Fast = !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a2439ae15631bb535935cd5528e263ca7">isMisaligned128StoreSlow</a>() || VT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() != 16 ||</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            <span class="comment">// See comments in performSTORECombine() for more details about</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;            <span class="comment">// these conditions.</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            <span class="comment">// Code that uses clang vector extensions can mark that it</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;            <span class="comment">// wants unaligned accesses to be treated as fast by</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;            <span class="comment">// underspecifying alignment to be 1 or 2.</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;            Align &lt;= 2 ||</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;            <span class="comment">// Disregard v2i64. Memcpy lowering produces those and splitting</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;            <span class="comment">// them regresses performance on micro-benchmarks and olden/bh.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;            VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// Same as above but handling LLTs instead.</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af78ebd478b8c9ec3bafb8fe98465e617"> 1201</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">AArch64TargetLowering::allowsMisalignedMemoryAccesses</a>(</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> AddrSpace, <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">requiresStrictAlign</a>())</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">if</span> (Fast) {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="comment">// Some CPUs are fine with unaligned stores except for 128-bit ones.</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    *Fast = !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a2439ae15631bb535935cd5528e263ca7">isMisaligned128StoreSlow</a>() ||</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;            Ty.<a class="code" href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">getSizeInBytes</a>() != 16 ||</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;            <span class="comment">// See comments in performSTORECombine() for more details about</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;            <span class="comment">// these conditions.</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;            <span class="comment">// Code that uses clang vector extensions can mark that it</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;            <span class="comment">// wants unaligned accesses to be treated as fast by</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;            <span class="comment">// underspecifying alignment to be 1 or 2.</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;            Align &lt;= 2 ||</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;            <span class="comment">// Disregard v2i64. Memcpy lowering produces those and splitting</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;            <span class="comment">// them regresses performance on micro-benchmarks and olden/bh.</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;            Ty == <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 64);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;}</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121"> 1227</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">AArch64TargetLowering::createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">AArch64::createFastISel</a>(funcInfo, libInfo);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0"> 1232</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">AArch64TargetLowering::getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">switch</span> ((<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">AArch64ISD::NodeType</a>)Opcode) {</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">AArch64ISD::FIRST_NUMBER</a>:      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">AArch64ISD::CALL</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CALL&quot;</span>;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64ISD::ADRP</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADRP&quot;</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">AArch64ISD::ADR</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADR&quot;</span>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADDlow&quot;</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LOADgot&quot;</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">AArch64ISD::RET_FLAG</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::RET_FLAG&quot;</span>;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::BRCOND&quot;</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CSEL&quot;</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d">AArch64ISD::FCSEL</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCSEL&quot;</span>;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">AArch64ISD::CSINV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CSINV&quot;</span>;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">AArch64ISD::CSNEG</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CSNEG&quot;</span>;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">AArch64ISD::CSINC</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CSINC&quot;</span>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">AArch64ISD::THREAD_POINTER</a>:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::THREAD_POINTER&quot;</span>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">AArch64ISD::TLSDESC_CALLSEQ</a>:   <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TLSDESC_CALLSEQ&quot;</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">AArch64ISD::ADC</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADC&quot;</span>;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">AArch64ISD::SBC</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SBC&quot;</span>;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADDS&quot;</span>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SUBS&quot;</span>;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">AArch64ISD::ADCS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ADCS&quot;</span>;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">AArch64ISD::SBCS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SBCS&quot;</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">AArch64ISD::ANDS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ANDS&quot;</span>;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">AArch64ISD::CCMP</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CCMP&quot;</span>;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">AArch64ISD::CCMN</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CCMN&quot;</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">AArch64ISD::FCCMP</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCCMP&quot;</span>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">AArch64ISD::FCMP</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMP&quot;</span>;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">AArch64ISD::STRICT_FCMP</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STRICT_FCMP&quot;</span>;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">AArch64ISD::STRICT_FCMPE</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STRICT_FCMPE&quot;</span>;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::DUP&quot;</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">AArch64ISD::DUPLANE8</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::DUPLANE8&quot;</span>;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">AArch64ISD::DUPLANE16</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::DUPLANE16&quot;</span>;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">AArch64ISD::DUPLANE32</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::DUPLANE32&quot;</span>;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">AArch64ISD::DUPLANE64</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::DUPLANE64&quot;</span>;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">AArch64ISD::MOVI</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MOVI&quot;</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MOVIshift&quot;</span>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">AArch64ISD::MOVIedit</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MOVIedit&quot;</span>;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">AArch64ISD::MOVImsl</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MOVImsl&quot;</span>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">AArch64ISD::FMOV</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FMOV&quot;</span>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MVNIshift&quot;</span>;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">AArch64ISD::MVNImsl</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::MVNImsl&quot;</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">AArch64ISD::BICi</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::BICi&quot;</span>;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">AArch64ISD::ORRi</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ORRi&quot;</span>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">AArch64ISD::BSL</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::BSL&quot;</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">AArch64ISD::NEG</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::NEG&quot;</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">AArch64ISD::EXTR</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::EXTR&quot;</span>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">AArch64ISD::ZIP1</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ZIP1&quot;</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">AArch64ISD::ZIP2</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ZIP2&quot;</span>;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UZP1&quot;</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UZP2&quot;</span>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">AArch64ISD::TRN1</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TRN1&quot;</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">AArch64ISD::TRN2</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TRN2&quot;</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">AArch64ISD::REV16</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::REV16&quot;</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">AArch64ISD::REV32</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::REV32&quot;</span>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">AArch64ISD::REV64</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::REV64&quot;</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::EXT&quot;</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">AArch64ISD::VSHL</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::VSHL&quot;</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">AArch64ISD::VLSHR</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::VLSHR&quot;</span>;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">AArch64ISD::VASHR</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::VASHR&quot;</span>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">AArch64ISD::CMEQ</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMEQ&quot;</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">AArch64ISD::CMGE</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMGE&quot;</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">AArch64ISD::CMGT</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMGT&quot;</span>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">AArch64ISD::CMHI</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMHI&quot;</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">AArch64ISD::CMHS</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMHS&quot;</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">AArch64ISD::FCMEQ</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMEQ&quot;</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">AArch64ISD::FCMGE</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMGE&quot;</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">AArch64ISD::FCMGT</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMGT&quot;</span>;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">AArch64ISD::CMEQz</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMEQz&quot;</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">AArch64ISD::CMGEz</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMGEz&quot;</span>;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">AArch64ISD::CMGTz</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMGTz&quot;</span>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">AArch64ISD::CMLEz</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMLEz&quot;</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">AArch64ISD::CMLTz</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CMLTz&quot;</span>;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">AArch64ISD::FCMEQz</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMEQz&quot;</span>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">AArch64ISD::FCMGEz</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMGEz&quot;</span>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">AArch64ISD::FCMGTz</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMGTz&quot;</span>;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">AArch64ISD::FCMLEz</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMLEz&quot;</span>;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">AArch64ISD::FCMLTz</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FCMLTz&quot;</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">AArch64ISD::SADDV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SADDV&quot;</span>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">AArch64ISD::UADDV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UADDV&quot;</span>;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">AArch64ISD::SMINV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SMINV&quot;</span>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">AArch64ISD::UMINV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UMINV&quot;</span>;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">AArch64ISD::SMAXV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SMAXV&quot;</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">AArch64ISD::UMAXV</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UMAXV&quot;</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">AArch64ISD::SMAXV_PRED</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SMAXV_PRED&quot;</span>;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">AArch64ISD::UMAXV_PRED</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UMAXV_PRED&quot;</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">AArch64ISD::SMINV_PRED</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SMINV_PRED&quot;</span>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">AArch64ISD::UMINV_PRED</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UMINV_PRED&quot;</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">AArch64ISD::ORV_PRED</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ORV_PRED&quot;</span>;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">AArch64ISD::EORV_PRED</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::EORV_PRED&quot;</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">AArch64ISD::ANDV_PRED</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ANDV_PRED&quot;</span>;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">AArch64ISD::CLASTA_N</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CLASTA_N&quot;</span>;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">AArch64ISD::CLASTB_N</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CLASTB_N&quot;</span>;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">AArch64ISD::LASTA</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LASTA&quot;</span>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">AArch64ISD::LASTB</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LASTB&quot;</span>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac09a26e109681cbdf198337dd3ef745f">AArch64ISD::REV</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::REV&quot;</span>;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">AArch64ISD::TBL</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TBL&quot;</span>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">AArch64ISD::NOT</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::NOT&quot;</span>;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">AArch64ISD::BIT</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::BIT&quot;</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">AArch64ISD::CBZ</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CBZ&quot;</span>;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">AArch64ISD::CBNZ</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::CBNZ&quot;</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TBZ&quot;</span>;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TBNZ&quot;</span>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">AArch64ISD::TC_RETURN</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::TC_RETURN&quot;</span>;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">AArch64ISD::PREFETCH</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::PREFETCH&quot;</span>;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">AArch64ISD::SITOF</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SITOF&quot;</span>;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">AArch64ISD::UITOF</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UITOF&quot;</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::NVCAST&quot;</span>;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">AArch64ISD::SQSHL_I</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SQSHL_I&quot;</span>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">AArch64ISD::UQSHL_I</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UQSHL_I&quot;</span>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">AArch64ISD::SRSHR_I</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SRSHR_I&quot;</span>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">AArch64ISD::URSHR_I</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::URSHR_I&quot;</span>;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">AArch64ISD::SQSHLU_I</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SQSHLU_I&quot;</span>;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">AArch64ISD::WrapperLarge</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::WrapperLarge&quot;</span>;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">AArch64ISD::LD2post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD2post&quot;</span>;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">AArch64ISD::LD3post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD3post&quot;</span>;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">AArch64ISD::LD4post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD4post&quot;</span>;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">AArch64ISD::ST2post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST2post&quot;</span>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">AArch64ISD::ST3post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST3post&quot;</span>;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">AArch64ISD::ST4post</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST4post&quot;</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">AArch64ISD::LD1x2post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD1x2post&quot;</span>;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">AArch64ISD::LD1x3post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD1x3post&quot;</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">AArch64ISD::LD1x4post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD1x4post&quot;</span>;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">AArch64ISD::ST1x2post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST1x2post&quot;</span>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">AArch64ISD::ST1x3post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST1x3post&quot;</span>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">AArch64ISD::ST1x4post</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST1x4post&quot;</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">AArch64ISD::LD1DUPpost</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD1DUPpost&quot;</span>;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">AArch64ISD::LD2DUPpost</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD2DUPpost&quot;</span>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">AArch64ISD::LD3DUPpost</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD3DUPpost&quot;</span>;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">AArch64ISD::LD4DUPpost</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD4DUPpost&quot;</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">AArch64ISD::LD1LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD1LANEpost&quot;</span>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">AArch64ISD::LD2LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD2LANEpost&quot;</span>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">AArch64ISD::LD3LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD3LANEpost&quot;</span>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">AArch64ISD::LD4LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LD4LANEpost&quot;</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">AArch64ISD::ST2LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST2LANEpost&quot;</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">AArch64ISD::ST3LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST3LANEpost&quot;</span>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">AArch64ISD::ST4LANEpost</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST4LANEpost&quot;</span>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">AArch64ISD::SMULL</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SMULL&quot;</span>;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">AArch64ISD::UMULL</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UMULL&quot;</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">AArch64ISD::FRECPE</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FRECPE&quot;</span>;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">AArch64ISD::FRECPS</a>:            <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FRECPS&quot;</span>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">AArch64ISD::FRSQRTE</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FRSQRTE&quot;</span>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">AArch64ISD::FRSQRTS</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::FRSQRTS&quot;</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">AArch64ISD::STG</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STG&quot;</span>;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">AArch64ISD::STZG</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STZG&quot;</span>;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">AArch64ISD::ST2G</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::ST2G&quot;</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">AArch64ISD::STZ2G</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STZ2G&quot;</span>;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">AArch64ISD::SUNPKHI</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SUNPKHI&quot;</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">AArch64ISD::SUNPKLO</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SUNPKLO&quot;</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">AArch64ISD::UUNPKHI</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UUNPKHI&quot;</span>;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">AArch64ISD::UUNPKLO</a>:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::UUNPKLO&quot;</span>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">AArch64ISD::INSR</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::INSR&quot;</span>;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">AArch64ISD::PTEST</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::PTEST&quot;</span>;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">AArch64ISD::PTRUE</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::PTRUE&quot;</span>;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002">AArch64ISD::GLD1</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1&quot;</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85">AArch64ISD::GLD1_SCALED</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_SCALED&quot;</span>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e">AArch64ISD::GLD1_SXTW</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_SXTW&quot;</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9">AArch64ISD::GLD1_UXTW</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_UXTW&quot;</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c">AArch64ISD::GLD1_SXTW_SCALED</a>:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_SXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e">AArch64ISD::GLD1_UXTW_SCALED</a>:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_UXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b">AArch64ISD::GLD1_IMM</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1_IMM&quot;</span>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb35d09df72726a10f0cdc770329300b">AArch64ISD::GLD1S</a>:             <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S&quot;</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab6a5ec7b8db7cd04a9625f41ba6c5fe3">AArch64ISD::GLD1S_SCALED</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_SCALED&quot;</span>;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade11acd9293e619ac8ee1550b92bf654">AArch64ISD::GLD1S_SXTW</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_SXTW&quot;</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1e93dc28a37396cbff1c286e1cfb754">AArch64ISD::GLD1S_UXTW</a>:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_UXTW&quot;</span>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac073b7a07ee6d00f56ea1866a972f83a">AArch64ISD::GLD1S_SXTW_SCALED</a>: <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_SXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade970a77e2709ada224032050f07f03e">AArch64ISD::GLD1S_UXTW_SCALED</a>: <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_UXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a86a19bdc978278a03579f8f56089bcbc">AArch64ISD::GLD1S_IMM</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::GLD1S_IMM&quot;</span>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02464d70b22d66cabc44e2188dc47f18">AArch64ISD::SST1</a>:              <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1&quot;</span>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d4550e8d21fc6ca3fb6e5e63f8a904e">AArch64ISD::SST1_SCALED</a>:       <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_SCALED&quot;</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95a2311b878875455fc01a341edf58d5">AArch64ISD::SST1_SXTW</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_SXTW&quot;</span>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7f24b29a85c56123dacae5108071c92f">AArch64ISD::SST1_UXTW</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_UXTW&quot;</span>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1513029f1e88a2916559a3bd5d78f5e1">AArch64ISD::SST1_SXTW_SCALED</a>:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_SXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5277cb85a9e7e457e952a9e8673c41e">AArch64ISD::SST1_UXTW_SCALED</a>:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_UXTW_SCALED&quot;</span>;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a891dda15d41a73d2aa5ec27720757dce">AArch64ISD::SST1_IMM</a>:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::SST1_IMM&quot;</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">AArch64ISD::LDP</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::LDP&quot;</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">AArch64ISD::STP</a>:               <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64ISD::STP&quot;</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  }</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;}</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada"> 1414</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">AArch64TargetLowering::EmitF128CSEL</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="comment">// We materialise the F128CSEL pseudo-instruction as some control flow and a</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="comment">// phi node:</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="comment">// OrigBB:</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="comment">//     [... previous instrs leading to comparison ...]</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="comment">//     b.ne TrueBB</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">//     b EndBB</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="comment">// TrueBB:</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="comment">//     ; Fallthrough</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="comment">// EndBB:</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="comment">//     Dest = PHI [IfTrue, TrueBB], [IfFalse, OrigBB]</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a39505e1fb9837807a81c02bd1eef7418">getInstrInfo</a>();</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BasicBlock.html">BasicBlock</a> *LLVM_BB = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>();</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> It = ++MBB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> IfTrueReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> IfFalseReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordtype">bool</span> NZCVKilled = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>();</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TrueBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(LLVM_BB);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EndBB = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">CreateMachineBasicBlock</a>(LLVM_BB);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(It, TrueBB);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">insert</a>(It, EndBB);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="comment">// Transfer rest of current basic-block to EndBB</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  EndBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(EndBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), MBB, std::next(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a>(MI)),</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  EndBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">transferSuccessorsAndUpdatePHIs</a>(MBB);</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::Bcc)).addImm(CondCode).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TrueBB);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">AArch64::B</a>)).addMBB(EndBB);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(TrueBB);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(EndBB);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">// TrueBB falls through to the end.</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  TrueBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">addSuccessor</a>(EndBB);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">if</span> (!NZCVKilled) {</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    TrueBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(AArch64::NZCV);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    EndBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(AArch64::NZCV);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  }</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*EndBB, EndBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), DL, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(AArch64::PHI), DestReg)</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      .addReg(IfTrueReg)</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TrueBB)</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(IfFalseReg)</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(MBB);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordflow">return</span> EndBB;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;}</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2"> 1473</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">AArch64TargetLowering::EmitLoweredCatchRet</a>(</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code" href="namespacellvm.html#ab9c9fb92464f96c0e0f326d624e82eab">isAsynchronousEHPersonality</a>(<a class="code" href="namespacellvm.html#a8d508f23e2580095561902c39911fb9b">classifyEHPersonality</a>(</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;             BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a6f77e4e800ba4dffd63e8ddb330062aa">getPersonalityFn</a>())) &amp;&amp;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;         <span class="stringliteral">&quot;SEH does not use catchret!&quot;</span>);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;}</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4"> 1481</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4">AArch64TargetLowering::EmitLoweredCatchPad</a>(</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="keywordflow">return</span> BB;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;}</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83"> 1487</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">AArch64TargetLowering::EmitInstrWithCustomInserter</a>(</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)<span class="keyword"> const </span>{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>();</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected instruction for custom inserter!&quot;</span>);</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">case</span> AArch64::F128CSEL:</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">EmitF128CSEL</a>(MI, BB);</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::STACKMAP:</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::PATCHPOINT:</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a187aaa5a843dd80a268ebfd242a03284">emitPatchPoint</a>(MI, BB);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">AArch64::CATCHRET</a>:</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">EmitLoweredCatchRet</a>(MI, BB);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a94844cdc6ed6b2518f14e2c4c2931c90">AArch64::CATCHPAD</a>:</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4">EmitLoweredCatchPad</a>(MI, BB);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  }</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">// AArch64 Lowering private implementation.</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">// Lowering Code</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/// changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/// CC</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17"> 1520</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC) {</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>:</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>:</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a>:</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>:</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>:</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>:</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>:</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>:</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>:</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>:</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  }</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">/// changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e"> 1548</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                                  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>,</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                                  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2) {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown FP condition!&quot;</span>);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>:</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">ISD::SETOEQ</a>:</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a>:</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">ISD::SETOGT</a>:</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>:</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac7bb30d4918c1ee9dd208083154e109f">ISD::SETOGE</a>:</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde">ISD::SETOLT</a>:</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea">ISD::SETOLE</a>:</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a>:</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a>:</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">ISD::SETUO</a>:</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">ISD::SETUEQ</a>:</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>:</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>:</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>:</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>:</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>:</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>:</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>:</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">ISD::SETUNE</a>:</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  }</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;}</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">/// Convert a DAG fp condition code to an AArch64 CC.</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/// This differs from changeFPCCToAArch64CC in that it returns cond codes that</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/// should be AND&#39;ed instead of OR&#39;ed.</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6"> 1611</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;                                     <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>,</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;                                     <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2) {</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(CC, CondCode, CondCode2);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CondCode2 == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a>:</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    <span class="comment">// (a one b)</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="comment">// == ((a olt b) || (a ogt b))</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    <span class="comment">// == ((a ord b) &amp;&amp; (a une b))</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">ISD::SETUEQ</a>:</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    <span class="comment">// (a ueq b)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    <span class="comment">// == ((a uno b) || (a oeq b))</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="comment">// == ((a ule b) &amp;&amp; (a uge b))</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  }</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">/// changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/// CC usable with the vector instructions. Fewer operations are available</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">/// without a real NZCV register, so we have to use less efficient combinations</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">/// to get the same effect.</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55"> 1641</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;                                        <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">CondCode</a>,</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;                                        <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2,</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;                                        <span class="keywordtype">bool</span> &amp;Invert) {</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  Invert = <span class="keyword">false</span>;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    <span class="comment">// Mostly the scalar mappings work fine.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(CC, CondCode, CondCode2);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">ISD::SETUO</a>:</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    Invert = <span class="keyword">true</span>;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">ISD::SETO</a>:</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    CondCode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    CondCode2 = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">ISD::SETUEQ</a>:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>:</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>:</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="comment">// All of the compare-mask comparisons are ordered, but we can switch</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="comment">// between the two by a double inversion. E.g. ULE == !OGT.</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    Invert = <span class="keyword">true</span>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">getSetCCInverse</a>(CC, <span class="comment">/* FP inverse */</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>),</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;                          CondCode, CondCode2);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  }</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;}</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2"> 1672</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(uint64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="comment">// Matches AArch64DAGToDAGISel::SelectArithImmed().</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  <span class="keywordtype">bool</span> IsLegal = (C &gt;&gt; 12 == 0) || ((C &amp; 0xFFFULL) == 0 &amp;&amp; C &gt;&gt; 24 == 0);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Is imm &quot;</span> &lt;&lt; C</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; legal: &quot;</span> &lt;&lt; (IsLegal ? <span class="stringliteral">&quot;yes\n&quot;</span> : <span class="stringliteral">&quot;no\n&quot;</span>));</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <span class="keywordflow">return</span> IsLegal;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;}</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">// Can a (CMP op1, (sub 0, op2) be turned into a CMN instruction on</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">// the grounds that &quot;op1 - (-op2) == op1 + op2&quot; ? Not always, the C and V flags</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">// can be set differently by this operation. It comes down to whether</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">// &quot;SInt(~op2)+1 == SInt(~op2+1)&quot; (and the same for UInt). If they are then</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">// everything is fine. If not then the optimization is wrong. Thus general</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">// comparisons are only valid if op2 != 0.</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">// So, finally, the only LLVM-native comparisons that don&#39;t mention C and V</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">// are SETEQ and SETNE. They&#39;re the only ones we can safely use CMN for in</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">// the absence of information about op2.</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba"> 1690</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC) {</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">return</span> Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a> &amp;&amp; <a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)) &amp;&amp;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;         (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>);</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;}</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538"> 1695</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;                                      <span class="keywordtype">bool</span> IsSignaling) {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; <span class="stringliteral">&quot;Lowering of strict fp16 not yet implemented&quot;</span>);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordtype">unsigned</span> Opcode =</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      IsSignaling ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">AArch64ISD::STRICT_FCMPE</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">AArch64ISD::STRICT_FCMP</a>;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, {VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>}, {Chain, LHS, RHS});</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;}</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d"> 1706</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> FullFP16 =</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">getSubtarget</a>()).hasFullFP16();</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !FullFP16) {</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;      LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, LHS);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      VT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    }</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">AArch64ISD::FCMP</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  }</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="comment">// The CMP instruction is just an alias for SUBS, and representing it as</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="comment">// SUBS means that it&#39;s possible to get CSE with subtract operations.</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="comment">// A later phase can perform the optimization of setting the destination</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="comment">// register to WZR/XZR if it ends up being unused.</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(RHS, CC)) {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="comment">// Can we combine a (CMP op1, (sub 0, op2) into a CMN instruction ?</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    RHS = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(LHS, CC)) {</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="comment">// As we are looking for EQ/NE compares, the operands can be commuted ; can</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="comment">// we combine a (CMP (sub 0, op1), op2) into a CMN instruction ?</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    LHS = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; <a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(RHS) &amp;&amp;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;             !<a class="code" href="namespacellvm_1_1ISD.html#adb237925346ec53b00d3c82a42311318">isUnsignedIntSetCC</a>(CC)) {</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="comment">// Similarly, (CMP (and X, Y), 0) can be implemented with a TST</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="comment">// (a.k.a. ANDS) except that the flags are only guaranteed to work for one</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    <span class="comment">// of the signed comparisons.</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">AArch64ISD::ANDS</a>;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    RHS = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    LHS = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  }</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, MVT_CC), LHS, RHS)</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;      .getValue(1);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">/// \defgroup AArch64CCMP CMP;CCMP matching</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="comment">/// These functions deal with the formation of CMP;CCMP;... sequences.</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment">/// The CCMP/CCMN/FCCMP/FCCMPE instructions allow the conditional execution of</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/// a comparison. They set the NZCV flags to a predefined value if their</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/// predicate is false. This allows to express arbitrary conjunctions, for</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">/// example &quot;cmp 0 (and (setCA (cmp A)) (setCB (cmp B)))&quot;</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">/// expressed as:</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment">///   cmp A</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">///   ccmp B, inv(CB), CA</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">///   check for CB flags</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/// This naturally lets us implement chains of AND operations with SETCC</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/// operands. And we can even implement some other situations by transforming</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">/// them:</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">///   - We can implement (NEG SETCC) i.e. negating a single comparison by</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">///     negating the flags used in a CCMP/FCCMP operations.</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">///   - We can negate the result of a whole chain of CMP/CCMP/FCCMP operations</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">///     by negating the flags we test for afterwards. i.e.</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment">///     NEG (CMP CCMP CCCMP ...) can be implemented.</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">///   - Note that we can only ever negate all previously processed results.</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">///     What we can not implement by flipping the flags to test is a negation</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">///     of two sub-trees (because the negation affects all sub-trees emitted so</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">///     far, so the 2nd sub-tree we emit would also affect the first).</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment">/// With those tools we can implement some OR operations:</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment">///   - (OR (SETCC A) (SETCC B)) can be implemented via:</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="comment">///     NEG (AND (NEG (SETCC A)) (NEG (SETCC B)))</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment">///   - After transforming OR to NEG/AND combinations we may be able to use NEG</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">///     elimination rules from earlier to implement the whole thing as a</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">///     CCMP/FCCMP chain.</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">/// As complete example:</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">///     or (or (setCA (cmp A)) (setCB (cmp B)))</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">///        (and (setCC (cmp C)) (setCD (cmp D)))&quot;</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">/// can be reassociated to:</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">///     or (and (setCC (cmp C)) setCD (cmp D))</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment"></span><span class="comment">//         (or (setCA (cmp A)) (setCB (cmp B)))</span><span class="comment"></span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">/// can be transformed to:</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">///     not (and (not (and (setCC (cmp C)) (setCD (cmp D))))</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">///              (and (not (setCA (cmp A)) (not (setCB (cmp B))))))&quot;</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">/// which can be implemented as:</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">///   cmp C</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">///   ccmp D, inv(CD), CC</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">///   ccmp A, CA, inv(CD)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">///   ccmp B, CB, inv(CA)</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">///   check for CB flags</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">/// A counterexample is &quot;or (and A B) (and C D)&quot; which translates to</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">/// not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/// can only implement 1 of the inner (not) operations, but not both!</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/// @{</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/// Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate.</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500"> 1804</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS,</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                         <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCOp,</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                                         <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="classPredicate.html">Predicate</a>,</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;                                         <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC,</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = 0;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> FullFP16 =</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">getSubtarget</a>()).hasFullFP16();</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !FullFP16) {</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;      LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, LHS);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    }</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">AArch64ISD::FCCMP</a>;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubOp0 = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(SubOp0) &amp;&amp; (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>)) {</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="comment">// See emitComparison() on why we can only do this for SETEQ and SETNE.</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">AArch64ISD::CCMN</a>;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;      RHS = RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    }</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  }</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <span class="keywordflow">if</span> (Opcode == 0)</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">AArch64ISD::CCMP</a>;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Condition = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Predicate, DL, MVT_CC);</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> InvOutCC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(OutCC);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordtype">unsigned</span> NZCV = <a class="code" href="namespacellvm_1_1AArch64CC.html#affed553a12fdb2f42041ea371820e01f">AArch64CC::getNZCVToSatisfyCondCode</a>(InvOutCC);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NZCVOp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NZCV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, DL, MVT_CC, LHS, RHS, NZCVOp, Condition, CCOp);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;}</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/// Returns true if @p Val is a tree of AND/OR/SETCC operations that can be</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/// expressed as a conjunction. See \ref AArch64CCMP.</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/// \param CanNegate    Set to true if we can negate the whole sub-tree just by</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">///                     changing the conditions on the SETCC tests.</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">///                     (this means we can call emitConjunctionRec() with</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">///                      Negate==true on this sub-tree)</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">/// \param MustBeFirst  Set to true if this subtree needs to be negated and we</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">///                     cannot do the negation naturally. We are required to</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">///                     emit the subtree first in this case.</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">/// \param WillNegate   Is true if are called when the result of this</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment">///                     subexpression must be negated. This happens when the</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">///                     outer expression is an OR. We can use this fact to know</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment">///                     that we have a double negation (or (or ...) ...) that</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">///                     can be implemented for free.</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc"> 1852</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <span class="keywordtype">bool</span> &amp;CanNegate,</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;                               <span class="keywordtype">bool</span> &amp;MustBeFirst, <span class="keywordtype">bool</span> WillNegate,</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) {</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">if</span> (!Val.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="keywordflow">if</span> (Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>)</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    CanNegate = <span class="keyword">true</span>;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    MustBeFirst = <span class="keyword">false</span>;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  }</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  <span class="comment">// Protect against exponential runtime and stack overflow.</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> &gt; 6)</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> || Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>) {</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    <span class="keywordtype">bool</span> IsOR = Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> O0 = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> O1 = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    <span class="keywordtype">bool</span> CanNegateL;</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="keywordtype">bool</span> MustBeFirstL;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(O0, CanNegateL, MustBeFirstL, IsOR, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>+1))</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <span class="keywordtype">bool</span> CanNegateR;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordtype">bool</span> MustBeFirstR;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(O1, CanNegateR, MustBeFirstR, IsOR, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>+1))</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="keywordflow">if</span> (MustBeFirstL &amp;&amp; MustBeFirstR)</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    <span class="keywordflow">if</span> (IsOR) {</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;      <span class="comment">// For an OR expression we need to be able to naturally negate at least</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;      <span class="comment">// one side or we cannot do the transformation at all.</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;      <span class="keywordflow">if</span> (!CanNegateL &amp;&amp; !CanNegateR)</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      <span class="comment">// If we the result of the OR will be negated and we can naturally negate</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;      <span class="comment">// the leafs, then this sub-tree as a whole negates naturally.</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;      CanNegate = WillNegate &amp;&amp; CanNegateL &amp;&amp; CanNegateR;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;      <span class="comment">// If we cannot naturally negate the whole sub-tree, then this must be</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;      <span class="comment">// emitted first.</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;      MustBeFirst = !CanNegate;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; <span class="stringliteral">&quot;Must be OR or AND&quot;</span>);</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      <span class="comment">// We cannot naturally negate an AND operation.</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;      CanNegate = <span class="keyword">false</span>;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      MustBeFirst = MustBeFirstL || MustBeFirstR;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    }</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  }</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;}</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">/// Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/// of CCMP/CFCMP ops. See @ref AArch64CCMP.</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">/// Tries to transform the given i1 producing node @p Val to a series compare</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">/// and conditional compare operations. @returns an NZCV flags producing node</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/// and sets @p OutCC to the flags that should be tested or returns SDValue() if</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">/// transformation was not possible.</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">/// \p Negate is true if we want this sub-tree being negated just by changing</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">/// SETCC conditions.</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a"> 1914</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, <span class="keywordtype">bool</span> Negate, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCOp,</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="classPredicate.html">Predicate</a>) {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="comment">// We&#39;re at a tree leaf, produce a conditional comparison operation.</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    <span class="keywordtype">bool</span> isInteger = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>();</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keywordflow">if</span> (Negate)</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Val);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="comment">// Determine OutCC and handle FP special case.</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <span class="keywordflow">if</span> (isInteger) {</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;      OutCC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>());</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> ExtraCC;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;      <a class="code" href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a>(CC, OutCC, ExtraCC);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;      <span class="comment">// Some floating point conditions can&#39;t be tested with a single condition</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;      <span class="comment">// code. Construct an additional comparison in this case.</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;      <span class="keywordflow">if</span> (ExtraCC != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtraCmp;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;        <span class="keywordflow">if</span> (!CCOp.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;          ExtraCmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, DL, DAG);</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;          ExtraCmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(LHS, RHS, CC, CCOp, Predicate,</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;                                               ExtraCC, DL, DAG);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;        CCOp = ExtraCmp;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;        Predicate = ExtraCC;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;      }</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;    }</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="comment">// Produce a normal comparison if we are first in the chain</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="keywordflow">if</span> (!CCOp)</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, DL, DAG);</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="comment">// Otherwise produce a ccmp.</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a>(LHS, RHS, CC, CCOp, Predicate, OutCC, DL,</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;                                     DAG);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  }</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keywordtype">bool</span> IsOR = Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordtype">bool</span> CanNegateL;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="keywordtype">bool</span> MustBeFirstL;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keywordtype">bool</span> ValidL = <a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(LHS, CanNegateL, MustBeFirstL, IsOR);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ValidL &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  (void)ValidL;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Val-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  <span class="keywordtype">bool</span> CanNegateR;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordtype">bool</span> MustBeFirstR;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  <span class="keywordtype">bool</span> ValidR = <a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(RHS, CanNegateR, MustBeFirstR, IsOR);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ValidR &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  (void)ValidR;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <span class="comment">// Swap sub-tree that must come first to the right side.</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordflow">if</span> (MustBeFirstL) {</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MustBeFirstR &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CanNegateL, CanNegateR);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(MustBeFirstL, MustBeFirstR);</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  }</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <span class="keywordtype">bool</span> NegateR;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="keywordtype">bool</span> NegateAfterR;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordtype">bool</span> NegateL;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordtype">bool</span> NegateAfterAll;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>) {</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="comment">// Swap the sub-tree that we can negate naturally to the left.</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="keywordflow">if</span> (!CanNegateL) {</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CanNegateR &amp;&amp; <span class="stringliteral">&quot;at least one side must be negatable&quot;</span>);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MustBeFirstR &amp;&amp; <span class="stringliteral">&quot;invalid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Negate);</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;      NegateR = <span class="keyword">false</span>;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;      NegateAfterR = <span class="keyword">true</span>;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;      <span class="comment">// Negate the left sub-tree if possible, otherwise negate the result.</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;      NegateR = CanNegateR;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;      NegateAfterR = !CanNegateR;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    }</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    NegateL = <span class="keyword">true</span>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    NegateAfterAll = !Negate;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Negate &amp;&amp; <span class="stringliteral">&quot;Valid conjunction/disjunction tree&quot;</span>);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    NegateL = <span class="keyword">false</span>;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    NegateR = <span class="keyword">false</span>;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    NegateAfterR = <span class="keyword">false</span>;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    NegateAfterAll = <span class="keyword">false</span>;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  }</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="comment">// Emit sub-trees.</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> RHSCC;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CmpR = <a class="code" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(DAG, RHS, RHSCC, NegateR, CCOp, Predicate);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  <span class="keywordflow">if</span> (NegateAfterR)</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    RHSCC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(RHSCC);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CmpL = <a class="code" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(DAG, LHS, OutCC, NegateL, CmpR, RHSCC);</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="keywordflow">if</span> (NegateAfterAll)</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    OutCC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(OutCC);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">return</span> CmpL;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">/// Emit expression as a conjunction (a series of CCMP/CFCMP ops).</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">/// In some cases this is even possible with OR operations in the expression.</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment">/// See \ref AArch64CCMP.</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/// \see emitConjunctionRec().</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df"> 2026</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                               <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC) {</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordtype">bool</span> DummyCanNegate;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keywordtype">bool</span> DummyMustBeFirst;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a>(Val, DummyCanNegate, DummyMustBeFirst, <span class="keyword">false</span>))</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a>(DAG, Val, OutCC, <span class="keyword">false</span>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;}</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">/// @}</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">/// Returns how profitable it is to fold a comparison&#39;s operand&#39;s shift and/or</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">/// extension operations.</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745"> 2040</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keyword">auto</span> isSupportedExtend = [&amp;](<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) {</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keywordflow">if</span> (V.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>)</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keywordflow">if</span> (V.getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *MaskCst = dyn_cast&lt;ConstantSDNode&gt;(V.getOperand(1))) {</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;        uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = MaskCst-&gt;getZExtValue();</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;        <span class="keywordflow">return</span> (Mask == 0xFF || Mask == 0xFFFF || Mask == 0xFFFFFFFF);</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;      }</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  };</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keywordflow">if</span> (isSupportedExtend(Op))</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>)</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *ShiftCst = dyn_cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;      uint64_t Shift = ShiftCst-&gt;getZExtValue();</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      <span class="keywordflow">if</span> (isSupportedExtend(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)))</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;        <span class="keywordflow">return</span> (Shift &lt;= 4) ? 2 : 1;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; Shift &lt;= 31) || (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; Shift &lt;= 63))</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;    }</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;}</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c"> 2074</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;                             <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) {</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHSC = dyn_cast&lt;ConstantSDNode&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())) {</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    uint64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = RHSC-&gt;getZExtValue();</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(C)) {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;      <span class="comment">// Constant does not fit, try adjusting it by one?</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>:</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>:</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;        <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; C != 0x80000000 &amp;&amp;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>((<a class="code" href="classuint32__t.html">uint32_t</a>)(C - 1))) ||</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;            (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; C != 0x80000000ULL &amp;&amp;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(C - 1ULL))) {</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;          CC = (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a> : <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a>;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;          C = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? (<a class="code" href="classuint32__t.html">uint32_t</a>)(C - 1) : C - 1;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;          RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, dl, VT);</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;        }</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>:</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>:</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;        <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; C != 0 &amp;&amp;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>((<a class="code" href="classuint32__t.html">uint32_t</a>)(C - 1))) ||</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;            (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; C != 0ULL &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(C - 1ULL))) {</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;          CC = (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a> : <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;          C = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? (<a class="code" href="classuint32__t.html">uint32_t</a>)(C - 1) : C - 1;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;          RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, dl, VT);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;        }</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>:</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a>:</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;        <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; C != INT32_MAX &amp;&amp;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>((<a class="code" href="classuint32__t.html">uint32_t</a>)(C + 1))) ||</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;            (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; C != <a class="code" href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a> &amp;&amp;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(C + 1ULL))) {</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;          CC = (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">ISD::SETLE</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a> : <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;          C = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? (<a class="code" href="classuint32__t.html">uint32_t</a>)(C + 1) : C + 1;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;          RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, dl, VT);</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;        }</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>:</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">ISD::SETUGT</a>:</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;        <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; C != UINT32_MAX &amp;&amp;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>((<a class="code" href="classuint32__t.html">uint32_t</a>)(C + 1))) ||</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;            (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; C != <a class="code" href="c_2DataTypes_8h.html#a30654b4b67d97c42ca3f9b6052dda916">UINT64_MAX</a> &amp;&amp;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;             <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(C + 1ULL))) {</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;          CC = (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">ISD::SETULE</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">ISD::SETULT</a> : <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">ISD::SETUGE</a>;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;          C = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) ? (<a class="code" href="classuint32__t.html">uint32_t</a>)(C + 1) : C + 1;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;          RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, dl, VT);</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;        }</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;      }</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;    }</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  }</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="comment">// Comparisons are canonicalized so that the RHS operand is simpler than the</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="comment">// LHS one, the extreme case being when RHS is an immediate. However, AArch64</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="comment">// can fold some shift+extend operations on the RHS operand, so swap the</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <span class="comment">// operands if that can be done.</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="comment">// For example:</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <span class="comment">//    lsl     w13, w11, #1</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="comment">//    cmp     w13, w12</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="comment">// can be turned into:</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  <span class="comment">//    cmp     w12, w11, lsl #1</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(RHS) ||</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      !<a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(cast&lt;ConstantSDNode&gt;(RHS)-&gt;getZExtValue())) {</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TheLHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a>(LHS, CC) ? LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) : LHS;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a>(TheLHS) &gt; <a class="code" href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a>(RHS)) {</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">ISD::getSetCCSwappedOperands</a>(CC);</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;    }</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  }</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> AArch64CC;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>) &amp;&amp; isa&lt;ConstantSDNode&gt;(RHS)) {</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHSC = cast&lt;ConstantSDNode&gt;(RHS);</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    <span class="comment">// The imm operand of ADDS is an unsigned immediate, in the range 0 to 4095.</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="comment">// For the i8 operand, the largest immediate is 255, so this can be easily</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="comment">// encoded in the compare instruction. For the i16 operand, however, the</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="comment">// largest immediate cannot be encoded in the compare.</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    <span class="comment">// Therefore, use a sign extending load and cmn to avoid materializing the</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="comment">// -1 constant. For example,</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    <span class="comment">// movz w1, #65535</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="comment">// ldrh w0, [x0, #0]</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <span class="comment">// cmp w0, w1</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="comment">// &gt;</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;    <span class="comment">// ldrsh w0, [x0, #0]</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    <span class="comment">// cmn w0, #1</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;    <span class="comment">// Fundamental, we&#39;re relying on the property that (zext LHS) == (zext RHS)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="comment">// if and only if (sext LHS) == (sext RHS). The checks are in place to</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;    <span class="comment">// ensure both the LHS and RHS are truly zero extended and to make sure the</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">// transformation is profitable.</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <span class="keywordflow">if</span> ((RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &gt;&gt; 16 == 0) &amp;&amp; isa&lt;LoadSDNode&gt;(LHS) &amp;&amp;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;        cast&lt;LoadSDNode&gt;(LHS)-&gt;getExtensionType() == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a> &amp;&amp;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;        cast&lt;LoadSDNode&gt;(LHS)-&gt;getMemoryVT() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;        LHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(1, 0)) {</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;      int16_t ValueofRHS = cast&lt;ConstantSDNode&gt;(RHS)-&gt;getZExtValue();</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;      <span class="keywordflow">if</span> (ValueofRHS &lt; 0 &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a>(-ValueofRHS)) {</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SExt =</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, dl, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), LHS,</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>));</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;        Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(SExt, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ValueofRHS, dl,</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;                                                   RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()),</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;                             CC, dl, DAG);</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;        AArch64CC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      }</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    }</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="keywordflow">if</span> (!Cmp &amp;&amp; (RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>() || RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>())) {</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;      <span class="keywordflow">if</span> ((Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a>(DAG, LHS, AArch64CC))) {</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;        <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>) ^ RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>())</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;          AArch64CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(AArch64CC);</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;      }</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    }</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  }</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  <span class="keywordflow">if</span> (!Cmp) {</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, dl, DAG);</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    AArch64CC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  }</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  AArch64cc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(AArch64CC, dl, MVT_CC);</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  <span class="keywordflow">return</span> Cmp;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;}</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="keyword">static</span> std::pair&lt;SDValue, SDValue&gt;</div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a"> 2206</a></span>&#160;<a class="code" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;         <span class="stringliteral">&quot;Unsupported value type&quot;</span>);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>, Overflow;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown overflow instruction!&quot;</span>);</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">ISD::SADDO</a>:</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a>:</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">ISD::SSUBO</a>:</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a>:</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="comment">// Multiply needs a little bit extra work.</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a>:</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">ISD::UMULO</a>: {</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    CC = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <span class="keywordtype">bool</span> IsSigned = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a>;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;      <span class="keywordtype">unsigned</span> ExtendOpc = IsSigned ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;      <span class="comment">// For a 32 bit multiply with overflow check we want the instruction</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      <span class="comment">// selector to generate a widening multiply (SMADDL/UMADDL). For that we</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      <span class="comment">// need to generate the following pattern:</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;      <span class="comment">// (i64 add 0, (i64 mul (i64 sext|zext i32 %a), (i64 sext|zext i32 %b))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;      LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtendOpc, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, LHS);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtendOpc, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, RHS);</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mul = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, LHS, RHS);</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Mul,</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <span class="comment">// On AArch64 the upper 32 bits are always zero extended for a 32 bit</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;      <span class="comment">// operation. We need to clear out the upper 32 bits, because we used a</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;      <span class="comment">// widening multiply that wrote all 64 bits. In the end this should be a</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="comment">// noop.</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      Value = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Add);</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;      <span class="keywordflow">if</span> (IsSigned) {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        <span class="comment">// The signed overflow check requires more than just a simple check for</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;        <span class="comment">// any bit set in the upper 32 bits of the result. These bits could be</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;        <span class="comment">// just the sign bits of a negative number. To perform the overflow</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        <span class="comment">// check we have to arithmetic shift right the 32nd bit of the result by</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        <span class="comment">// 31 bits. Then we compare the result to the upper 32 bits.</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpperBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Add,</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;                                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;        UpperBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, UpperBits);</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Value,</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;                                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(31, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;        <span class="comment">// It is important that LowerBits is last, otherwise the arithmetic</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;        <span class="comment">// shift will not be folded into the compare (SUBS).</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;        <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;        Overflow = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>, DL, VTs, UpperBits, LowerBits)</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                       .<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        <span class="comment">// The overflow check for unsigned multiply is easy. We only need to</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;        <span class="comment">// check if any of the upper 32 bits are set. This can be done with a</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;        <span class="comment">// CMP (shifted register). For that we need to generate the following</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;        <span class="comment">// pattern:</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;        <span class="comment">// (i64 AArch64ISD::SUBS i64 0, (i64 srl i64 %Mul, i64 32)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpperBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Mul,</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;                                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;        <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;        Overflow =</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>, DL, VTs,</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                        UpperBits).getValue(1);</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;      }</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;    }</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; <span class="stringliteral">&quot;Expected an i64 value type&quot;</span>);</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;    <span class="comment">// For the 64 bit multiply</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    Value = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, LHS, RHS);</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="keywordflow">if</span> (IsSigned) {</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpperBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e">ISD::MULHS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, LHS, RHS);</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Value,</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(63, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      <span class="comment">// It is important that LowerBits is last, otherwise the arithmetic</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;      <span class="comment">// shift will not be folded into the compare (SUBS).</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;      <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;      Overflow = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>, DL, VTs, UpperBits, LowerBits)</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;                     .<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpperBits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5">ISD::MULHU</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, LHS, RHS);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;      <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;      Overflow =</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>, DL, VTs,</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;                      UpperBits).getValue(1);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    }</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  }</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  } <span class="comment">// switch (...)</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordflow">if</span> (Opc) {</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    <span class="comment">// Emit the AArch64 operation with overflow check.</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    Value = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, DL, VTs, LHS, RHS);</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;    Overflow = Value.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  }</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Value, Overflow);</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;}</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerF128Call(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;                                             <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call)<span class="keyword"> const </span>{</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="keywordtype">bool</span> IsStrict = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">isStrictFPOpcode</a>();</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = IsStrict ? 1 : 0;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = IsStrict ? Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 2&gt;</a> Ops(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">op_begin</a>() + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">op_end</a>());</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  MakeLibCallOptions CallOptions;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  std::tie(Result, Chain) = <a class="code" href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">makeLibCall</a>(DAG, Call, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Ops,</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;                                        CallOptions, dl, Chain);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <span class="keywordflow">return</span> IsStrict ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Result, Chain}, dl) : Result;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;}</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">// Returns true if the given Op is the overflow flag result of an overflow</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="comment">// intrinsic operation.</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef"> 2336</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op) {</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="keywordflow">return</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>() == 1 &amp;&amp;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;          (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">ISD::SADDO</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">ISD::SSUBO</a> ||</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;           Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a> || Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">ISD::UMULO</a>));</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a71fcee9f16ffcb6377a8ff6e91c69866"> 2343</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a71fcee9f16ffcb6377a8ff6e91c69866">LowerXOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sel = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Sel);</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="comment">// If the operand is an overflow checking operation, invert the condition</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="comment">// code and kill the Not operation. I.e., transform:</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="comment">// (xor (overflow_op_bool, 1))</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="comment">//   --&gt;</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="comment">// (csel 1, 0, invert(cc), overflow_op_bool)</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <span class="comment">// ... which later gets transformed to just a cset instruction with an</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="comment">// inverted condition code, rather than a cset + eor sequence.</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ac926ae0b6871c2207db3e787f6dbcb80">isOneConstant</a>(Other) &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a>(Sel)) {</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <span class="comment">// Only lower legal XALUO ops.</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(Sel-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0)))</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>, Overflow;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    std::tie(Value, Overflow) = <a class="code" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a>(CC, Sel.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), DAG);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(CC), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), TVal, FVal,</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;                       CCVal, Overflow);</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  }</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="comment">// If neither operand is a SELECT_CC, give up.</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  <span class="keywordflow">if</span> (Sel.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>)</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Sel, Other);</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keywordflow">if</span> (Sel.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>)</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  <span class="comment">// The folding we want to perform is:</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  <span class="comment">// (xor x, (select_cc a, b, cc, 0, -1) )</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <span class="comment">//   --&gt;</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <span class="comment">// (csel x, (xor x, -1), cc ...)</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="comment">// The latter will get matched to a CSINV instruction.</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Sel.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Sel.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Sel.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = Sel.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = Sel.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  <span class="comment">// FIXME: This could be generalized to non-integer comparisons.</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CFVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(FVal);</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CTVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(TVal);</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  <span class="comment">// The values aren&#39;t constants, this isn&#39;t the pattern we&#39;re looking for.</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keywordflow">if</span> (!CFVal || !CTVal)</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="comment">// We can commute the SELECT_CC by inverting the condition.  This</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">// might be needed to make this fit into a CSINV pattern.</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <span class="keywordflow">if</span> (CTVal-&gt;isAllOnesValue() &amp;&amp; CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>()) {</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;    CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  }</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  <span class="comment">// If the constants line up, perform the transform!</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="keywordflow">if</span> (CTVal-&gt;isNullValue() &amp;&amp; CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>()) {</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(LHS, RHS, CC, CCVal, DAG, dl);</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    FVal = <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    TVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, dl, Other.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>,</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-1ULL, dl, Other.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()));</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, Sel.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), FVal, TVal,</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;                       CCVal, Cmp);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  }</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;}</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;</div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed"> 2423</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="comment">// Let legalize expand this if it isn&#39;t a legal type yet.</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <span class="keywordtype">bool</span> ExtraOp = <span class="keyword">false</span>;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid code&quot;</span>);</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>:</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a>;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">ISD::SUBC</a>:</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>:</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">AArch64ISD::ADCS</a>;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    ExtraOp = <span class="keyword">true</span>;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">ISD::SUBE</a>:</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    Opc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">AArch64ISD::SBCS</a>;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    ExtraOp = <span class="keyword">true</span>;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  }</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <span class="keywordflow">if</span> (!ExtraOp)</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VTs, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), VTs, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;                     Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;}</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f"> 2459</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  <span class="comment">// Let legalize expand this if it isn&#39;t a legal type yet.</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <span class="comment">// The actual operation that sets the overflow or carry flag.</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>, Overflow;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  std::tie(Value, Overflow) = <a class="code" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a>(CC, Op, DAG);</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="comment">// We use 0 and 1 as false and true values.</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="comment">// We use an inverted condition, because the conditional select is inverted</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  <span class="comment">// too. This will allow it to be selected to a single instruction:</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  <span class="comment">// CSINC Wd, WZR, WZR, invert(cond).</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(CC), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  Overflow = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, FVal, TVal,</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                         CCVal, Overflow);</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">ISD::MERGE_VALUES</a>, dl, VTs, Value, Overflow);</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;}</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">// Prefetch operands are:</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="comment">// 1: Address to prefetch</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="comment">// 2: bool isWrite</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment">// 3: int locality (0 = no locality ... 3 = extreme locality)</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="comment">// 4: bool isDataCache</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70"> 2490</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordtype">unsigned</span> IsWrite = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getZExtValue();</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;  <span class="keywordtype">unsigned</span> Locality = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3))-&gt;getZExtValue();</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="keywordtype">unsigned</span> IsData = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4))-&gt;getZExtValue();</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <span class="keywordtype">bool</span> IsStream = !Locality;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  <span class="comment">// When the locality number is set</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="keywordflow">if</span> (Locality) {</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;    <span class="comment">// The front-end should have filtered out the out-of-range values</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Locality &lt;= 3 &amp;&amp; <span class="stringliteral">&quot;Prefetch locality out-of-range&quot;</span>);</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    <span class="comment">// The locality degree is the opposite of the cache speed.</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    <span class="comment">// Put the number the other way around.</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="comment">// The encoding starts at 0 for level 1</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;    Locality = 3 - Locality;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  }</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="comment">// built the mask value encoding the expected behavior.</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <span class="keywordtype">unsigned</span> PrfOp = (IsWrite &lt;&lt; 4) |     <span class="comment">// Load/Store bit</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;                   (!IsData &lt;&lt; 3) |     <span class="comment">// IsDataCache bit</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;                   (Locality &lt;&lt; 1) |    <span class="comment">// Cache level bits</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;                   (<span class="keywordtype">unsigned</span>)IsStream;  <span class="comment">// Stream bit</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">AArch64ISD::PREFETCH</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(PrfOp, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;}</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFP_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a> &amp;&amp; <span class="stringliteral">&quot;Unexpected lowering&quot;</span>);</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  LC = <a class="code" href="namespacellvm_1_1RTLIB.html#ab82ac391f77e4b35af455c9c1f9d7fba">RTLIB::getFPEXT</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <span class="keywordflow">return</span> LowerF128Call(Op, DAG, LC);</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;}</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordtype">bool</span> IsStrict = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">isStrictFPOpcode</a>();</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(IsStrict ? 1 : 0);</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordflow">if</span> (SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>) {</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    <span class="comment">// It&#39;s legal except when f128 is involved</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  }</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;  LC = <a class="code" href="namespacellvm_1_1RTLIB.html#aba26b1883eac90bc8f0c2b51a5377545">RTLIB::getFPROUND</a>(SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <span class="comment">// FP_ROUND node has a second operand indicating whether it is known to be</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="comment">// precise. That doesn&#39;t take part in the LibCall so we can&#39;t directly use</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="comment">// LowerF128Call.</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  MakeLibCallOptions CallOptions;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = IsStrict ? Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  std::tie(Result, Chain) = <a class="code" href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">makeLibCall</a>(DAG, LC, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), SrcVal,</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                                        CallOptions, dl, Chain);</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">return</span> IsStrict ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Result, Chain}, dl) : Result;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;}</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVectorFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;  <span class="comment">// Warning: We maintain cost tables in AArch64TargetTransformInfo.cpp.</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  <span class="comment">// Any additional optimization in this function should be recorded</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;  <span class="comment">// in the cost tables.</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = InVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="comment">// f16 conversions are promoted to f32 when full fp16 is not supported.</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <span class="keywordflow">if</span> (InVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> NewVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, NumElts);</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, NewVT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0)));</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  }</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cv =</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, InVT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>(),</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;                    Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, dl, VT, Cv);</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  }</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> ExtVT =</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;        <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#a063563f5f87a96c0cd15403eeacf458e">MVT::getFloatingPointVT</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>()),</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;                         VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, ExtVT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, VT, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>);</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  }</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="comment">// Type changing conversions are illegal.</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;}</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keywordtype">bool</span> IsStrict = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">isStrictFPOpcode</a>();</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(IsStrict ? 1 : 0);</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordflow">if</span> (SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;    <span class="keywordflow">return</span> LowerVectorFP_TO_INT(Op, DAG);</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="comment">// f16 conversions are promoted to f32 when full fp16 is not supported.</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">if</span> (SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsStrict &amp;&amp; <span class="stringliteral">&quot;Lowering of strict fp16 not yet implemented&quot;</span>);</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, SrcVal));</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  }</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <span class="keywordflow">if</span> (SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>) {</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    <span class="comment">// It&#39;s legal except when f128 is involved</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  }</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a> ||</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">ISD::STRICT_FP_TO_SINT</a>)</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    LC = <a class="code" href="namespacellvm_1_1RTLIB.html#aa70a6cd6c880ca47e604870efe33eba4">RTLIB::getFPTOSINT</a>(SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    LC = <a class="code" href="namespacellvm_1_1RTLIB.html#a80e747e8b302cf5ad8e1d5ecade1937c">RTLIB::getFPTOUINT</a>(SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="keywordflow">return</span> LowerF128Call(Op, DAG, LC);</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;}</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ac8364c810117e878351a8b7b3ecfb833"> 2622</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ac8364c810117e878351a8b7b3ecfb833">LowerVectorINT_TO_FP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="comment">// Warning: We maintain cost tables in AArch64TargetTransformInfo.cpp.</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <span class="comment">// Any additional optimization in this function should be recorded</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">// in the cost tables.</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InVT = In.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> CastVT =</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;        <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#a063563f5f87a96c0cd15403eeacf458e">MVT::getFloatingPointVT</a>(InVT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>()),</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;                         InVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;    In = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, CastVT, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>);</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, dl, VT, In, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, dl));</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  }</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; InVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;    <span class="keywordtype">unsigned</span> CastOpc =</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a> ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> CastVT = VT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>();</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    In = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(CastOpc, dl, CastVT, In);</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, VT, <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>);</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  }</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;}</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ac8364c810117e878351a8b7b3ecfb833">LowerVectorINT_TO_FP</a>(Op, DAG);</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  <span class="keywordtype">bool</span> IsStrict = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">isStrictFPOpcode</a>();</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(IsStrict ? 1 : 0);</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="comment">// f16 conversions are promoted to f32 when full fp16 is not supported.</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsStrict &amp;&amp; <span class="stringliteral">&quot;Lowering of strict fp16 not yet implemented&quot;</span>);</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>,</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>(), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, SrcVal),</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, dl));</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;  }</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="comment">// i128 conversions are libcalls.</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  <span class="keywordflow">if</span> (SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>)</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  <span class="comment">// Other conversions are legal, unless it&#39;s to the completely software-based</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  <span class="comment">// fp128.</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>)</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a> ||</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">ISD::STRICT_SINT_TO_FP</a>)</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    LC = <a class="code" href="namespacellvm_1_1RTLIB.html#a11ba84d43a1ba5d6c1e1c645d34a0dd9">RTLIB::getSINTTOFP</a>(SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;    LC = <a class="code" href="namespacellvm_1_1RTLIB.html#a3c139798e0933ade84b12ac860b593de">RTLIB::getUINTTOFP</a>(SrcVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;  <span class="keywordflow">return</span> LowerF128Call(Op, DAG, LC);</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;}</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFSINCOS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;  <span class="comment">// For iOS, we want to call an alternative entry point: __sincos_stret,</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;  <span class="comment">// which returns the values in two S / D registers.</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ArgVT = Arg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = ArgVT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">Args</a>;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  ArgListEntry <a class="code" href="structllvm_1_1Entry.html">Entry</a>;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  Entry.Node = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  Entry.Ty = ArgTy;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  Entry.IsSExt = <span class="keyword">false</span>;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  Entry.IsZExt = <span class="keyword">false</span>;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  Args.push_back(Entry);</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> LC = ArgVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> ? RTLIB::SINCOS_STRET_F64</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;                                        : RTLIB::SINCOS_STRET_F32;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *LibcallName = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">getLibcallName</a>(LC);</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> =</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8f1c26a4e070ead6c67b4e9a5d93124">getExternalSymbol</a>(LibcallName, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <a class="code" href="classllvm_1_1StructType.html">StructType</a> *RetTy = <a class="code" href="classllvm_1_1StructType.html#a17bd5e98d2b369757fcf656cbe9f6e71">StructType::get</a>(ArgTy, ArgTy);</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> CLI(DAG);</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  CLI.<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a1cc4fec79b89ecd469ae1fe4b86b242a">setDebugLoc</a>(dl)</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      .<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a1d747845f1b76415136d5713cdfa828f">setChain</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>())</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;      .setLibCallee(<a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>, RetTy, Callee, std::move(Args));</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;  std::pair&lt;SDValue, SDValue&gt; CallResult = <a class="code" href="classllvm_1_1TargetLowering.html#a85c180916a0b56a2cf0168cb2fa79d44">LowerCallTo</a>(CLI);</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordflow">return</span> CallResult.first;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;}</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49"> 2722</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  Op = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  Op = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, Op);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::EXTRACT_SUBREG, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>, Op,</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::hsub, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;      0);</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;}</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7"> 2737</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT) {</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  <span class="keywordflow">if</span> (OrigVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt;= 64)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <span class="keywordflow">return</span> OrigVT;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OrigVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() &amp;&amp; <span class="stringliteral">&quot;Expecting a simple value type&quot;</span>);</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> OrigSimpleTy = OrigVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordflow">switch</span> (OrigSimpleTy) {</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Vector Type&quot;</span>);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">MVT::v2i8</a>:</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">MVT::v2i16</a>:</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a>:</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordflow">return</span>  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  }</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;}</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96"> 2754</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy,</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy,</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;                                                 <span class="keywordtype">unsigned</span> ExtOpcode) {</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  <span class="comment">// The vector originally had a size of OrigTy. It was then extended to ExtTy.</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  <span class="comment">// We expect the ExtTy to be 128-bits total. If the OrigTy is less than</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  <span class="comment">// 64-bits we need to insert a new extension so that it will be 64-bits.</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ExtTy.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>() &amp;&amp; <span class="stringliteral">&quot;Unexpected extension size&quot;</span>);</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;  <span class="keywordflow">if</span> (OrigTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt;= 64)</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    <span class="keywordflow">return</span> N;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  <span class="comment">// Must extend size to at least 64 bits to be used as an operand for VMULL.</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT = <a class="code" href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a>(OrigTy);</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtOpcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), NewVT, N);</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;}</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629"> 2771</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;                                   <span class="keywordtype">bool</span> isSigned) {</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>)</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Elt : N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a49cb9c7ce00728d740407d294d27f815">op_values</a>()) {</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(Elt)) {</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;      <span class="keywordtype">unsigned</span> EltSize = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;      <span class="keywordtype">unsigned</span> HalfSize = EltSize / 2;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;      <span class="keywordflow">if</span> (isSigned) {</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">isIntN</a>(HalfSize, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getSExtValue()))</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1a995470163b6d76695cba5bc8dfb529">isUIntN</a>(HalfSize, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue()))</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;      }</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    }</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  }</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;}</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426"> 2797</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> || N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>)</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), DAG,</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;                                             N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;                                             N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;                                             N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>());</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a> &amp;&amp; <span class="stringliteral">&quot;expected BUILD_VECTOR&quot;</span>);</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = VT.getScalarSizeInBits() / 2;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.getVectorNumElements();</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> TruncVT = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(EltSize);</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; ++i) {</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i));</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;CInt = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>();</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    <span class="comment">// Element types smaller than 32 bits are not legal, so use i32 elements.</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    <span class="comment">// The values are implicitly truncated so sext vs. zext doesn&#39;t matter.</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CInt.zextOrTrunc(32), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  }</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(TruncVT, NumElts), dl, Ops);</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;}</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3"> 2821</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  <span class="keywordflow">return</span> N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> ||</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;         <a class="code" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a>(N, DAG, <span class="keyword">true</span>);</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;}</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250"> 2826</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  <span class="keywordflow">return</span> N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> ||</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;         <a class="code" href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a>(N, DAG, <span class="keyword">false</span>);</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;}</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;</div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08"> 2831</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;    <span class="keywordflow">return</span> N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;      <a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(N0, DAG) &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(N1, DAG);</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  }</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;}</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414"> 2842</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> || Opcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;    <span class="keywordflow">return</span> N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;      <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(N0, DAG) &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(N1, DAG);</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  }</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;}</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFLT_ROUNDS_(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="comment">// The rounding mode is in bits 23:22 of the FPSCR.</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="comment">// The ARM rounding mode value to FLT_ROUNDS mapping is 0-&gt;1, 1-&gt;2, 2-&gt;3, 3-&gt;0</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="comment">// The formula we use to implement this is (((FPSCR + 1 &lt;&lt; 22) &gt;&gt; 22) &amp; 3)</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  <span class="comment">// so that the shift + and get folded into a bitfield extract.</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FPCR_64 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_get_fpcr, dl,</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;                                                <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FPCR_32 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, FPCR_64);</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FltRounds = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, FPCR_32,</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1U &lt;&lt; 22, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RMODE = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, FltRounds,</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                              DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(22, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, RMODE,</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(3, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4"> 2873</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;  <span class="comment">// Multiplications are only custom-lowered for 128-bit vectors so that</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  <span class="comment">// VMULL can be detected.  Otherwise v2i64 multiplications are not legal.</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>() &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;         <span class="stringliteral">&quot;unexpected type for custom-lowering ISD::MUL&quot;</span>);</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="keywordtype">bool</span> isMLA = <span class="keyword">false</span>;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <span class="keywordtype">bool</span> isN0SExt = <a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(N0, DAG);</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;  <span class="keywordtype">bool</span> isN1SExt = <a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(N1, DAG);</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  <span class="keywordflow">if</span> (isN0SExt &amp;&amp; isN1SExt)</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">AArch64ISD::SMULL</a>;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    <span class="keywordtype">bool</span> isN0ZExt = <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(N0, DAG);</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;    <span class="keywordtype">bool</span> isN1ZExt = <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(N1, DAG);</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;    <span class="keywordflow">if</span> (isN0ZExt &amp;&amp; isN1ZExt)</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">AArch64ISD::UMULL</a>;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isN1SExt || isN1ZExt) {</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;      <span class="comment">// Look for (s/zext A + s/zext B) * (s/zext C). We want to turn these</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;      <span class="comment">// into (s/zext A * s/zext C) + (s/zext B * s/zext C)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;      <span class="keywordflow">if</span> (isN1SExt &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a>(N0, DAG)) {</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;        NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">AArch64ISD::SMULL</a>;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;        isMLA = <span class="keyword">true</span>;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isN1ZExt &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a>(N0, DAG)) {</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;        NewOpc =  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">AArch64ISD::UMULL</a>;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;        isMLA = <span class="keyword">true</span>;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isN0ZExt &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a>(N1, DAG)) {</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(N0, N1);</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;        NewOpc =  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">AArch64ISD::UMULL</a>;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;        isMLA = <span class="keyword">true</span>;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;      }</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;    }</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;    <span class="keywordflow">if</span> (!NewOpc) {</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>)</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;        <span class="comment">// Fall through to expand this.  It is not legal.</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;        <span class="comment">// Other vector multiplications are legal.</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    }</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  }</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  <span class="comment">// Legalize to a S/UMULL instruction</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = <a class="code" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a>(N1, DAG);</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  <span class="keywordflow">if</span> (!isMLA) {</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    Op0 = <a class="code" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a>(N0, DAG);</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() &amp;&amp;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;           Op1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() &amp;&amp;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;           <span class="stringliteral">&quot;unexpected types for extended operands to VMULL&quot;</span>);</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOpc, DL, VT, Op0, Op1);</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  }</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  <span class="comment">// Optimizing (zext A + zext B) * C, to (S/UMULL A, C) + (S/UMULL B, C) during</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <span class="comment">// isel lowering to take advantage of no-stall back to back s/umul + s/umla.</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  <span class="comment">// This is true for CPUs with accumulate forwarding such as Cortex-A53/A57</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N00 = <a class="code" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a>(N0-&gt;getOperand(0).getNode(), DAG);</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N01 = <a class="code" href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a>(N0-&gt;getOperand(1).getNode(), DAG);</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> Op1VT = Op1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N0-&gt;getOpcode(), DL, VT,</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOpc, DL, VT,</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, Op1VT, N00), Op1),</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOpc, DL, VT,</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, Op1VT, N01), Op1));</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;}</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;                                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();    <span class="comment">// Don&#39;t custom lower most intrinsics.</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <span class="keywordflow">case</span> Intrinsic::thread_pointer: {</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">AArch64ISD::THREAD_POINTER</a>, dl, PtrVT);</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;  }</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_abs: {</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    <span class="keywordflow">if</span> (Ty == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>,</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;                                   Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">ISD::ABS</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a>, Result);</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Result);</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; Ty.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; <a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(Ty)) {</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">ISD::ABS</a>, dl, Ty, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unexpected type for AArch64 NEON intrinic&quot;</span>);</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    }</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  }</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_smax:</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umax:</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_smin:</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umin:</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sunpkhi:</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">AArch64ISD::SUNPKHI</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sunpklo:</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">AArch64ISD::SUNPKLO</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uunpkhi:</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">AArch64ISD::UUNPKHI</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uunpklo:</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">AArch64ISD::UUNPKLO</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_clasta_n:</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">AArch64ISD::CLASTA_N</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_clastb_n:</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">AArch64ISD::CLASTB_N</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3));</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_lasta:</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">AArch64ISD::LASTA</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_lastb:</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">AArch64ISD::LASTB</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_rev:</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac09a26e109681cbdf198337dd3ef745f">AArch64ISD::REV</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_tbl:</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">AArch64ISD::TBL</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_trn1:</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">AArch64ISD::TRN1</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_trn2:</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">AArch64ISD::TRN2</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzp1:</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uzp2:</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zip1:</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">AArch64ISD::ZIP1</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_zip2:</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">AArch64ISD::ZIP2</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ptrue:</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">AArch64ISD::PTRUE</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_insr: {</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">Scalar</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarTy = Scalar.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    <span class="keywordflow">if</span> ((ScalarTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>) || (ScalarTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>))</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;      Scalar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Scalar);</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">AArch64ISD::INSR</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">Scalar</a>);</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;  }</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="keywordflow">case</span> Intrinsic::localaddress: {</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *RegInfo = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RegInfo-&gt;getLocalAddressRegister(MF);</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), dl, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;                              Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>());</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  }</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="keywordflow">case</span> Intrinsic::eh_recoverfp: {</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="comment">// FIXME: This needs to be implemented to correctly handle highly aligned</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;    <span class="comment">// stack objects. For now we simply return the incoming FP. Refer D53541</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;    <span class="comment">// for more details.</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FnOp = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IncomingFPOp = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GSD = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a>&gt;(FnOp);</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    <span class="keyword">auto</span> *Fn = dyn_cast_or_null&lt;Function&gt;(GSD ? GSD-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>() : <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    <span class="keywordflow">if</span> (!Fn)</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;          <span class="stringliteral">&quot;llvm.eh.recoverfp must take a function as the first argument&quot;</span>);</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">return</span> IncomingFPOp;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  }</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  }</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;}</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::isVectorLoadExtDesirable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal)<span class="keyword"> const </span>{</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <span class="keywordflow">return</span> ExtVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>();</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;}</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="comment">// Custom lower trunc store for v4i8 vectors, since it is promoted to v4i16.</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1"> 3069</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>,</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                        <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;VT should be a vector type&quot;</span>);</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MemVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">MVT::v4i8</a> &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>);</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a> = ST-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>();</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="comment">// It first extend the promoted v4i16 to v8i16, truncate to v8i8, and extract</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  <span class="comment">// the word lane which represent the v4i8 subvector.  It optimizes the store</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="comment">// to:</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  <span class="comment">//   xtn  v0.8b, v0.8h</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;  <span class="comment">//   str  s0, [x0]</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UndefVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, DL,</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;                                        {<a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">Undef</a>, Undef});</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TruncExt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>,</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;                                 Value, UndefVec);</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Trunc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, TruncExt);</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  Trunc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>, Trunc);</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtractTrunc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;                                     Trunc, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(ST-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), DL, ExtractTrunc,</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                      ST-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>(), ST-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;}</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">// Custom lowering for any store, vector or scalar and/or default or with</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">// a truncate operations.  Currently only custom lower truncate operation</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">// from vector v4i16 to v4i8 or volatile stores of i128.</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> Dl(Op);</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *StoreNode = cast&lt;StoreSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (StoreNode &amp;&amp; <span class="stringliteral">&quot;Can only custom lower store nodes&quot;</span>);</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a> = StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>();</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Value.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <span class="keywordtype">unsigned</span> AS = StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">getAddressSpace</a>();</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>();</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="keywordflow">if</span> (Align &lt; MemVT.<a class="code" href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">getStoreSize</a>() &amp;&amp;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;        !<a class="code" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">allowsMisalignedMemoryAccesses</a>(MemVT, AS, Align,</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;                                        StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>(),</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;                                        <span class="keyword">nullptr</span>)) {</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">scalarizeVectorStore</a>(StoreNode, DAG);</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    }</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;    <span class="keywordflow">if</span> (StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#aa749a22473eb96b69739110332910e4e">isTruncatingStore</a>()) {</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a>(Dl, StoreNode, VT, MemVT, DAG);</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    }</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MemVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a> &amp;&amp; StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">isVolatile</a>()) {</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>);</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> =</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">ISD::EXTRACT_ELEMENT</a>, Dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>(),</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, Dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> =</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">ISD::EXTRACT_ELEMENT</a>, Dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>(),</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, Dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">AArch64ISD::STP</a>, Dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>),</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;        {StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>, StoreNode-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>()},</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;        StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(), StoreNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  }</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;}</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839"> 3145</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">AArch64TargetLowering::LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Custom lowering: &quot;</span>);</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a68cdc2666693dffb9173a9dffee11ab8">dump</a>());</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented operand&quot;</span>);</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>:</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a>(Op, DAG);</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>:</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    <span class="keywordflow">return</span> LowerGlobalAddress(Op, DAG);</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a49f1172c7014cc4fa3570792e6834e2c">ISD::GlobalTLSAddress</a>:</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    <span class="keywordflow">return</span> LowerGlobalTLSAddress(Op, DAG);</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>:</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">ISD::STRICT_FSETCC</a>:</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>:</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    <span class="keywordflow">return</span> LowerSETCC(Op, DAG);</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">ISD::BR_CC</a>:</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="keywordflow">return</span> LowerBR_CC(Op, DAG);</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>:</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    <span class="keywordflow">return</span> LowerSELECT(Op, DAG);</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">ISD::SELECT_CC</a>:</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">return</span> LowerSELECT_CC(Op, DAG);</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0c70100db6ddc0b37b56feb242145cf4">ISD::JumpTable</a>:</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;    <span class="keywordflow">return</span> LowerJumpTable(Op, DAG);</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a716d19ebad1927a2e8dd5fe3f951f882">ISD::BR_JT</a>:</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;    <span class="keywordflow">return</span> LowerBR_JT(Op, DAG);</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">ISD::ConstantPool</a>:</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    <span class="keywordflow">return</span> LowerConstantPool(Op, DAG);</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003">ISD::BlockAddress</a>:</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;    <span class="keywordflow">return</span> LowerBlockAddress(Op, DAG);</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adfe32beaa596a1512b17e66b46e773ed">ISD::VASTART</a>:</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;    <span class="keywordflow">return</span> LowerVASTART(Op, DAG);</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a804c1960ac64628cdd1f74d7de885284">ISD::VACOPY</a>:</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    <span class="keywordflow">return</span> LowerVACOPY(Op, DAG);</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae77d03846b31c41c4860bcd96d780a78">ISD::VAARG</a>:</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <span class="keywordflow">return</span> LowerVAARG(Op, DAG);</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">ISD::ADDC</a>:</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">ISD::ADDE</a>:</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">ISD::SUBC</a>:</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">ISD::SUBE</a>:</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a>(Op, DAG);</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">ISD::SADDO</a>:</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">ISD::UADDO</a>:</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">ISD::SSUBO</a>:</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">ISD::USUBO</a>:</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">ISD::SMULO</a>:</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">ISD::UMULO</a>:</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a>(Op, DAG);</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">ISD::FADD</a>:</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;    <span class="keywordflow">return</span> LowerF128Call(Op, DAG, RTLIB::ADD_F128);</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">ISD::FSUB</a>:</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;    <span class="keywordflow">return</span> LowerF128Call(Op, DAG, RTLIB::SUB_F128);</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>:</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <span class="keywordflow">return</span> LowerF128Call(Op, DAG, RTLIB::MUL_F128);</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>:</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;    <span class="keywordflow">return</span> LowerF128Call(Op, DAG, RTLIB::DIV_F128);</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>:</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba">ISD::STRICT_FP_ROUND</a>:</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;    <span class="keywordflow">return</span> LowerFP_ROUND(Op, DAG);</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>:</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;    <span class="keywordflow">return</span> LowerFP_EXTEND(Op, DAG);</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdb38c8daa8c1ab881007062d113cef3">ISD::FRAMEADDR</a>:</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;    <span class="keywordflow">return</span> LowerFRAMEADDR(Op, DAG);</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add9a41fa65a9675200d73710a82b880e">ISD::SPONENTRY</a>:</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    <span class="keywordflow">return</span> LowerSPONENTRY(Op, DAG);</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc">ISD::RETURNADDR</a>:</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="keywordflow">return</span> LowerRETURNADDR(Op, DAG);</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a591c03cc284124ff624856ce485ebc17">ISD::ADDROFRETURNADDR</a>:</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    <span class="keywordflow">return</span> LowerADDROFRETURNADDR(Op, DAG);</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="keywordflow">return</span> LowerINSERT_VECTOR_ELT(Op, DAG);</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>:</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    <span class="keywordflow">return</span> LowerEXTRACT_VECTOR_ELT(Op, DAG);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>:</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;    <span class="keywordflow">return</span> LowerBUILD_VECTOR(Op, DAG);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">ISD::VECTOR_SHUFFLE</a>:</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    <span class="keywordflow">return</span> LowerVECTOR_SHUFFLE(Op, DAG);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>:</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;    <span class="keywordflow">return</span> LowerSPLAT_VECTOR(Op, DAG);</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>:</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;    <span class="keywordflow">return</span> LowerEXTRACT_SUBVECTOR(Op, DAG);</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    <span class="keywordflow">return</span> LowerVectorSRA_SRL_SHL(Op, DAG);</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">ISD::SHL_PARTS</a>:</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keywordflow">return</span> LowerShiftLeftParts(Op, DAG);</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">ISD::SRL_PARTS</a>:</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">ISD::SRA_PARTS</a>:</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    <span class="keywordflow">return</span> LowerShiftRightParts(Op, DAG);</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>:</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <span class="keywordflow">return</span> LowerCTPOP(Op, DAG);</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">ISD::FCOPYSIGN</a>:</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <span class="keywordflow">return</span> LowerFCOPYSIGN(Op, DAG);</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;    <span class="keywordflow">return</span> LowerVectorOR(Op, DAG);</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a71fcee9f16ffcb6377a8ff6e91c69866">LowerXOR</a>(Op, DAG);</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a691a4c9004e9bd04d1c0bebc5df57443">ISD::PREFETCH</a>:</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a>(Op, DAG);</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>:</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>:</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">ISD::STRICT_SINT_TO_FP</a>:</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab">ISD::STRICT_UINT_TO_FP</a>:</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    <span class="keywordflow">return</span> LowerINT_TO_FP(Op, DAG);</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>:</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>:</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">ISD::STRICT_FP_TO_SINT</a>:</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579">ISD::STRICT_FP_TO_UINT</a>:</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;    <span class="keywordflow">return</span> LowerFP_TO_INT(Op, DAG);</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">ISD::FSINCOS</a>:</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;    <span class="keywordflow">return</span> LowerFSINCOS(Op, DAG);</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a06a1a0916d630a342fc3c355b0de8eab">ISD::FLT_ROUNDS_</a>:</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;    <span class="keywordflow">return</span> LowerFLT_ROUNDS_(Op, DAG);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>:</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a>(Op, DAG);</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>:</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;    <span class="keywordflow">return</span> LowerINTRINSIC_WO_CHAIN(Op, DAG);</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="keywordflow">return</span> LowerSTORE(Op, DAG);</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">ISD::VECREDUCE_ADD</a>:</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2">ISD::VECREDUCE_SMAX</a>:</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70">ISD::VECREDUCE_SMIN</a>:</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040">ISD::VECREDUCE_UMAX</a>:</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0">ISD::VECREDUCE_UMIN</a>:</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a323856d66e2d8b1f74e528e3f9fe804d">ISD::VECREDUCE_FMAX</a>:</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6a8980cf09891ec57cbce010ba119f79">ISD::VECREDUCE_FMIN</a>:</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    <span class="keywordflow">return</span> LowerVECREDUCE(Op, DAG);</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>:</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;    <span class="keywordflow">return</span> LowerATOMIC_LOAD_SUB(Op, DAG);</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>:</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;    <span class="keywordflow">return</span> LowerATOMIC_LOAD_AND(Op, DAG);</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa71ac22470bf853868fe6b39a25bac72">ISD::DYNAMIC_STACKALLOC</a>:</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;    <span class="keywordflow">return</span> LowerDYNAMIC_STACKALLOC(Op, DAG);</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  }</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;}</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//                      Calling Convention Implementation</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">/// Selects the correct CCAssignFn for a given CallingConvention value.</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7"> 3290</a></span>&#160;<span class="comment"></span><a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">AArch64TargetLowering::CCAssignFnForCall</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC,</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;                                                     <span class="keywordtype">bool</span> IsVarArg)<span class="keyword"> const </span>{</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unsupported calling convention.&quot;</span>);</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a300efd85d130657d0d06f0469980bd0f">CallingConv::AArch64_SVE_VectorCall</a>:</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="comment">// Calling SVE functions is currently not yet supported.</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unsupported calling convention.&quot;</span>);</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a>:</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae830c1cffeb292a38522e7a5f6ef774d">CC_AArch64_WebKit_JS</a>;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a09143d946f7d94cb279828e088c50d19">CC_AArch64_GHC</a>;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a>:</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83">CallingConv::Swift</a>:</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>() &amp;&amp; IsVarArg)</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a6a7156d44206f906ee4f4108ca4457ce">CC_AArch64_Win64_VarArg</a>;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>())</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a801ce153568c325d0456bca73ad60048">CC_AArch64_AAPCS</a>;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;    <span class="keywordflow">if</span> (!IsVarArg)</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab29a24e9bc5ca4a3916771b6a26d9331">CC_AArch64_DarwinPCS</a>;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;    <span class="keywordflow">return</span> Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() ? <a class="code" href="namespacellvm.html#acfa280a237d9d6440646a84b66add3a9">CC_AArch64_DarwinPCS_ILP32_VarArg</a></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;                                      : <a class="code" href="namespacellvm.html#a1c90fda6284918b945fb5225a83f7c7e">CC_AArch64_DarwinPCS_VarArg</a>;</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>:</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;    <span class="keywordflow">return</span> IsVarArg ? <a class="code" href="namespacellvm.html#a6a7156d44206f906ee4f4108ca4457ce">CC_AArch64_Win64_VarArg</a> : <a class="code" href="namespacellvm.html#a801ce153568c325d0456bca73ad60048">CC_AArch64_AAPCS</a>;</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">CallingConv::CFGuard_Check</a>:</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a34d93b678d192c6bca4f91ec5c918ded">CC_AArch64_Win64_CFGuard_Check</a>;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;   <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a0e62ecb2c693281fafd77f39b2ddd284">CallingConv::AArch64_VectorCall</a>:</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;     <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a801ce153568c325d0456bca73ad60048">CC_AArch64_AAPCS</a>;</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  }</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;}</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *</div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a"> 3325</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">AArch64TargetLowering::CCAssignFnForReturn</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">return</span> CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a> ? <a class="code" href="namespacellvm.html#a1b84a5f101e2fbf27d8541b0dd0eb4dc">RetCC_AArch64_WebKit_JS</a></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;                                      : <a class="code" href="namespacellvm.html#a05e34e567c905a27a39b062b561a42f4">RetCC_AArch64_AAPCS</a>;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;}</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFormalArguments(</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  <span class="keywordtype">bool</span> IsWin64 = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a8d38ac8f86a38869b906ed0e2947b9d2">isCallingConvWin64</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="comment">// Assign locations to all of the incoming arguments.</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SDValue&gt;</a> CopiedRegs;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), ArgLocs,</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;  <span class="comment">// At this point, Ins[].VT may already be promoted to i32. To correctly</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  <span class="comment">// handle passing i8 as i8 instead of i32 on stack, we pass in both i32 and</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  <span class="comment">// i8 to CC_AArch64_AAPCS with i32 being ValVT and i8 being LocVT.</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;  <span class="comment">// Since AnalyzeFormalArguments uses Ins[].VT for both ValVT and LocVT, here</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">// we use a special version of AnalyzeFormalArguments to pass in ValVT and</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  <span class="comment">// LocVT.</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  <span class="keywordtype">unsigned</span> NumArgs = Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;  <a class="code" href="classllvm_1_1Argument.html">Function::const_arg_iterator</a> CurOrigArg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">arg_begin</a>();</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;  <span class="keywordtype">unsigned</span> CurArgIdx = 0;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumArgs; ++i) {</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT = Ins[i].VT;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    <span class="keywordflow">if</span> (Ins[i].isOrigArg()) {</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;      std::advance(CurOrigArg, Ins[i].getOrigArgIndex() - CurArgIdx);</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;      CurArgIdx = Ins[i].getOrigArgIndex();</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;      <span class="comment">// Get type of the original argument.</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> ActualVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(), CurOrigArg-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>(),</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;                                  <span class="comment">/*AllowUnknown*/</span> <span class="keyword">true</span>);</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> ActualMVT = ActualVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ? ActualVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>() : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>;</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;      <span class="comment">// If ActualMVT is i1/i8/i16, we should set LocVT to i8/i8/i16.</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;      <span class="keywordflow">if</span> (ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> || ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;        ValVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;        ValVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;    }</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CallConv, <span class="comment">/*IsVarArg=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;    <span class="keywordtype">bool</span> Res =</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;        AssignFn(i, ValVT, ValVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>, Ins[i].Flags, CCInfo);</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Res &amp;&amp; <span class="stringliteral">&quot;Call operand has unhandled type&quot;</span>);</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;    (void)Res;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;  }</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ArgLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>());</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 16&gt;</a> ArgValues;</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = ArgLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[i];</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;    <span class="keywordflow">if</span> (Ins[i].Flags.isByVal()) {</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;      <span class="comment">// Byval is used for HFAs in the PCS, but the system should work in a</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;      <span class="comment">// non-compliant manner for larger structs.</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;      <span class="keywordtype">int</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ins[i].Flags.getByValSize();</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;      <span class="keywordtype">unsigned</span> NumRegs = (Size + 7) / 8;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;      <span class="comment">// FIXME: This works on big-endian for composite byvals, which are the common</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;      <span class="comment">// case. It should also work for fundamental types too.</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;      <span class="keywordtype">unsigned</span> FrameIdx =</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(8 * NumRegs, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FrameIdxN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FrameIdx, PtrVT);</div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(FrameIdxN);</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;    }</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgValue;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>()) {</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;      <span class="comment">// Arguments stored in registers.</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> RegVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>();</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;      <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;        RC = &amp;AArch64::GPR32RegClass;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;        RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;        RC = &amp;AArch64::FPR16RegClass;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;        RC = &amp;AArch64::FPR32RegClass;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || RegVT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>())</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;        RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a> || RegVT.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>())</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;        RC = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;               RegVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;        RC = &amp;AArch64::PPRRegClass;</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>())</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;        RC = &amp;AArch64::ZPRRegClass;</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;RegVT not supported by FORMAL_ARGUMENTS Lowering&quot;</span>);</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;      <span class="comment">// Transform the arguments in physical registers into virtual ones.</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), RC);</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;      ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, Reg, RegVT);</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;      <span class="comment">// If this is an 8, 16 or 32-bit value, it is really passed promoted</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;      <span class="comment">// to 64 bits.  Insert an assert[sz]ext to capture this, then</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;      <span class="comment">// truncate to the right size.</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;      <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>:</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;               <span class="stringliteral">&quot;Only scalable vectors can be passed indirectly&quot;</span>);</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Spilling of SVE vectors not yet implemented&quot;</span>);</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;        ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), ArgValue);</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a>:</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;        ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, RegVT, ArgValue,</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, RegVT));</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;        ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(ArgValue, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>());</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;      }</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;    } <span class="keywordflow">else</span> { <span class="comment">// VA.isRegLoc()</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>() &amp;&amp; <span class="stringliteral">&quot;CCValAssign is neither reg nor mem&quot;</span>);</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;      <span class="keywordtype">unsigned</span> ArgOffset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;      <span class="keywordtype">unsigned</span> ArgSize = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() / 8;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> BEAlign = 0;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">isLittleEndian</a>() &amp;&amp; ArgSize &lt; 8 &amp;&amp;</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;          !Ins[i].Flags.isInConsecutiveRegs())</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;        BEAlign = 8 - ArgSize;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;      <span class="keywordtype">int</span> FI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(ArgSize, ArgOffset + BEAlign, <span class="keyword">true</span>);</div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;      <span class="comment">// Create load nodes to retrieve arguments from the stack.</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FIN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FI, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;      <span class="comment">// For NON_EXTLOAD, generic code in getLoad assert(ValVT == MemVT)</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;      <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a> = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> MemVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>();</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;      <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a467b8d92c7df0dbb83e53cf2694920c4">CCValAssign::Trunc</a>:</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;        MemVT = VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>();</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>:</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;               <span class="stringliteral">&quot;Only scalable vectors can be passed indirectly&quot;</span>);</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Spilling of SVE vectors not yet implemented&quot;</span>);</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;        ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;        ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>;</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;        ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">ISD::EXTLOAD</a>;</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;      }</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;      ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64cfa2d394d0598689bf2449ff8044ae">getExtLoad</a>(</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;          ExtType, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), Chain, FIN,</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;          <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), FI),</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;          MemVT);</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    }</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() &amp;&amp; Ins[i].Flags.isPointer())</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;      ArgValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, ArgValue.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;                             ArgValue, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ArgValue);</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;  }</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;  <span class="comment">// varargs</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;  <span class="keywordflow">if</span> (isVarArg) {</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() || IsWin64) {</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;      <span class="comment">// The AAPCS variadic function ABI is identical to the non-variadic</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;      <span class="comment">// one. As a result there may be more arguments in registers and we should</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;      <span class="comment">// save them for future reference.</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;      <span class="comment">// Win64 variadic functions also pass arguments in registers, but all float</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;      <span class="comment">// arguments are passed in integer registers.</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;      saveVarArgRegisters(CCInfo, DAG, DL, Chain);</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    }</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;    <span class="comment">// This will point to the next argument passed via stack.</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = CCInfo.getNextStackOffset();</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <span class="comment">// We currently pass all varargs at 8-byte alignment, or 4 for ILP32</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    StackOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(StackOffset, Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() ? 4 : 8);</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a3579b908528b4652650ed24f8c5044c3">setVarArgsStackIndex</a>(MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(4, StackOffset, <span class="keyword">true</span>));</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;    <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a7819a781e436c677ed1613c7739ee53e">hasMustTailInVarArgFunc</a>()) {</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MVT, 2&gt;</a> RegParmTypes;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;      RegParmTypes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;      RegParmTypes.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;      <span class="comment">// Compute the set of forwarded registers. The rest are scratch.</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ForwardedRegister&gt;</a> &amp;Forwards =</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;                                       FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e10f730bb07d7098bdf83a754eaffc8">getForwardedMustTailRegParms</a>();</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;      CCInfo.analyzeMustTailForwardedRegisters(Forwards, RegParmTypes,</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;                                               <a class="code" href="namespacellvm.html#a801ce153568c325d0456bca73ad60048">CC_AArch64_AAPCS</a>);</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;      <span class="comment">// Conservatively forward X8, since it might be used for aggregate return.</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;      <span class="keywordflow">if</span> (!CCInfo.isAllocated(AArch64::X8)) {</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;        <span class="keywordtype">unsigned</span> X8VReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(AArch64::X8, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;        Forwards.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="structllvm_1_1ForwardedRegister.html">ForwardedRegister</a>(X8VReg, AArch64::X8, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;      }</div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;    }</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;  }</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;  <span class="comment">// On Windows, InReg pointers must be returned, so record the pointer in a</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;  <span class="comment">// virtual register at the start of the function so it can be returned in the</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  <span class="comment">// epilogue.</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;  <span class="keywordflow">if</span> (IsWin64) {</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;      <span class="keywordflow">if</span> (Ins[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Flags.isInReg()) {</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#ab0a89286bc67d60002c353f80503e8cd">getSRetReturnReg</a>());</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;        <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrTy = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> =</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;            MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(PtrTy));</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;        FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#aca78815d0b439cadb992c6436df5d72b">setSRetReturnReg</a>(Reg);</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Copy = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, InVals[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;        Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Copy, Chain);</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;      }</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;    }</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;  }</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  <span class="keywordtype">unsigned</span> StackArgSize = CCInfo.getNextStackOffset();</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;  <span class="keywordtype">bool</span> TailCallOpt = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>;</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;  <span class="keywordflow">if</span> (DoesCalleeRestoreStack(CallConv, TailCallOpt)) {</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;    <span class="comment">// This is a non-standard ABI so by fiat I say we&#39;re allowed to make full</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;    <span class="comment">// use of the stack area to be popped, which must be aligned to 16 bytes in</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;    <span class="comment">// any case:</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;    StackArgSize = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(StackArgSize, 16);</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;    <span class="comment">// If we&#39;re expected to restore the stack (e.g. fastcc) then we&#39;ll be adding</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;    <span class="comment">// a multiple of 16.</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#afa54f4f948a89516a5d77a58fb8a18d7">setArgumentStackToRestore</a>(StackArgSize);</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;    <span class="comment">// This realignment carries over to the available bytes below. Our own</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;    <span class="comment">// callers will guarantee the space is free by giving an aligned value to</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;    <span class="comment">// CALLSEQ_START.</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  }</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;  <span class="comment">// Even if we&#39;re not expected to free up the space, it&#39;s useful to know how</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;  <span class="comment">// much is there while considering tail calls (because we can reuse it).</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6b6e1593f20bacc0f43b1254988ddd18">setBytesInStackArgArea</a>(StackArgSize);</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>())</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">UpdateCustomCalleeSavedRegs</a>(MF);</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;}</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::saveVarArgRegisters(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;                                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain)<span class="keyword"> const </span>{</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;  <span class="keyword">auto</span> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;  <span class="keywordtype">bool</span> IsWin64 = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a8d38ac8f86a38869b906ed0e2947b9d2">isCallingConvWin64</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> MemOps;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="ARMISelLowering_8cpp.html#a5f1a90f7b781c19253ad1e83617ebad8">GPRArgRegs</a>[] = { AArch64::X0, AArch64::X1, AArch64::X2,</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;                                          AArch64::X3, AArch64::X4, AArch64::X5,</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;                                          AArch64::X6, AArch64::X7 };</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumGPRArgRegs = <a class="code" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(GPRArgRegs);</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;  <span class="keywordtype">unsigned</span> FirstVariadicGPR = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(GPRArgRegs);</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  <span class="keywordtype">unsigned</span> GPRSaveSize = 8 * (NumGPRArgRegs - FirstVariadicGPR);</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">GPRIdx</a> = 0;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="keywordflow">if</span> (GPRSaveSize != 0) {</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;    <span class="keywordflow">if</span> (IsWin64) {</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;      GPRIdx = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(GPRSaveSize, -(<span class="keywordtype">int</span>)GPRSaveSize, <span class="keyword">false</span>);</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;      <span class="keywordflow">if</span> (GPRSaveSize &amp; 15)</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;        <span class="comment">// The extra size here, if triggered, will always be 8.</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;        MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(16 - (GPRSaveSize &amp; 15), -(<span class="keywordtype">int</span>)<a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(GPRSaveSize, 16), <span class="keyword">false</span>);</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;      GPRIdx = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(GPRSaveSize, 8, <span class="keyword">false</span>);</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FIN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(GPRIdx, PtrVT);</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = FirstVariadicGPR; i &lt; NumGPRArgRegs; ++i) {</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;      <span class="keywordtype">unsigned</span> VReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(GPRArgRegs[i], &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, VReg, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;          Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), DL, Val, FIN,</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;          IsWin64</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;              ? <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(),</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;                                                  <a class="code" href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">GPRIdx</a>,</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;                                                  (i - FirstVariadicGPR) * 8)</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;              : <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), i * 8));</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;      MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Store);</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;      FIN =</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, FIN, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(8, DL, PtrVT));</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;    }</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;  }</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6f581cfdb5a35bbcc3968b9ee7ffa4c6">setVarArgsGPRIndex</a>(GPRIdx);</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;  FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#af5aaf1970a8d2d5cbe00aacabb37e011">setVarArgsGPRSize</a>(GPRSaveSize);</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>() &amp;&amp; !IsWin64) {</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> FPRArgRegs[] = {</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;        AArch64::Q0, AArch64::Q1, AArch64::Q2, AArch64::Q3,</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;        AArch64::Q4, AArch64::Q5, AArch64::Q6, AArch64::Q7};</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumFPRArgRegs = <a class="code" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(FPRArgRegs);</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;    <span class="keywordtype">unsigned</span> FirstVariadicFPR = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(FPRArgRegs);</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;    <span class="keywordtype">unsigned</span> FPRSaveSize = 16 * (NumFPRArgRegs - FirstVariadicFPR);</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;    <span class="keywordtype">int</span> FPRIdx = 0;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;    <span class="keywordflow">if</span> (FPRSaveSize != 0) {</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;      FPRIdx = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(FPRSaveSize, 16, <span class="keyword">false</span>);</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FIN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FPRIdx, PtrVT);</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = FirstVariadicFPR; i &lt; NumFPRArgRegs; ++i) {</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;        <span class="keywordtype">unsigned</span> VReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(FPRArgRegs[i], &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, VReg, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;            Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1), DL, Val, FIN,</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;            <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), i * 16));</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;        MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Store);</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;        FIN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, FIN,</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(16, DL, PtrVT));</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;      }</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;    }</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#af3d5db606772049b0fc898bbfc34cf73">setVarArgsFPRIndex</a>(FPRIdx);</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a91c58dd5b17822ae117072fdc3ca6c84">setVarArgsFPRSize</a>(FPRSaveSize);</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  }</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;  <span class="keywordflow">if</span> (!MemOps.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, MemOps);</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;  }</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;}</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment">/// LowerCallResult - Lower the result values of a call into the</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment">/// appropriate copies out of appropriate physical registers.</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerCallResult(</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal)<span class="keyword"> const </span>{</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetCC = CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;                          ? <a class="code" href="namespacellvm.html#a1b84a5f101e2fbf27d8541b0dd0eb4dc">RetCC_AArch64_WebKit_JS</a></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;                          : <a class="code" href="namespacellvm.html#a05e34e567c905a27a39b062b561a42f4">RetCC_AArch64_AAPCS</a>;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;  <span class="comment">// Assign locations to each value returned by this call.</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> RVLocs;</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SDValue&gt;</a> CopiedRegs;</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), RVLocs,</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a34218a663a02de9dc2d26a5639f58ebe">AnalyzeCallResult</a>(Ins, RetCC);</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;  <span class="comment">// Copy all of the result registers out of their specified physreg.</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != RVLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); ++i) {</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> VA = RVLocs[i];</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;    <span class="comment">// Pass &#39;this&#39; value directly from the argument to return value, to avoid</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;    <span class="comment">// reg unit interference</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;    <span class="keywordflow">if</span> (i == 0 &amp;&amp; isThisReturn) {</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5378385666bd865565fcf8407fcc36f9">needsCustom</a>() &amp;&amp; VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;             <span class="stringliteral">&quot;unexpected return calling convention register assignment&quot;</span>);</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;      InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(ThisVal);</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;    }</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;    <span class="comment">// Avoid copying a physreg twice since RegAllocFast is incompetent and only</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;    <span class="comment">// allows one use of a physreg per block.</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = CopiedRegs.<a class="code" href="classllvm_1_1DenseMapBase.html#a0b2ca98dc28c61793ff5c90d23e5f14e">lookup</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>());</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;    <span class="keywordflow">if</span> (!Val) {</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;      Val =</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), InFlag);</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;      Chain = Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;      InFlag = Val.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2);</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;      CopiedRegs[VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>()] = Val;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    }</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), Val);</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a>:</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), Val,</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()));</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Val, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>());</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;    }</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    InVals.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Val);</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;  }</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;}</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">/// Return true if the calling convention is one that we can guarantee TCO for.</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"> 3738</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  <span class="keywordflow">return</span> CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;}</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">/// Return true if we might ever do TCO for calls with this calling convention.</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504"> 3743</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC) {</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">CallingConv::PreserveMost</a>:</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83">CallingConv::Swift</a>:</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CC);</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  }</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;}</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::isEligibleForTailCallOptimization(</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(CalleeCC))</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;  <span class="keywordtype">bool</span> CCMatch = CallerCC == CalleeCC;</div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;  <span class="comment">// Byval parameters hand the function a pointer directly into the stack area</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;  <span class="comment">// we want to reuse during a tail call. Working around this *is* possible (see</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;  <span class="comment">// X86) but less efficient and uglier in LowerCall.</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Argument.html">Function::const_arg_iterator</a> i = CallerF.<a class="code" href="classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">arg_begin</a>(),</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;                                    <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = CallerF.<a class="code" href="classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">arg_end</a>();</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;       i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;    <span class="keywordflow">if</span> (i-&gt;hasByValAttr())</div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;</div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;    <span class="comment">// On Windows, &quot;inreg&quot; attributes signify non-aggregate indirect returns.</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;    <span class="comment">// In this case, it is necessary to save/restore X0 in the callee. Tail</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    <span class="comment">// call opt interferes with this. So we disable tail call opt when the</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;    <span class="comment">// caller has an argument with &quot;inreg&quot; attribute.</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;    <span class="comment">// FIXME: Check whether the callee also has an &quot;inreg&quot; argument.</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;    <span class="keywordflow">if</span> (i-&gt;hasInRegAttr())</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;  }</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>)</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CalleeCC) &amp;&amp; CCMatch;</div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;  <span class="comment">// Externally-defined functions with weak linkage should not be</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;  <span class="comment">// tail-called on AArch64 when the OS does not support dynamic</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  <span class="comment">// pre-emption of symbols, as the AAELF spec requires normal calls</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <span class="comment">// to undefined weak functions to be replaced with a NOP or jump to the</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="comment">// next instruction. The behaviour of branch instructions in this</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;  <span class="comment">// situation (as used for tail calls) is implementation-defined, so we</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;  <span class="comment">// cannot rely on the linker replacing the tail call with a return.</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a> = dyn_cast&lt;GlobalAddressSDNode&gt;(Callee)) {</div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = <a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>-&gt;getGlobal();</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>();</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    <span class="keywordflow">if</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a51af265dc931258cdb8ffb37ee6decee">hasExternalWeakLinkage</a>() &amp;&amp;</div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;        (!TT.<a class="code" href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">isOSWindows</a>() || TT.<a class="code" href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">isOSBinFormatELF</a>() || TT.<a class="code" href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">isOSBinFormatMachO</a>()))</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;  }</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;  <span class="comment">// Now we search for cases where we can use a tail call without changing the</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;  <span class="comment">// ABI. Sibcall is used in some places (particularly gcc) to refer to this</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;  <span class="comment">// concept.</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;  <span class="comment">// I want anyone implementing a new calling convention to think long and hard</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;  <span class="comment">// about this assert.</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!isVarArg || CalleeCC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>) &amp;&amp;</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;         <span class="stringliteral">&quot;Unexpected variadic calling convention&quot;</span>);</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>();</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  <span class="keywordflow">if</span> (isVarArg &amp;&amp; !Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;    <span class="comment">// At least two cases here: if caller is fastcc then we can&#39;t have any</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;    <span class="comment">// memory arguments (we&#39;d be expected to clean up the stack afterwards). If</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;    <span class="comment">// caller is C then we could potentially use its argument area.</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    <span class="comment">// FIXME: for now we take the most conservative of these in both cases:</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;    <span class="comment">// disallow all variadic memory operands.</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CalleeCC, isVarArg, MF, ArgLocs, C);</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">AnalyzeCallOperands</a>(Outs, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CalleeCC, <span class="keyword">true</span>));</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;ArgLoc : ArgLocs)</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;      <span class="keywordflow">if</span> (!ArgLoc.isRegLoc())</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;  }</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="comment">// Check that the call results are passed in the same way.</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CCState.html#a26c8cba96e72f333e829e607938ce893">CCState::resultsCompatible</a>(CalleeCC, CallerCC, MF, C, Ins,</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;                                  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CalleeCC, isVarArg),</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;                                  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CallerCC, isVarArg)))</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;  <span class="comment">// The callee has to preserve all registers the caller needs to preserve.</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreserved = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">getCallPreservedMask</a>(MF, CallerCC);</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;  <span class="keywordflow">if</span> (!CCMatch) {</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CalleePreserved = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">getCallPreservedMask</a>(MF, CalleeCC);</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>()) {</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(MF, &amp;CallerPreserved);</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(MF, &amp;CalleePreserved);</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    }</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    <span class="keywordflow">if</span> (!TRI-&gt;regmaskSubsetEqual(CallerPreserved, CalleePreserved))</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  }</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;  <span class="comment">// Nothing more to check if the callee is taking no arguments</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;  <span class="keywordflow">if</span> (Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CalleeCC, isVarArg, MF, ArgLocs, C);</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">AnalyzeCallOperands</a>(Outs, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CalleeCC, isVarArg));</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;  <span class="comment">// If the stack arguments for this call do not fit into our own save area then</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;  <span class="comment">// the call cannot be made tail.</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;  <span class="keywordflow">if</span> (CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>() &gt; FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#ae3983ecc9903d3cb991aa6fa865f9419">getBytesInStackArgArea</a>())</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">parametersInCSRMatch</a>(MRI, CallerPreserved, ArgLocs, OutVals))</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;}</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::addTokenForArgument(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;                                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;                                                   <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;                                                   <span class="keywordtype">int</span> ClobberedFI)<span class="keyword"> const </span>{</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> ArgChains;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  int64_t FirstByte = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(ClobberedFI);</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;  int64_t LastByte = FirstByte + MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(ClobberedFI) - 1;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;  <span class="comment">// Include the original chain at the beginning of the list. When this is</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;  <span class="comment">// used by target LowerCall hooks, this helps legalize find the</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;  <span class="comment">// CALLSEQ_BEGIN node.</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  ArgChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Chain);</div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <span class="comment">// Add a chain value for each stack argument corresponding</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> U = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>().<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(),</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;                            UE = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>().<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>();</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;       U != UE; ++U)</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *L = dyn_cast&lt;LoadSDNode&gt;(*U))</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1FrameIndexSDNode.html">FrameIndexSDNode</a> *FI = dyn_cast&lt;FrameIndexSDNode&gt;(L-&gt;getBasePtr()))</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;        <span class="keywordflow">if</span> (FI-&gt;getIndex() &lt; 0) {</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;          int64_t InFirstByte = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">getObjectOffset</a>(FI-&gt;getIndex());</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;          int64_t InLastByte = InFirstByte;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;          InLastByte += MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI-&gt;getIndex()) - 1;</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;          <span class="keywordflow">if</span> ((InFirstByte &lt;= FirstByte &amp;&amp; FirstByte &lt;= InLastByte) ||</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;              (FirstByte &lt;= InFirstByte &amp;&amp; InFirstByte &lt;= LastByte))</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;            ArgChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(L, 1));</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;        }</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;  <span class="comment">// Build a tokenfactor for all the chains.</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Chain), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, ArgChains);</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;}</div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::DoesCalleeRestoreStack(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallCC,</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;                                                   <span class="keywordtype">bool</span> TailCallOpt)<span class="keyword"> const </span>{</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;  <span class="keywordflow">return</span> CallCC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a> &amp;&amp; TailCallOpt;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;}</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">/// LowerCall - Lower a call to a callseq_start + CALL + callseq_end chain,</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/// and add input and output parameter nodes.</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;AArch64TargetLowering::LowerCall(CallLoweringInfo &amp;CLI,</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals)<span class="keyword"> const </span>{</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = CLI.DAG;</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL = CLI.DL;</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::OutputArg, 32&gt;</a> &amp;Outs = CLI.Outs;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 32&gt;</a> &amp;OutVals = CLI.OutVals;</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ISD::InputArg, 32&gt;</a> &amp;Ins = CLI.Ins;</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = CLI.Chain;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee = CLI.Callee;</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;  <span class="keywordtype">bool</span> &amp;IsTailCall = CLI.IsTailCall;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv = CLI.CallConv;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;  <span class="keywordtype">bool</span> IsVarArg = CLI.IsVarArg;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">MachineFunction::CallSiteInfo</a> CSInfo;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;  <span class="keywordtype">bool</span> IsThisReturn = <span class="keyword">false</span>;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;  <span class="keywordtype">bool</span> TailCallOpt = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>;</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;  <span class="keywordtype">bool</span> IsSibCall = <span class="keyword">false</span>;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;    <span class="comment">// Check if it&#39;s really possible to do a tail call.</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;    IsTailCall = isEligibleForTailCallOptimization(</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;        Callee, CallConv, IsVarArg, Outs, OutVals, Ins, DAG);</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;    <span class="keywordflow">if</span> (!IsTailCall &amp;&amp; CLI.CS &amp;&amp; CLI.CS.isMustTailCall())</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to perform tail call elimination on a call &quot;</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;                         <span class="stringliteral">&quot;site marked musttail&quot;</span>);</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;    <span class="comment">// A sibling call is one where we&#39;re under the usual C ABI and not planning</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;    <span class="comment">// to change that but can still do a tail call:</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;    <span class="keywordflow">if</span> (!TailCallOpt &amp;&amp; IsTailCall)</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;      IsSibCall = <span class="keyword">true</span>;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    <span class="keywordflow">if</span> (IsTailCall)</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;      ++NumTailCalls;</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;  }</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  <span class="comment">// Analyze operands of the call, assigning locations to each operand.</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, IsVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), ArgLocs,</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;  <span class="keywordflow">if</span> (IsVarArg) {</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;    <span class="comment">// Handle fixed and variable vector arguments differently.</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;    <span class="comment">// Variable vector arguments always go into memory.</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;    <span class="keywordtype">unsigned</span> NumArgs = Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumArgs; ++i) {</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> ArgVT = Outs[i].VT;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags = Outs[i].Flags;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;      <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CallConv,</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;                                               <span class="comment">/*IsVarArg=*/</span> !Outs[i].IsFixed);</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;      <span class="keywordtype">bool</span> Res = AssignFn(i, ArgVT, ArgVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>, ArgFlags, CCInfo);</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Res &amp;&amp; <span class="stringliteral">&quot;Call operand has unhandled type&quot;</span>);</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;      (void)Res;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;    }</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;    <span class="comment">// At this point, Outs[].VT may already be promoted to i32. To correctly</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;    <span class="comment">// handle passing i8 as i8 instead of i32 on stack, we pass in both i32 and</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;    <span class="comment">// i8 to CC_AArch64_AAPCS with i32 being ValVT and i8 being LocVT.</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;    <span class="comment">// Since AnalyzeCallOperands uses Ins[].VT for both ValVT and LocVT, here</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;    <span class="comment">// we use a special version of AnalyzeCallOperands to pass in ValVT and</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;    <span class="comment">// LocVT.</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;    <span class="keywordtype">unsigned</span> NumArgs = Outs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumArgs; ++i) {</div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT = Outs[i].VT;</div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;      <span class="comment">// Get type of the original argument.</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> ActualVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(),</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;                                  CLI.getArgs()[Outs[i].OrigArgIndex].Ty,</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;                                  <span class="comment">/*AllowUnknown*/</span> <span class="keyword">true</span>);</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> ActualMVT = ActualVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ? ActualVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>() : ValVT;</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;      <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags = Outs[i].Flags;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;      <span class="comment">// If ActualMVT is i1/i8/i16, we should set LocVT to i8/i8/i16.</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;      <span class="keywordflow">if</span> (ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> || ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;        ValVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ActualMVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;        ValVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>;</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;</div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;      <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(CallConv, <span class="comment">/*IsVarArg=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;      <span class="keywordtype">bool</span> Res = AssignFn(i, ValVT, ValVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>, ArgFlags, CCInfo);</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Res &amp;&amp; <span class="stringliteral">&quot;Call operand has unhandled type&quot;</span>);</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;      (void)Res;</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;    }</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;  }</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;  <span class="comment">// Get a count of how many bytes are to be pushed on the stack.</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>();</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;  <span class="keywordflow">if</span> (IsSibCall) {</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;    <span class="comment">// Since we&#39;re not changing the ABI to make this a tail call, the memory</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;    <span class="comment">// operands are already available in the caller&#39;s incoming argument space.</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;    NumBytes = 0;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;  }</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;  <span class="comment">// FPDiff is the byte offset of the call&#39;s argument area from the callee&#39;s.</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;  <span class="comment">// Stores to callee stack arguments will be placed in FixedStackSlots offset</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;  <span class="comment">// by this amount for a tail call. In a sibling call it must be 0 because the</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;  <span class="comment">// caller will deallocate the entire stack and the callee still expects its</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;  <span class="comment">// arguments to begin at SP+0. Completely unused for non-tail calls.</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;  <span class="keywordtype">int</span> FPDiff = 0;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;  <span class="keywordflow">if</span> (IsTailCall &amp;&amp; !IsSibCall) {</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;    <span class="keywordtype">unsigned</span> NumReusableBytes = FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#ae3983ecc9903d3cb991aa6fa865f9419">getBytesInStackArgArea</a>();</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;    <span class="comment">// Since callee will pop argument stack as a tail call, we must keep the</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;    <span class="comment">// popped size 16-byte aligned.</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;    NumBytes = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(NumBytes, 16);</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    <span class="comment">// FPDiff will be negative if this tail call requires more space than we</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;    <span class="comment">// would automatically have in our incoming argument space. Positive if we</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;    <span class="comment">// can actually shrink the stack.</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;    FPDiff = NumReusableBytes - NumBytes;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;    <span class="comment">// The stack pointer must be 16-byte aligned at all times it&#39;s used for a</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;    <span class="comment">// memory operation, which in practice means at *all* times and in</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;    <span class="comment">// particular across call boundaries. Therefore our own arguments started at</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;    <span class="comment">// a 16-byte aligned SP and the delta applied for the tail call should</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;    <span class="comment">// satisfy the same constraint.</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FPDiff % 16 == 0 &amp;&amp; <span class="stringliteral">&quot;unaligned stack on tail call&quot;</span>);</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  }</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="comment">// Adjust the stack pointer for the new arguments...</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  <span class="comment">// These operations are automatically eliminated by the prolog/epilog pass</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall)</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9146909da2f666439a0a0a0a65e45100">getCALLSEQ_START</a>(Chain, NumBytes, 0, DL);</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StackPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, AArch64::SP,</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;                                        <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;</a>, 8&gt; RegsToPass;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 8&gt;</a> RegsUsed;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> MemOpChains;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keyword">auto</span> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;  <span class="keywordflow">if</span> (IsVarArg &amp;&amp; CLI.CS &amp;&amp; CLI.CS.isMustTailCall()) {</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;Forwards = FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e10f730bb07d7098bdf83a754eaffc8">getForwardedMustTailRegParms</a>();</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> : Forwards) {</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.VReg, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.VT);</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;       RegsToPass.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.PReg, Val);</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;    }</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;  }</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;  <span class="comment">// Walk the register/memloc assignments, inserting copies/loads.</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = ArgLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = ArgLocs[i];</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = OutVals[i];</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags = Outs[i].Flags;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;    <span class="comment">// Promote the value if needed.</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">CCValAssign::SExt</a>:</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;      <span class="keywordflow">if</span> (Outs[i].ArgVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;        <span class="comment">// AAPCS requires i1 to be zero-extended to 8-bits by the caller.</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Arg);</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, Arg);</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;      }</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a>:</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; <span class="stringliteral">&quot;only expect 32 -&gt; 64 upper bits&quot;</span>);</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()));</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a467b8d92c7df0dbb83e53cf2694920c4">CCValAssign::Trunc</a>:</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Arg, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>());</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a">CCValAssign::FPExt</a>:</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>:</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;             <span class="stringliteral">&quot;Only scalable vectors can be passed indirectly&quot;</span>);</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Spilling of SVE vectors not yet implemented&quot;</span>);</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;    }</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>()) {</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;      <span class="keywordflow">if</span> (i == 0 &amp;&amp; Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac1717e7179c41697ee27038e7a3215fd">isReturned</a>() &amp;&amp; !Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a64789b829491f11487c7e0ed130f393d">isSwiftSelf</a>() &amp;&amp;</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;          Outs[0].VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp;</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;               <span class="stringliteral">&quot;unexpected calling convention register assignment&quot;</span>);</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>() &amp;&amp; Ins[0].VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp;</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;               <span class="stringliteral">&quot;unexpected use of &#39;returned&#39;&quot;</span>);</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;        IsThisReturn = <span class="keyword">true</span>;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;      }</div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;      <span class="keywordflow">if</span> (RegsUsed.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>())) {</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;        <span class="comment">// If this register has already been used then we&#39;re trying to pack</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;        <span class="comment">// parts of an [N x i32] into an X-register. The extension type will</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;        <span class="comment">// take care of putting the two halves in the right place but we have to</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;        <span class="comment">// combine them.</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> =</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;            <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(RegsToPass.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), RegsToPass.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(),</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;                         [=](<span class="keyword">const</span> std::pair&lt;unsigned, SDValue&gt; &amp;Elt) {</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;                           <span class="keywordflow">return</span> Elt.first == VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>();</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;                         })</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;                -&gt;<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;        Bits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, DL, Bits.getValueType(), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>, <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;        <span class="comment">// Call site info is used for function&#39;s parameter entry value</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;        <span class="comment">// tracking. For now we track only simple cases when parameter</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;        <span class="comment">// is transferred through whole register.</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;        CSInfo.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a563ffc2ff61c499b3be2e00100cb72fa">erase</a>(<a class="code" href="namespacellvm.html#a99eced173a909993b89cc0a22e579aeb">std::remove_if</a>(CSInfo.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), CSInfo.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(),</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;                                    [&amp;VA](<a class="code" href="structllvm_1_1MachineFunction_1_1ArgRegPair.html">MachineFunction::ArgRegPair</a> ArgReg) {</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;                                      <span class="keywordflow">return</span> ArgReg.Reg == VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>();</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;                                    }),</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;                     CSInfo.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>());</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;        RegsToPass.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;        RegsUsed.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>());</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;Options = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;        <span class="keywordflow">if</span> (Options.<a class="code" href="classllvm_1_1TargetOptions.html#aea5b190e844a4fe4712507277bee42ad">EnableDebugEntryValues</a>)</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;          CSInfo.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), i);</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;      }</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">isMemLoc</a>());</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DstAddr;</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> DstInfo;</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;      <span class="comment">// FIXME: This works on big-endian for composite byvals, which are the</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;      <span class="comment">// common case. It should also work for fundamental types too.</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> BEAlign = 0;</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;      <span class="keywordtype">unsigned</span> OpSize = Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>() ? Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">getByValSize</a>() * 8</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;                                        : VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;      OpSize = (OpSize + 7) / 8;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">isLittleEndian</a>() &amp;&amp; !Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>() &amp;&amp;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;          !Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a18618326c8d9369d4c7e4688dec684b5">isInConsecutiveRegs</a>()) {</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;        <span class="keywordflow">if</span> (OpSize &lt; 8)</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;          BEAlign = 8 - OpSize;</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;      }</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;      <span class="keywordtype">unsigned</span> LocMemOffset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;      int32_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = LocMemOffset + BEAlign;</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(Offset, DL);</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;      PtrOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, StackPtr, PtrOff);</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;      <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;        Offset = Offset + FPDiff;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;        <span class="keywordtype">int</span> FI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(OpSize, Offset, <span class="keyword">true</span>);</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;        DstAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FI, PtrVT);</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;        DstInfo =</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;            <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), FI);</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;        <span class="comment">// Make sure any stack arguments overlapping with where we&#39;re storing</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;        <span class="comment">// are loaded before this eventual operation. Otherwise they&#39;ll be</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;        <span class="comment">// clobbered.</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;        Chain = addTokenForArgument(Chain, DAG, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>(), FI);</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(Offset, DL);</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;        DstAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, StackPtr, PtrOff);</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;        DstInfo = <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(),</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;                                               LocMemOffset);</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;      }</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;      <span class="keywordflow">if</span> (Outs[i].Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">isByVal</a>()) {</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SizeNode =</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Outs[i].Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">getByValSize</a>(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cpy = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0b9a26475bec4ea25d108f61327036c8">getMemcpy</a>(</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;            Chain, DL, DstAddr, Arg, SizeNode, Outs[i].Flags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8d62ab64c6557893e5ae27e5cfcd5ea">getByValAlign</a>(),</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;            <span class="comment">/*isVol = */</span> <span class="keyword">false</span>, <span class="comment">/*AlwaysInline = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;            <span class="comment">/*isTailCall = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;            DstInfo, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;        MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Cpy);</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;        <span class="comment">// Since we pass i1/i8/i16 as i1/i8/i16 on stack and Arg is already</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;        <span class="comment">// promoted to a legal register type i32, we should truncate Arg back to</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;        <span class="comment">// i1/i8/i16.</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;        <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> || VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> ||</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;            VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;          Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, Arg, DstAddr, DstInfo);</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;        MemOpChains.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Store);</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;      }</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;    }</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;  }</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;  <span class="keywordflow">if</span> (!MemOpChains.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, MemOpChains);</div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;  <span class="comment">// Build a sequence of copy-to-reg nodes chained together with token chain</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;  <span class="comment">// and flag operands which copy the outgoing args into the appropriate regs.</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag;</div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RegToPass : RegsToPass) {</div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, RegToPass.first,</div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;                             RegToPass.second, InFlag);</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;  }</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;  <span class="comment">// If the callee is a GlobalAddress/ExternalSymbol node (quite common, every</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;  <span class="comment">// direct call is) turn it into a TargetGlobalAddress/TargetExternalSymbol</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;  <span class="comment">// node so that legalize doesn&#39;t hack it.</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a> = dyn_cast&lt;GlobalAddressSDNode&gt;(Callee)) {</div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;    <span class="keyword">auto</span> GV = <a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>-&gt;getGlobal();</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;    <span class="keywordtype">unsigned</span> OpFlags =</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;        Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a61b99558b55ac0e86169e5b7eb6ad193">classifyGlobalFunctionReference</a>(GV, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>());</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;    <span class="keywordflow">if</span> (OpFlags &amp; <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) {</div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, PtrVT, 0, OpFlags);</div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>, DL, PtrVT, Callee);</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = <a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>-&gt;getGlobal();</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, PtrVT, 0, 0);</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;    }</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">auto</span> *S = dyn_cast&lt;ExternalSymbolSDNode&gt;(Callee)) {</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;        Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>()) {</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">char</span> *Sym = S-&gt;getSymbol();</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(Sym, PtrVT, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>);</div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>, DL, PtrVT, Callee);</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">char</span> *Sym = S-&gt;getSymbol();</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;      Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(Sym, PtrVT, 0);</div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;    }</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;  }</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <span class="comment">// We don&#39;t usually want to end the call-sequence here because we would tidy</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;  <span class="comment">// the frame up *after* the call, however in the ABI-changing tail-call case</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;  <span class="comment">// we&#39;ve carefully laid out the parameters so that when sp is reset they&#39;ll be</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;  <span class="comment">// in the correct location.</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;  <span class="keywordflow">if</span> (IsTailCall &amp;&amp; !IsSibCall) {</div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">getCALLSEQ_END</a>(Chain, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(NumBytes, DL, <span class="keyword">true</span>),</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, DL, <span class="keyword">true</span>), InFlag, DL);</div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;  }</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  std::vector&lt;SDValue&gt; Ops;</div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;  Ops.push_back(Chain);</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;  Ops.push_back(Callee);</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;    <span class="comment">// Each tail call may have to adjust the stack by a different amount, so</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    <span class="comment">// this information must travel along with the operation for eventual</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;    <span class="comment">// consumption by emitEpilogue.</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;    Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(FPDiff, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;  }</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;  <span class="comment">// Add argument registers to the end of the list so that they are known live</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  <span class="comment">// into the call.</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RegToPass : RegsToPass)</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;    Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(RegToPass.first,</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;                                  RegToPass.second.getValueType()));</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;  <span class="comment">// Check callee args/returns for SVE registers and set calling convention</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;  <span class="comment">// accordingly.</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;  <span class="keywordflow">if</span> (CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>) {</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;    <span class="keywordtype">bool</span> CalleeOutSVE = <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(Outs, [](<a class="code" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &amp;Out){</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;      <span class="keywordflow">return</span> Out.<a class="code" href="structllvm_1_1ISD_1_1OutputArg.html#a1917d95ba39feaf5b4a650070158e258">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>();</div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;    });</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;    <span class="keywordtype">bool</span> CalleeInSVE = <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(Ins, [](<a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>){</div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;      <span class="keywordflow">return</span> In.<a class="code" href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">VT</a>.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>();</div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;    });</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;    <span class="keywordflow">if</span> (CalleeInSVE || CalleeOutSVE)</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;      CallConv = <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a300efd85d130657d0d06f0469980bd0f">CallingConv::AArch64_SVE_VectorCall</a>;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;  }</div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <span class="comment">// Add a register mask operand representing the call-preserved registers.</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;  <span class="keywordflow">if</span> (IsThisReturn) {</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;    <span class="comment">// For &#39;this&#39; returns, use the X0-preserving mask if applicable</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;    Mask = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a1e901d70774581088feef3ee1d967ff1">getThisReturnPreservedMask</a>(MF, CallConv);</div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    <span class="keywordflow">if</span> (!Mask) {</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;      IsThisReturn = <span class="keyword">false</span>;</div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;      Mask = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">getCallPreservedMask</a>(MF, CallConv);</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    }</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;    Mask = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">getCallPreservedMask</a>(MF, CallConv);</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;</div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>())</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(MF, &amp;Mask);</div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;  <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a8f56fea99a4fd71730825c599b71f255">isAnyArgRegReserved</a>(MF))</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a92f6c66cdcfda320596faa724a82937c">emitReservedArgRegCallError</a>(MF);</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mask &amp;&amp; <span class="stringliteral">&quot;Missing call preserved mask for calling convention&quot;</span>);</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  Ops.push_back(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">getRegisterMask</a>(Mask));</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <span class="keywordflow">if</span> (InFlag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;    Ops.push_back(InFlag);</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> NodeTys = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;</div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;  <span class="comment">// If we&#39;re doing a tall call, use a TC_RETURN here rather than an</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;  <span class="comment">// actual call instruction.</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;  <span class="keywordflow">if</span> (IsTailCall) {</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">setHasTailCall</a>();</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">AArch64ISD::TC_RETURN</a>, DL, NodeTys, Ops);</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aecffde13bf8e0e0fdb954a729680c6e2">addCallSiteInfo</a>(Ret.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), std::move(CSInfo));</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;  }</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;  <span class="comment">// Returns a chain and a flag for retval copy to use.</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">AArch64ISD::CALL</a>, DL, NodeTys, Ops);</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;  InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aecffde13bf8e0e0fdb954a729680c6e2">addCallSiteInfo</a>(Chain.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), std::move(CSInfo));</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;  uint64_t CalleePopBytes =</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;      DoesCalleeRestoreStack(CallConv, TailCallOpt) ? <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(NumBytes, 16) : 0;</div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">getCALLSEQ_END</a>(Chain, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(NumBytes, DL, <span class="keyword">true</span>),</div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(CalleePopBytes, DL, <span class="keyword">true</span>),</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;                             InFlag, DL);</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;  <span class="keywordflow">if</span> (!Ins.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>())</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;    InFlag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;  <span class="comment">// Handle result values, copying them out of physregs into vregs that we</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;  <span class="comment">// return.</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;  <span class="keywordflow">return</span> LowerCallResult(Chain, InFlag, CallConv, IsVarArg, Ins, DL, DAG,</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;                         InVals, IsThisReturn,</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;                         IsThisReturn ? OutVals[0] : <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;}</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;</div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::CanLowerReturn(</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;    <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetCC = CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;                          ? <a class="code" href="namespacellvm.html#a1b84a5f101e2fbf27d8541b0dd0eb4dc">RetCC_AArch64_WebKit_JS</a></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;                          : <a class="code" href="namespacellvm.html#a05e34e567c905a27a39b062b561a42f4">RetCC_AArch64_AAPCS</a>;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> RVLocs;</div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, MF, RVLocs, Context);</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;  <span class="keywordflow">return</span> CCInfo.<a class="code" href="classllvm_1_1CCState.html#a687c88d4217651cc56a5a4aed7c8364f">CheckReturn</a>(Outs, RetCC);</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;}</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;AArch64TargetLowering::LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;                                   <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;  <span class="keyword">auto</span> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;  <span class="keyword">auto</span> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetCC = CallConv == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;                          ? <a class="code" href="namespacellvm.html#a1b84a5f101e2fbf27d8541b0dd0eb4dc">RetCC_AArch64_WebKit_JS</a></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;                          : <a class="code" href="namespacellvm.html#a05e34e567c905a27a39b062b561a42f4">RetCC_AArch64_AAPCS</a>;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> RVLocs;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, isVarArg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), RVLocs,</div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;                 *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;  CCInfo.<a class="code" href="classllvm_1_1CCState.html#a73b07a938dd8182363ba52719d38bf53">AnalyzeReturn</a>(Outs, RetCC);</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;  <span class="comment">// Copy the result values into the output registers.</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;</a>, 4&gt; RetVals;</div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> RegsUsed;</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, realRVLocIdx = 0; i != RVLocs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>();</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;       ++i, ++realRVLocIdx) {</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;    <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA = RVLocs[i];</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">isRegLoc</a>() &amp;&amp; <span class="stringliteral">&quot;Can only return in registers!&quot;</span>);</div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = OutVals[realRVLocIdx];</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown loc info!&quot;</span>);</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>:</div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;      <span class="keywordflow">if</span> (Outs[i].ArgVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>) {</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;        <span class="comment">// AAPCS requires i1 to be zero-extended to i8 by the producer of the</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;        <span class="comment">// value. This is strictly redundant on Darwin (which uses &quot;zeroext</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;        <span class="comment">// i1&quot;), but will be optimised out before ISel.</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>, Arg);</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;        Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;      }</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>:</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">CCValAssign::AExt</a>:</div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">CCValAssign::ZExt</a>:</div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Arg, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>());</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">CCValAssign::AExtUpper</a>:</div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; <span class="stringliteral">&quot;only expect 32 -&gt; 64 upper bits&quot;</span>);</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Arg, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>());</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;      Arg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(32, DL, VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()));</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;    }</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;    <span class="keywordflow">if</span> (RegsUsed.<a class="code" href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">count</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>())) {</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> =</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;          <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(RetVals.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), RetVals.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(),</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;                       [=](<span class="keyword">const</span> std::pair&lt;unsigned, SDValue&gt; &amp;Elt) {</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;                         <span class="keywordflow">return</span> Elt.first == VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>();</div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;                       })</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;              -&gt;<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a>;</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;      Bits = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, DL, Bits.getValueType(), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>, <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;      RetVals.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>(), <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>);</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;      RegsUsed.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">getLocReg</a>());</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;    }</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;  }</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> RetOps(1, Chain);</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;RetVal : RetVals) {</div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, RetVal.first, RetVal.second, Flag);</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    Flag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(RetVal.first, RetVal.second.getValueType()));</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;  }</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;  <span class="comment">// Windows AArch64 ABIs require that for returning structs by value we copy</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;  <span class="comment">// the sret argument into X0 for the return.</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;  <span class="comment">// We saved the argument into a virtual register in the entry block,</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;  <span class="comment">// so now we copy the value out and into X0.</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> SRetReg = FuncInfo-&gt;getSRetReturnReg()) {</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(RetOps[0], DL, SRetReg,</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;                                     <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>()));</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;    <span class="keywordtype">unsigned</span> RetValReg = AArch64::X0;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, RetValReg, Val, Flag);</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;    Flag = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(RetValReg, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>())));</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  }</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;      TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a35e0d4e10fc033d23cb665a9f6ef4bc6">getCalleeSavedRegsViaCopy</a>(&amp;DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>());</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;  <span class="keywordflow">if</span> (I) {</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;    <span class="keywordflow">for</span> (; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;      <span class="keywordflow">if</span> (AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*I))</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;        RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(*I, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*I))</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;        RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(*I, <a class="code" href="classllvm_1_1MVT.html#a063563f5f87a96c0cd15403eeacf458e">MVT::getFloatingPointVT</a>(64)));</div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class in CSRsViaCopy!&quot;</span>);</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;    }</div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;  }</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;  RetOps[0] = Chain; <span class="comment">// Update chain.</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;  <span class="comment">// Add the flag if we have it.</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;  <span class="keywordflow">if</span> (Flag.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;    RetOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Flag);</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">AArch64ISD::RET_FLAG</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, RetOps);</div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;}</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">//  Other Lowering Code</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getTargetNode(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty,</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;                                             <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(N-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), Ty,</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;                                    N-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">getOffset</a>(), <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;}</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getTargetNode(<a class="code" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *N, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty,</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;                                             <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5961a89c55b0157a30497c1f8f5e4b66">getTargetJumpTable</a>(N-&gt;<a class="code" href="classllvm_1_1JumpTableSDNode.html#aa99ea94b7bc1a9362839ea06c9b0150a">getIndex</a>(), Ty, <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;}</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getTargetNode(<a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *N, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty,</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;                                             <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac9ab52a66f2200a3e9e9f7339af8e689">getTargetConstantPool</a>(N-&gt;<a class="code" href="classllvm_1_1ConstantPoolSDNode.html#a87cc7eb884f33ef16f660f11c2c04b2e">getConstVal</a>(), Ty, N-&gt;<a class="code" href="classllvm_1_1ConstantPoolSDNode.html#a6195881cd5be3db3a34602087bd4d818">getAlignment</a>(),</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;                                   N-&gt;<a class="code" href="classllvm_1_1ConstantPoolSDNode.html#ab1895d87a9c75a8cd57f4e1b1b446d29">getOffset</a>(), <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;}</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getTargetNode(<a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a>* N, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty,</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;                                             <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac28c549afb9f9751d45c37dc9a9b9a7d">getTargetBlockAddress</a>(N-&gt;<a class="code" href="classllvm_1_1BlockAddressSDNode.html#a32467310b507bea7afc6b93531437f33">getBlockAddress</a>(), Ty, 0, <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>);</div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;}</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment">// (loadGOT sym)</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getGOT(NodeTy *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;                                      <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64TargetLowering::getGOT\n&quot;</span>);</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GotAddr = getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a> | Flags);</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;  <span class="comment">// FIXME: Once remat is capable of dealing with instructions with register</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;  <span class="comment">// operands, expand this into two nodes instead of using a wrapper node.</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>, DL, Ty, GotAddr);</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;}</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment">// (wrapper %highest(sym), %higher(sym), %hi(sym), %lo(sym))</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getAddrLarge(NodeTy *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;                                            <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64TargetLowering::getAddrLarge\n&quot;</span>);</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">MO_NC</a> = <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">AArch64ISD::WrapperLarge</a>, DL, Ty,</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;      getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">AArch64II::MO_G3</a> | Flags),</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;      getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a> | MO_NC | Flags),</div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;      getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | MO_NC | Flags),</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;      getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> | MO_NC | Flags));</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;}</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">// (addlow (adrp %hi(sym)) %lo(sym))</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getAddr(NodeTy *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;                                       <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64TargetLowering::getAddr\n&quot;</span>);</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = getTargetNode(N, Ty, DAG, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a> | Flags);</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = getTargetNode(N, Ty, DAG,</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;                             <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a> | Flags);</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64ISD::ADRP</a>, DL, Ty, Hi);</div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a>, DL, Ty, ADRP, Lo);</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;}</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">// (adr sym)</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getAddrTiny(NodeTy *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;                                           <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64TargetLowering::getAddrTiny\n&quot;</span>);</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sym = getTargetNode(N, Ty, DAG, Flags);</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">AArch64ISD::ADR</a>, DL, Ty, Sym);</div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;}</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;  <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GN = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GN-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>();</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;  <span class="keywordtype">unsigned</span> OpFlags = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">ClassifyGlobalReference</a>(GV, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>());</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;  <span class="keywordflow">if</span> (OpFlags != <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO_NO_FLAG</a>)</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(cast&lt;GlobalAddressSDNode&gt;(Op)-&gt;<a class="code" href="namespacellvm.html#a603eb2d37a31ea2c14318bedeecb8e3c">getOffset</a>() == 0 &amp;&amp;</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;           <span class="stringliteral">&quot;unexpected offset in global node&quot;</span>);</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;  <span class="comment">// This also catches the large code model case for Darwin, and tiny code</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;  <span class="comment">// model with got relocations.</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;  <span class="keywordflow">if</span> ((OpFlags &amp; <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO_GOT</a>) != 0) {</div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;    <span class="keywordflow">return</span> getGOT(GN, DAG, OpFlags);</div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;  }</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;    Result = getAddrLarge(GN, DAG, OpFlags);</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;    Result = getAddrTiny(GN, DAG, OpFlags);</div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;    Result = getAddr(GN, DAG, OpFlags);</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;  }</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(GN);</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;  <span class="keywordflow">if</span> (OpFlags &amp; (<a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">AArch64II::MO_DLLIMPORT</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">AArch64II::MO_COFFSTUB</a>))</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;    Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(PtrVT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), Result,</div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;                         <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>()));</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;}</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">/// Convert a TLS address reference into the correct sequence of loads</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">/// and calls to compute the variable&#39;s address (for Darwin, currently) and</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">/// return an SDValue containing the final node.</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">/// Darwin only has one TLS scheme which must be capable of dealing with the</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="comment">/// fully general situation, in the worst case. This means:</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="comment">///     + &quot;extern __thread&quot; declaration.</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">///     + Defined in a possibly unknown dynamic library.</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/// The general system is that each __thread variable has a [3 x i64] descriptor</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">/// which contains information used by the runtime to calculate the address. The</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">/// only part of this the compiler needs to know about is the first xword, which</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">/// contains a function pointer that must be called with the address of the</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">/// entire descriptor in &quot;x0&quot;.</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">/// Since this descriptor may be in a different unit, in general even the</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="comment">/// descriptor must be accessed via an indirect load. The &quot;ideal&quot; code sequence</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/// is:</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">///     adrp x0, _var@TLVPPAGE</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">///     ldr x0, [x0, _var@TLVPPAGEOFF]   ; x0 now contains address of descriptor</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">///     ldr x1, [x0]                     ; x1 contains 1st entry of descriptor,</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">///                                      ; the function pointer</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">///     blr x1                           ; Uses descriptor address in x0</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="comment">///     ; Address of _var is now in x0.</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">/// If the address of _var&#39;s descriptor *is* known to the linker, then it can</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">/// change the first &quot;ldr&quot; instruction to an appropriate &quot;add x0, x0, #imm&quot; for</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/// a slight efficiency gain.</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;AArch64TargetLowering::LowerDarwinGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;                                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() &amp;&amp;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;         <span class="stringliteral">&quot;This function expects a Darwin target&quot;</span>);</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> PtrMemVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">getPointerMemTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getGlobal();</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLVPAddr =</div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DescAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>, DL, PtrVT, TLVPAddr);</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;  <span class="comment">// The first entry in the descriptor is a function pointer that we must call</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;  <span class="comment">// to obtain the address of the variable.</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>();</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FuncTLVGet = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;      PtrMemVT, DL, Chain, DescAddr,</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>()),</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;      <span class="comment">/* Alignment = */</span> PtrMemVT.getSizeInBits() / 8,</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a>);</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;  Chain = FuncTLVGet.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;  <span class="comment">// Extend loaded pointer if necessary (i.e. if ILP32) to DAG pointer.</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;  FuncTLVGet = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(FuncTLVGet, DL, PtrVT);</div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">setAdjustsStack</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;</div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;  <span class="comment">// TLS calls preserve all registers except those that absolutely must be</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;  <span class="comment">// trashed: X0 (it takes an argument), LR (it&#39;s a call) and NZCV (let&#39;s not be</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;  <span class="comment">// silly).</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa26bfc77e6ce2219491ef73aa43041af">getTLSCallPreservedMask</a>();</div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">hasCustomCallingConv</a>())</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;  <span class="comment">// Finally, we can make the call. This is just a degenerate version of a</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;  <span class="comment">// normal AArch64 call node: x0 takes the address of the descriptor, and</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  <span class="comment">// returns the address of the variable in this thread.</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, DL, AArch64::X0, DescAddr, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;  Chain =</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">AArch64ISD::CALL</a>, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>),</div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;                  Chain, FuncTLVGet, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::X0, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">getRegisterMask</a>(Mask), Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, AArch64::X0, PtrVT, Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;}</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment">/// Convert a thread-local variable reference into a sequence of instructions to</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">/// compute the variable&#39;s address for the local exec TLS model of ELF targets.</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">/// The sequence depends on the maximum TLS area size.</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerELFTLSLocalExec(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;                                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThreadBase,</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;                                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TPOff, Addr;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;  <span class="keywordflow">switch</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#aaab5140a64e553a0cbe994b783d6d0e6">TLSSize</a>) {</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected TLS size&quot;</span>);</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <span class="keywordflow">case</span> 12: {</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;    <span class="comment">// mrs   x0, TPIDR_EL0</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;    <span class="comment">// add   x0, x0, :tprel_lo12:a</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Var = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;        GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a>);</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, ThreadBase,</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;                                      Var,</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;                   0);</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;  }</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;  <span class="keywordflow">case</span> 24: {</div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;    <span class="comment">// mrs   x0, TPIDR_EL0</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;    <span class="comment">// add   x0, x0, :tprel_hi12:a</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;    <span class="comment">// add   x0, x0, :tprel_lo12_nc:a</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;        GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">AArch64II::MO_HI12</a>);</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;        GV, DL, PtrVT, 0,</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;    Addr = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, ThreadBase,</div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;                                      HiVar,</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;                   0);</div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, Addr,</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;                                      LoVar,</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;                                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;                   0);</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;  }</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;  <span class="keywordflow">case</span> 32: {</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;    <span class="comment">// mrs   x1, TPIDR_EL0</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;    <span class="comment">// movz  x0, #:tprel_g1:a</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;    <span class="comment">// movk  x0, #:tprel_g0_nc:a</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;    <span class="comment">// add   x0, x1, x0</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;        GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a>);</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;        GV, DL, PtrVT, 0,</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::MOVZXi, DL, PtrVT, HiVar,</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(16, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;                    0);</div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::MOVKXi, DL, PtrVT, TPOff, LoVar,</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;                    0);</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, ThreadBase, TPOff);</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;  }</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;  <span class="keywordflow">case</span> 48: {</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;    <span class="comment">// mrs   x1, TPIDR_EL0</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    <span class="comment">// movz  x0, #:tprel_g2:a</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;    <span class="comment">// movk  x0, #:tprel_g1_nc:a</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    <span class="comment">// movk  x0, #:tprel_g0_nc:a</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;    <span class="comment">// add   x0, x1, x0</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;        GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">AArch64II::MO_G2</a>);</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MiVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;        GV, DL, PtrVT, 0,</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">AArch64II::MO_G1</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;        GV, DL, PtrVT, 0,</div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">AArch64II::MO_G0</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::MOVZXi, DL, PtrVT, HiVar,</div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;                    0);</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::MOVKXi, DL, PtrVT, TPOff, MiVar,</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(16, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;                    0);</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::MOVKXi, DL, PtrVT, TPOff, LoVar,</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;                    0);</div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, ThreadBase, TPOff);</div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;  }</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;  }</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;}</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="comment"></span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment">/// When accessing thread-local variables under either the general-dynamic or</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">/// local-dynamic system, we make a &quot;TLS-descriptor&quot; call. The variable will</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">/// have a descriptor, accessible via a PC-relative ADRP, and whose first entry</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment">/// is a function pointer to carry out the resolution.</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">/// The sequence is:</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="comment">///    adrp  x0, :tlsdesc:var</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment">///    ldr   x1, [x0, #:tlsdesc_lo12:var]</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">///    add   x0, x0, #:tlsdesc_lo12:var</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">///    .tlsdesccall var</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment">///    blr   x1</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment">///    (TPIDR_EL0 offset now in x0)</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="comment">///  The above sequence must be produced unscheduled, to enable the linker to</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">///  optimize/relax this sequence.</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">///  Therefore, a pseudo-instruction (TLSDESC_CALLSEQ) is used to represent the</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">///  above sequence, and expanded really late in the compilation flow, to ensure</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">///  the sequence is produced as per above.</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerELFTLSDescCallSeq(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr,</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;                                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;                                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>();</div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> NodeTys = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>);</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;  Chain =</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">AArch64ISD::TLSDESC_CALLSEQ</a>, DL, NodeTys, {Chain, SymAddr});</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Glue = Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, DL, AArch64::X0, PtrVT, Glue);</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;}</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;AArch64TargetLowering::LowerELFGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4010b1841b5e6ade2f4ad494cc2169b0">isTargetELF</a>() &amp;&amp; <span class="stringliteral">&quot;This function expects an ELF target&quot;</span>);</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;  <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a07028bb765a646ca5ca5375162a93d7c">getTLSModel</a>(GA-&gt;getGlobal());</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a01f9af05e8767e9fa2f803eb464b112e">EnableAArch64ELFLocalDynamicTLSGeneration</a>) {</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;    <span class="keywordflow">if</span> (Model == <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120a110e377ad85dc311cb9bce1e32bea8aa">TLSModel::LocalDynamic</a>)</div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;      Model = <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120aa530fb2056fbb72e132893eba6ff4883">TLSModel::GeneralDynamic</a>;</div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;  }</div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;      Model != <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120ae13ef3bbe423ce80086f0a684fd25753">TLSModel::LocalExec</a>)</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ELF TLS only supported in small memory model or &quot;</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;                       <span class="stringliteral">&quot;in local exec TLS model&quot;</span>);</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;  <span class="comment">// Different choices can be made for the maximum size of the TLS area for a</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;  <span class="comment">// module. For the small address model, the default TLS size is 16MiB and the</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;  <span class="comment">// maximum TLS size is 4GiB.</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;  <span class="comment">// FIXME: add tiny and large code model support for TLS access models other</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;  <span class="comment">// than local exec. We currently generate the same code as small for tiny,</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;  <span class="comment">// which may be larger than needed.</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TPOff;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GA-&gt;getGlobal();</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThreadBase = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">AArch64ISD::THREAD_POINTER</a>, DL, PtrVT);</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;  <span class="keywordflow">if</span> (Model == <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120ae13ef3bbe423ce80086f0a684fd25753">TLSModel::LocalExec</a>) {</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;    <span class="keywordflow">return</span> LowerELFTLSLocalExec(GV, ThreadBase, DL, DAG);</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Model == <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120a3cae4242c478d473bfa1af350f126545">TLSModel::InitialExec</a>) {</div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;    TPOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;    TPOff = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">AArch64ISD::LOADgot</a>, DL, PtrVT, TPOff);</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Model == <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120a110e377ad85dc311cb9bce1e32bea8aa">TLSModel::LocalDynamic</a>) {</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;    <span class="comment">// Local-dynamic accesses proceed in two phases. A general-dynamic TLS</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;    <span class="comment">// descriptor call against the special symbol _TLS_MODULE_BASE_ to calculate</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;    <span class="comment">// the beginning of the module&#39;s TLS region, followed by a DTPREL offset</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;    <span class="comment">// calculation.</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;</div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;    <span class="comment">// These accesses will need deduplicating if there&#39;s more than one.</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;    <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *MFI =</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a65d272f48967ff5d6cb87e49a03b7e5c">incNumLocalDynamicTLSAccesses</a>();</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;    <span class="comment">// The call needs a relocation too for linker relaxation. It doesn&#39;t make</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;    <span class="comment">// sense to call it MO_PAGE or MO_PAGEOFF though so we need another copy of</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;    <span class="comment">// the address.</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(<span class="stringliteral">&quot;_TLS_MODULE_BASE_&quot;</span>, PtrVT,</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;                                                  <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;    <span class="comment">// Now we can calculate the offset from TPIDR_EL0 to this module&#39;s</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;    <span class="comment">// thread-local area.</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;    TPOff = LowerELFTLSDescCallSeq(SymAddr, DL, DAG);</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;    <span class="comment">// Now use :dtprel_whatever: operations to calculate this variable&#39;s offset</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;    <span class="comment">// in its thread-storage area.</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;        GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">AArch64II::MO_HI12</a>);</div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoVar = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;        GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, 0,</div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, TPOff, HiVar,</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;                    0);</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;    TPOff = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, TPOff, LoVar,</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;                    0);</div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Model == <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120aa530fb2056fbb72e132893eba6ff4883">TLSModel::GeneralDynamic</a>) {</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;    <span class="comment">// The call needs a relocation too for linker relaxation. It doesn&#39;t make</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;    <span class="comment">// sense to call it MO_PAGE or MO_PAGEOFF though so we need another copy of</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;    <span class="comment">// the address.</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr =</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a>);</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;    <span class="comment">// Finally we can make a call to calculate the offset from tpidr_el0.</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;    TPOff = LowerELFTLSDescCallSeq(SymAddr, DL, DAG);</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported ELF TLS access model&quot;</span>);</div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, ThreadBase, TPOff);</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;}</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;AArch64TargetLowering::LowerWindowsGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>() &amp;&amp; <span class="stringliteral">&quot;Windows specific TLS lowering&quot;</span>);</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>();</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TEB = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::X18, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;  <span class="comment">// Load the ThreadLocalStoragePointer from the TEB</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;  <span class="comment">// A pointer to the TLS array is located at offset 0x58 from the TEB.</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLSArray =</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, TEB, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0x58, DL));</div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;  TLSArray = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(PtrVT, DL, Chain, TLSArray, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;  Chain = TLSArray.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <span class="comment">// Load the TLS index from the C runtime;</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;  <span class="comment">// This does the same as getAddr(), but without having a GlobalAddressSDNode.</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;  <span class="comment">// This also does the same as LOADgot, but using a generic i32 load,</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;  <span class="comment">// while LOADgot only loads i64.</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLSIndexHi =</div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(<span class="stringliteral">&quot;_tls_index&quot;</span>, PtrVT, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">AArch64II::MO_PAGE</a>);</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLSIndexLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(</div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;      <span class="stringliteral">&quot;_tls_index&quot;</span>, PtrVT, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">AArch64ISD::ADRP</a>, DL, PtrVT, TLSIndexHi);</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLSIndex =</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a>, DL, PtrVT, ADRP, TLSIndexLo);</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;  TLSIndex = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, DL, Chain, TLSIndex, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;  Chain = TLSIndex.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;  <span class="comment">// The pointer to the thread&#39;s TLS data area is at the TLS Index scaled by 8</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;  <span class="comment">// offset into the TLSArray.</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;  TLSIndex = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, PtrVT, TLSIndex);</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Slot = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, PtrVT, TLSIndex,</div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(3, DL, PtrVT));</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TLS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(PtrVT, DL, Chain,</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, TLSArray, Slot),</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;  Chain = TLS.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;</div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GA-&gt;<a class="code" href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">getGlobal</a>();</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TGAHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;      GV, DL, PtrVT, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">AArch64II::MO_HI12</a>);</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TGALo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;      GV, DL, PtrVT, 0,</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">AArch64II::MO_TLS</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">AArch64II::MO_PAGEOFF</a> | <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO_NC</a>);</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;  <span class="comment">// Add the offset from the start of the .tls section (section base).</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr =</div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::ADDXri, DL, PtrVT, TLS, TGAHi,</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;              0);</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;  Addr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">AArch64ISD::ADDlow</a>, DL, PtrVT, Addr, TGALo);</div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;  <span class="keywordflow">return</span> Addr;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;}</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;                                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a650b3b6ac132345d10690adc3e3f418c">useEmulatedTLS</a>())</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a7a3c71bbcbbfe364fc019b710aa01d48">LowerToTLSEmulatedModel</a>(GA, DAG);</div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;</div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>())</div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;    <span class="keywordflow">return</span> LowerDarwinGlobalTLSAddress(Op, DAG);</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4010b1841b5e6ade2f4ad494cc2169b0">isTargetELF</a>())</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;    <span class="keywordflow">return</span> LowerELFGlobalTLSAddress(Op, DAG);</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>())</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;    <span class="keywordflow">return</span> LowerWindowsGlobalTLSAddress(Op, DAG);</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;</div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected platform trying to use TLS&quot;</span>);</div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;}</div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerBR_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dest = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4);</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;  <span class="comment">// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z instructions</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;  <span class="comment">// will not be produced, as they are conditional branch instructions that do</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;  <span class="comment">// not set flags.</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;  <span class="keywordtype">bool</span> ProduceNonFlagSettingCondBr =</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;      !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening);</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;  <span class="comment">// Handle f128 first, since lowering it will result in comparing the return</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;  <span class="comment">// value of a libcall against zero, which is just what the rest of LowerBR_CC</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;  <span class="comment">// is expecting to deal with.</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>) {</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">softenSetCCOperands</a>(DAG, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, LHS, RHS, CC, dl, LHS, RHS);</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;    <span class="comment">// If softenSetCCOperands returned a scalar, we need to compare the result</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;    <span class="comment">// against zero to select between true and false values.</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;    <span class="keywordflow">if</span> (!RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>;</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;    }</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;  }</div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;  <span class="comment">// Optimize {s|u}{add|sub|mul}.with.overflow feeding into a branch</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a>(LHS) &amp;&amp; <a class="code" href="namespacellvm.html#ac926ae0b6871c2207db3e787f6dbcb80">isOneConstant</a>(RHS) &amp;&amp;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;      (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>)) {</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;    <span class="comment">// Only lower legal XALUO ops.</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;    <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(LHS-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0)))</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;    <span class="comment">// The actual operation with overflow check.</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OFCC;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>, Overflow;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;    std::tie(Value, Overflow) = <a class="code" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a>(OFCC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), DAG);</div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;    <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>)</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;      OFCC = <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(OFCC);</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(OFCC, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Dest, CCVal,</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;                       Overflow);</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;  }</div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) {</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()) &amp;&amp;</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;           (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;    <span class="comment">// If the RHS of the comparison is zero, we can potentially fold this</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;    <span class="comment">// to a specialized branch.</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHSC = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS);</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;    <span class="keywordflow">if</span> (RHSC &amp;&amp; RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() == 0 &amp;&amp; ProduceNonFlagSettingCondBr) {</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;      <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>) {</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;        <span class="comment">// See if we can use a TBZ to fold in an AND as well.</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;        <span class="comment">// TBZ has a smaller branch displacement than CBZ.  If the offset is</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;        <span class="comment">// out of bounds, a late MI-layer pass rewrites branches.</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;        <span class="comment">// 403.gcc is an example that hits this case.</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;        <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp;</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;            isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;            <a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1))) {</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;          uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;          <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Test,</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(Mask), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;                             Dest);</div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;        }</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">AArch64ISD::CBZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS, Dest);</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>) {</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;        <span class="comment">// See if we can use a TBZ to fold in an AND as well.</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;        <span class="comment">// TBZ has a smaller branch displacement than CBZ.  If the offset is</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;        <span class="comment">// out of bounds, a late MI-layer pass rewrites branches.</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;        <span class="comment">// 403.gcc is an example that hits this case.</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;        <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;            isa&lt;ConstantSDNode&gt;(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)) &amp;&amp;</div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;            <a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1))) {</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;          uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;          <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Test,</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(Mask), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;                             Dest);</div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;        }</div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">AArch64ISD::CBNZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS, Dest);</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>) {</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;        <span class="comment">// Don&#39;t combine AND since emitComparison converts the AND to an ANDS</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;        <span class="comment">// (a.k.a. TST) and the test in the test bit and branch instruction</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;        <span class="comment">// becomes redundant.  This would also increase register pressure.</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;        uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() - 1;</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS,</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Mask, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), Dest);</div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;      }</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;    }</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;    <span class="keywordflow">if</span> (RHSC &amp;&amp; RHSC-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>() == -1 &amp;&amp; CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">ISD::SETGT</a> &amp;&amp;</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;        LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; ProduceNonFlagSettingCondBr) {</div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;      <span class="comment">// Don&#39;t combine AND since emitComparison converts the AND to an ANDS</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;      <span class="comment">// (a.k.a. TST) and the test in the test bit and branch instruction</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;      <span class="comment">// becomes redundant.  This would also increase register pressure.</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;      uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() - 1;</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS,</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Mask, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), Dest);</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;    }</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(LHS, RHS, CC, CCVal, DAG, dl);</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Dest, CCVal,</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;                       Cmp);</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;  }</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> ||</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;         LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>);</div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;  <span class="comment">// Unfortunately, the mapping of LLVM FP CC&#39;s onto AArch64 CC&#39;s isn&#39;t totally</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;  <span class="comment">// clean.  Some of them require two branches to implement.</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, dl, DAG);</div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC1, CC2;</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(CC, CC1, CC2);</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC1Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BR1 =</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, Dest, CC1Val, Cmp);</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;  <span class="keywordflow">if</span> (CC2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC2Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, BR1, Dest, CC2Val,</div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;                       Cmp);</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;  }</div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;  <span class="keywordflow">return</span> BR1;</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;}</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFCOPYSIGN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> In1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> In2 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = In2.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;  <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">bitsLT</a>(VT))</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;    In2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, DL, VT, In2);</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a3ad406477784397709a339d5a2957b43">bitsGT</a>(VT))</div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;    In2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, DL, VT, In2, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, DL));</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;  uint64_t EltMask;</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecVal1, VecVal2;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;  <span class="keyword">auto</span> setVecVal = [&amp;] (<span class="keywordtype">int</span> Idx) {</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;    <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>()) {</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;      VecVal1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af08c66bed13b63f7b506b1aa9c3433af">getTargetInsertSubreg</a>(Idx, DL, VecVT,</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;                                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VecVT), In1);</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;      VecVal2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af08c66bed13b63f7b506b1aa9c3433af">getTargetInsertSubreg</a>(Idx, DL, VecVT,</div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;                                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VecVT), In2);</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;      VecVal1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VecVT, In1);</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;      VecVal2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VecVT, In2);</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;    }</div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;  };</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>) {</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;    VecVT = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>);</div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;    EltMask = 0x80000000ULL;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;    setVecVal(AArch64::ssub);</div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;    VecVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>;</div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;</div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;    <span class="comment">// We want to materialize a mask with the high bit set, but the AdvSIMD</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;    <span class="comment">// immediate moves cannot materialize that in a single instruction for</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;    <span class="comment">// 64-bit elements. Instead, materialize zero and then negate it.</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;    EltMask = 0;</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;    setVecVal(AArch64::dsub);</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>) {</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;    VecVT = (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a> ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>);</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;    EltMask = 0x8000ULL;</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;    setVecVal(AArch64::hsub);</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid type for copysign!&quot;</span>);</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;  }</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(EltMask, DL, VecVT);</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;  <span class="comment">// If we couldn&#39;t materialize the mask above, then the mask vector will be</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;  <span class="comment">// the zero vector, and we need to negate it here.</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>) {</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;    BuildVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>, BuildVec);</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;    BuildVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">ISD::FNEG</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>, BuildVec);</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;    BuildVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, BuildVec);</div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;  }</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Sel =</div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">AArch64ISD::BIT</a>, DL, VecVT, VecVal1, VecVal2, BuildVec);</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AArch64::hsub, DL, VT, Sel);</div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AArch64::ssub, DL, VT, Sel);</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AArch64::dsub, DL, VT, Sel);</div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, Sel);</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;}</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;</div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerCTPOP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;          Attribute::NoImplicitFloat))</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;</div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>())</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;  <span class="comment">// While there is no integer popcount instruction, it can</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;  <span class="comment">// be more efficiently lowered to the following sequence that uses</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;  <span class="comment">// AdvSIMD registers/instructions as long as the copies to/from</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;  <span class="comment">// the AdvSIMD registers are cheap.</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;  <span class="comment">//  FMOV    D0, X0        // copy 64-bit int to vector, high bits zero&#39;d</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;  <span class="comment">//  CNT     V0.8B, V0.8B  // 8xbyte pop-counts</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;  <span class="comment">//  ADDV    B0, V0.8B     // sum 8xbyte pop-counts</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;  <span class="comment">//  UMOV    X0, V0.B[0]   // copy byte result back to integer reg</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) {</div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Val);</div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, Val);</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CtPop = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>, Val);</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UaddLV = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_uaddlv, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), CtPop);</div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;    <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;      UaddLV = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, UaddLV);</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;    <span class="keywordflow">return</span> UaddLV;</div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;  }</div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> ||</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;          VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>) &amp;&amp;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;         <span class="stringliteral">&quot;Unexpected type for custom ctpop lowering&quot;</span>);</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT8Bit = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>;</div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;  Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(VT8Bit, Val);</div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;  Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">ISD::CTPOP</a>, DL, VT8Bit, Val);</div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;</div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;  <span class="comment">// Widen v8i8/v16i8 CTPOP result to VT by repeatedly widening pairwise adds.</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = 8;</div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() ? 8 : 16;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;  <span class="keywordflow">while</span> (EltSize != VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>()) {</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;    EltSize *= 2;</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;    NumElts /= 2;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> WidenVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(EltSize), NumElts);</div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;    Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, WidenVT,</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_uaddlp, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Val);</div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;  }</div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;</div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;  <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;}</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;</div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;    <span class="keywordflow">return</span> LowerVSETCC(Op, DAG);</div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;  <span class="keywordtype">bool</span> IsStrict = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">isStrictFPOpcode</a>();</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;  <span class="keywordtype">bool</span> IsSignaling = Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">ISD::STRICT_FSETCCS</a>;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;  <span class="keywordtype">unsigned</span> OpNo = IsStrict ? 1 : 0;</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain;</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;  <span class="keywordflow">if</span> (IsStrict)</div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;    Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(OpNo + 0);</div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(OpNo + 1);</div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(OpNo + 2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;  <span class="comment">// We chose ZeroOrOneBooleanContents, so use zero and one.</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, dl, VT);</div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, VT);</div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;  <span class="comment">// Handle f128 first, since one possible outcome is a normal integer</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;  <span class="comment">// comparison which gets picked up by the next if statement.</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>) {</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">softenSetCCOperands</a>(DAG, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, LHS, RHS, CC, dl, LHS, RHS, Chain,</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;                        IsSignaling);</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;    <span class="comment">// If softenSetCCOperands returned a scalar, use it.</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;    <span class="keywordflow">if</span> (!RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() &amp;&amp;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;             <span class="stringliteral">&quot;Unexpected setcc expansion!&quot;</span>);</div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;      <span class="keywordflow">return</span> IsStrict ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({LHS, Chain}, dl) : LHS;</div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;    }</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;  }</div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) {</div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(</div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;        LHS, RHS, <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()), CCVal, DAG, dl);</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;    <span class="comment">// Note that we inverted the condition above, so we reverse the order of</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;    <span class="comment">// the true and false operands here.  This will allow the setcc to be</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;    <span class="comment">// matched to a single CSINC instruction.</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, FVal, TVal, CCVal, Cmp);</div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    <span class="keywordflow">return</span> IsStrict ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Res, Chain}, dl) : Res;</div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;  }</div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;  <span class="comment">// Now we know we&#39;re dealing with FP values.</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> ||</div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;         LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>);</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;  <span class="comment">// If that fails, we&#39;ll need to perform an FCMP + CSEL sequence.  Go ahead</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <span class="comment">// and do the comparison.</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;  <span class="keywordflow">if</span> (IsStrict)</div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;    Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a>(LHS, RHS, dl, DAG, Chain, IsSignaling);</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;    Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, dl, DAG);</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;</div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC1, CC2;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(CC, CC1, CC2);</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res;</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;  <span class="keywordflow">if</span> (CC2 == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(<a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()), CC1,</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;                          CC2);</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC1Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;</div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;    <span class="comment">// Note that we inverted the condition above, so we reverse the order of</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;    <span class="comment">// the true and false operands here.  This will allow the setcc to be</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;    <span class="comment">// matched to a single CSINC instruction.</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;    Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, FVal, TVal, CC1Val, Cmp);</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;    <span class="comment">// Unfortunately, the mapping of LLVM FP CC&#39;s onto AArch64 CC&#39;s isn&#39;t</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;    <span class="comment">// totally clean.  Some of them require two CSELs to implement.  As is in</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;    <span class="comment">// this case, we emit the first CSEL and then emit a second using the output</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;    <span class="comment">// of the first as the RHS.  We&#39;re effectively OR&#39;ing the two CC&#39;s together.</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;</div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;    <span class="comment">// FIXME: It would be nice if we could match the two CSELs to two CSINCs.</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC1Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CS1 =</div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, TVal, FVal, CC1Val, Cmp);</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC2Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;    Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, TVal, CS1, CC2Val, Cmp);</div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;  }</div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;  <span class="keywordflow">return</span> IsStrict ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({Res, Cmp.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1)}, dl) : Res;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;}</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;</div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSELECT_CC(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal,</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;                                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;  <span class="comment">// Handle f128 first, because it will result in a comparison of some RTLIB</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;  <span class="comment">// call result against zero.</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>) {</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">softenSetCCOperands</a>(DAG, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, LHS, RHS, CC, dl, LHS, RHS);</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;</div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;    <span class="comment">// If softenSetCCOperands returned a scalar, we need to compare the result</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;    <span class="comment">// against zero to select between true and false values.</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;    <span class="keywordflow">if</span> (!RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>;</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;    }</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;  }</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;  <span class="comment">// Also handle f16, for which we need to do a f32 comparison.</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>()) {</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;    LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, LHS);</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;    RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>, RHS);</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;  }</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;  <span class="comment">// Next, handle integers.</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) {</div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()) &amp;&amp;</div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;           (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;    <span class="comment">// If both the TVal and the FVal are constants, see if we can swap them in</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;    <span class="comment">// order to for a CSINV or CSINC out of them.</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CFVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(FVal);</div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CTVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(TVal);</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;</div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;    <span class="keywordflow">if</span> (CTVal &amp;&amp; CFVal &amp;&amp; CTVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>() &amp;&amp; CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>()) {</div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CTVal &amp;&amp; CFVal &amp;&amp; CTVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>() &amp;&amp; CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>()) {</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;      CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TVal.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>) {</div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;      <span class="comment">// If TVal is a NOT we want to swap TVal and FVal so that we can match</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;      <span class="comment">// with a CSINV rather than a CSEL.</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#af8b512107b41f4ccaf001e31218135c3">isAllOnesConstant</a>(TVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;        CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;      }</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TVal.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>) {</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;      <span class="comment">// If TVal is a negation (SUB from 0) we want to swap TVal and FVal so</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;      <span class="comment">// that we can match with a CSNEG rather than a CSEL.</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(TVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;        CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;      }</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CTVal &amp;&amp; CFVal) {</div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;      <span class="keyword">const</span> int64_t TrueVal = CTVal-&gt;getSExtValue();</div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;      <span class="keyword">const</span> int64_t FalseVal = CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>();</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;      <span class="keywordtype">bool</span> Swap = <span class="keyword">false</span>;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;</div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;      <span class="comment">// If both TVal and FVal are constants, see if FVal is the</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;      <span class="comment">// inverse/negation/increment of TVal and generate a CSINV/CSNEG/CSINC</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;      <span class="comment">// instead of a CSEL in that case.</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;      <span class="keywordflow">if</span> (TrueVal == ~FalseVal) {</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">AArch64ISD::CSINV</a>;</div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TrueVal == -FalseVal) {</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">AArch64ISD::CSNEG</a>;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;        <span class="comment">// If our operands are only 32-bit wide, make sure we use 32-bit</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;        <span class="comment">// arithmetic for the check whether we can use CSINC. This ensures that</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;        <span class="comment">// the addition in the check will wrap around properly in case there is</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;        <span class="comment">// an overflow (which would not be the case if we do the check with</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;        <span class="comment">// 64-bit arithmetic).</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;        <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> TrueVal32 = CTVal-&gt;getZExtValue();</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;        <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> FalseVal32 = CFVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;        <span class="keywordflow">if</span> ((TrueVal32 == FalseVal32 + 1) || (TrueVal32 + 1 == FalseVal32)) {</div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;          Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">AArch64ISD::CSINC</a>;</div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;          <span class="keywordflow">if</span> (TrueVal32 &gt; FalseVal32) {</div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;            Swap = <span class="keyword">true</span>;</div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;          }</div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;        }</div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;        <span class="comment">// 64-bit check whether we can use CSINC.</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((TrueVal == FalseVal + 1) || (TrueVal + 1 == FalseVal)) {</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">AArch64ISD::CSINC</a>;</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;</div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;        <span class="keywordflow">if</span> (TrueVal &gt; FalseVal) {</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;          Swap = <span class="keyword">true</span>;</div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;        }</div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;      }</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;</div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;      <span class="comment">// Swap TVal and FVal if necessary.</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;      <span class="keywordflow">if</span> (Swap) {</div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TVal, FVal);</div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;        <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(CTVal, CFVal);</div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;        CC = <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(CC, LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;      }</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;</div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;      <span class="keywordflow">if</span> (Opcode != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>) {</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;        <span class="comment">// Drop FVal since we can get its value by simply inverting/negating</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;        <span class="comment">// TVal.</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;        FVal = TVal;</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;      }</div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;    }</div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;    <span class="comment">// Avoid materializing a constant when possible by reusing a known value in</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;    <span class="comment">// a register.  However, don&#39;t perform this optimization if the known value</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;    <span class="comment">// is one, zero or negative one in the case of a CSEL.  We can always</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;    <span class="comment">// materialize these values using CSINC, CSEL and CSINV with wzr/xzr as the</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;    <span class="comment">// FVal, respectively.</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHSVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(RHS);</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;    <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a> &amp;&amp; RHSVal &amp;&amp; !RHSVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>() &amp;&amp;</div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;        !RHSVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">isNullValue</a>() &amp;&amp; !RHSVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">isAllOnesValue</a>()) {</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> AArch64CC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;      <span class="comment">// Transform &quot;a == C ? C : x&quot; to &quot;a == C ? a : x&quot; and &quot;a != C ? x : C&quot; to</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;      <span class="comment">// &quot;a != C ? x : a&quot; to avoid materializing C.</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;      <span class="keywordflow">if</span> (CTVal &amp;&amp; CTVal == RHSVal &amp;&amp; AArch64CC == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>)</div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;        TVal = LHS;</div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CFVal &amp;&amp; CFVal == RHSVal &amp;&amp; AArch64CC == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>)</div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;        FVal = LHS;</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">AArch64ISD::CSNEG</a> &amp;&amp; RHSVal &amp;&amp; RHSVal-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>()) {</div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (CTVal &amp;&amp; CFVal &amp;&amp; <span class="stringliteral">&quot;Expected constant operands for CSNEG.&quot;</span>);</div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;      <span class="comment">// Use a CSINV to transform &quot;a == C ? 1 : -1&quot; to &quot;a == C ? a : -1&quot; to</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;      <span class="comment">// avoid materializing C.</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> AArch64CC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;      <span class="keywordflow">if</span> (CTVal == RHSVal &amp;&amp; AArch64CC == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>) {</div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;        Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">AArch64ISD::CSINV</a>;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;        TVal = LHS;</div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;        FVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, FVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;      }</div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;    }</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(LHS, RHS, CC, CCVal, DAG, dl);</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = TVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, VT, TVal, FVal, CCVal, Cmp);</div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;  }</div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;</div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;  <span class="comment">// Now we know we&#39;re dealing with FP values.</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> ||</div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;         LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>);</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = TVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(LHS, RHS, CC, dl, DAG);</div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;</div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;  <span class="comment">// Unfortunately, the mapping of LLVM FP CC&#39;s onto AArch64 CC&#39;s isn&#39;t totally</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;  <span class="comment">// clean.  Some of them require two CSELs to implement.</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC1, CC2;</div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a>(CC, CC1, CC2);</div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>) {</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;    <span class="comment">// Transform &quot;a == 0.0 ? 0.0 : x&quot; to &quot;a == 0.0 ? a : x&quot; and</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;    <span class="comment">// &quot;a != 0.0 ? x : 0.0&quot; to &quot;a != 0.0 ? x : a&quot; to avoid materializing 0.0.</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;    <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *RHSVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(RHS);</div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;    <span class="keywordflow">if</span> (RHSVal &amp;&amp; RHSVal-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#affd8f931d1722a83ad9b80215e71c42b">isZero</a>()) {</div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;      <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CFVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(FVal);</div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;      <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CTVal = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(TVal);</div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;</div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;      <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">ISD::SETOEQ</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">ISD::SETUEQ</a>) &amp;&amp;</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;          CTVal &amp;&amp; CTVal-&gt;isZero() &amp;&amp; TVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>())</div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;        TVal = LHS;</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">ISD::SETONE</a> || CC == <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">ISD::SETUNE</a>) &amp;&amp;</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;               CFVal &amp;&amp; CFVal-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#affd8f931d1722a83ad9b80215e71c42b">isZero</a>() &amp;&amp;</div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;               FVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>())</div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;        FVal = LHS;</div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;    }</div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;  }</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;  <span class="comment">// Emit first, and possibly only, CSEL.</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC1Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CS1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, TVal, FVal, CC1Val, Cmp);</div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;  <span class="comment">// If we need a second CSEL, emit it, using the output of the first as the</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;  <span class="comment">// RHS.  We&#39;re effectively OR&#39;ing the two CC&#39;s together.</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;  <span class="keywordflow">if</span> (CC2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC2Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(CC2, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, TVal, CS1, CC2Val, Cmp);</div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;  }</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;</div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;  <span class="comment">// Otherwise, return the output of the first CSEL.</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;  <span class="keywordflow">return</span> CS1;</div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;}</div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;</div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;  <span class="keywordflow">return</span> LowerSELECT_CC(CC, LHS, RHS, TVal, FVal, DL, DAG);</div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;}</div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;</div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;</div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;  <span class="comment">// Optimize {s|u}{add|sub|mul}.with.overflow feeding into a select</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a>(CCVal)) {</div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;    <span class="comment">// Only lower legal XALUO ops.</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;    <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(CCVal-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0)))</div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OFCC;</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>, Overflow;</div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;    std::tie(Value, Overflow) = <a class="code" href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a>(OFCC, CCVal.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), DAG);</div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(OFCC, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, DL, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), TVal, FVal,</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;                       CCVal, Overflow);</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;  }</div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;</div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;  <span class="comment">// Lower it the same way as we would lower a SELECT_CC node.</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC;</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, RHS;</div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;  <span class="keywordflow">if</span> (CCVal.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;    LHS = CCVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;    RHS = CCVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;    CC = cast&lt;CondCodeSDNode&gt;(CCVal-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;    LHS = CCVal;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;    RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, CCVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;    CC = <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>;</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;  }</div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;  <span class="keywordflow">return</span> LowerSELECT_CC(CC, LHS, RHS, TVal, FVal, DL, DAG);</div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;}</div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;</div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;  <span class="comment">// Jump table entries as PC relative offsets. No additional tweaking</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;  <span class="comment">// is necessary here. Just get the address of the jump table.</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;  <a class="code" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a> = cast&lt;JumpTableSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp;</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>()) {</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;    <span class="keywordflow">return</span> getAddrLarge(JT, DAG);</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;    <span class="keywordflow">return</span> getAddrTiny(JT, DAG);</div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;  }</div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;  <span class="keywordflow">return</span> getAddr(JT, DAG);</div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;}</div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerBR_JT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;  <span class="comment">// Jump table entries as PC relative offsets. No additional tweaking</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;  <span class="comment">// is necessary here. Just get the address of the jump table.</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">JT</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="structllvm_1_1Entry.html">Entry</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;  <span class="keywordtype">int</span> JTI = cast&lt;JumpTableSDNode&gt;(JT.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())-&gt;getIndex();</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Dest =</div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(AArch64::JumpTableDest32, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, JT,</div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;                         Entry, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5961a89c55b0157a30497c1f8f5e4b66">getTargetJumpTable</a>(JTI, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a716765ad6ce5be71f987cd2097b1cdbf">ISD::BRIND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Dest, 0));</div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;}</div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;  <a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *<a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">CP</a> = cast&lt;ConstantPoolSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;</div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>) {</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;    <span class="comment">// Use the GOT for the large code model on iOS.</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;    <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>()) {</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;      <span class="keywordflow">return</span> getGOT(CP, DAG);</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;    }</div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;    <span class="keywordflow">return</span> getAddrLarge(CP, DAG);</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;    <span class="keywordflow">return</span> getAddrTiny(CP, DAG);</div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;    <span class="keywordflow">return</span> getAddr(CP, DAG);</div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;  }</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;}</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;</div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;  <a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *BA = cast&lt;BlockAddressSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">getCodeModel</a>() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp;</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;      !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>()) {</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;    <span class="keywordflow">return</span> getAddrLarge(BA, DAG);</div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().getCodeModel() == <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) {</div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;    <span class="keywordflow">return</span> getAddrTiny(BA, DAG);</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;  }</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;  <span class="keywordflow">return</span> getAddr(BA, DAG);</div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;}</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerDarwin_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo =</div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">getVarArgsStackIndex</a>(),</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;                                 <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;  FR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(FR, DL, <a class="code" href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">getPointerMemTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *SV = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getValue();</div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DL, FR, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;                      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV));</div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;}</div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerWin64_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo =</div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#aae1cc37c03dc88bd71db86b6180b9d71">getVarArgsGPRSize</a>() &gt; 0</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;                                     ? FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a78ef05ed4db7991fa28264d76e8a5fc5">getVarArgsGPRIndex</a>()</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;                                     : FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">getVarArgsStackIndex</a>(),</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;                                 <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *SV = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getValue();</div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DL, FR, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;                      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV));</div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;}</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;</div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerAAPCS_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;  <span class="comment">// The layout of the va_list struct is specified in the AArch64 Procedure Call</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;  <span class="comment">// Standard, section B.3.</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;  <span class="keyword">auto</span> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VAList = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *SV = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getValue();</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> MemOps;</div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;</div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;  <span class="comment">// void *__stack at offset 0</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Stack = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">getVarArgsStackIndex</a>(), PtrVT);</div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;  MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, Stack, VAList,</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;                                <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV), <span class="comment">/* Alignment = */</span> 8));</div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;  <span class="comment">// void *__gr_top at offset 8</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;  <span class="keywordtype">int</span> GPRSize = FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#aae1cc37c03dc88bd71db86b6180b9d71">getVarArgsGPRSize</a>();</div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;  <span class="keywordflow">if</span> (GPRSize &gt; 0) {</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GRTop, GRTopAddr;</div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;</div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;    GRTopAddr =</div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(8, DL, PtrVT));</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;    GRTop = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a78ef05ed4db7991fa28264d76e8a5fc5">getVarArgsGPRIndex</a>(), PtrVT);</div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;    GRTop = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, GRTop,</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(GPRSize, DL, PtrVT));</div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;</div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;    MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, GRTop, GRTopAddr,</div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;                                  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV, 8),</div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;                                  <span class="comment">/* Alignment = */</span> 8));</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;  }</div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;  <span class="comment">// void *__vr_top at offset 16</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;  <span class="keywordtype">int</span> FPRSize = FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a258b3288d244094217895ed0150a65d5">getVarArgsFPRSize</a>();</div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;  <span class="keywordflow">if</span> (FPRSize &gt; 0) {</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VRTop, VRTopAddr;</div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;    VRTopAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList,</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(16, DL, PtrVT));</div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;    VRTop = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FuncInfo-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a5a887b26a707f64e1188ebb84e3f2e30">getVarArgsFPRIndex</a>(), PtrVT);</div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;    VRTop = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VRTop,</div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(FPRSize, DL, PtrVT));</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;    MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, VRTop, VRTopAddr,</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;                                  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV, 16),</div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;                                  <span class="comment">/* Alignment = */</span> 8));</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;  }</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;  <span class="comment">// int __gr_offs at offset 24</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GROffsAddr =</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(24, DL, PtrVT));</div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;  MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;      Chain, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-GPRSize, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), GROffsAddr,</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV, 24), <span class="comment">/* Alignment = */</span> 4));</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;</div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;  <span class="comment">// int __vr_offs at offset 28</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VROffsAddr =</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(28, DL, PtrVT));</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;  MemOps.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(</div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;      Chain, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-FPRSize, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), VROffsAddr,</div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;      <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SV, 28), <span class="comment">/* Alignment = */</span> 4));</div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">ISD::TokenFactor</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, MemOps);</div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;}</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;</div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a8d38ac8f86a38869b906ed0e2947b9d2">isCallingConvWin64</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()))</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;    <span class="keywordflow">return</span> LowerWin64_VASTART(Op, DAG);</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>())</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;    <span class="keywordflow">return</span> LowerDarwin_VASTART(Op, DAG);</div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;    <span class="keywordflow">return</span> LowerAAPCS_VASTART(Op, DAG);</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;}</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;</div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVACOPY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;  <span class="comment">// AAPCS has three pointers and two ints (= 32 bytes), Darwin has single</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;  <span class="comment">// pointer.</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;  <span class="keywordtype">unsigned</span> PtrSize = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() ? 4 : 8;</div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;  <span class="keywordtype">unsigned</span> VaListSize = (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() ||</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;                         Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">isTargetWindows</a>()) ? PtrSize : 32;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *DestSV = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3))-&gt;getValue();</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *SrcSV = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(4))-&gt;getValue();</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;</div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0b9a26475bec4ea25d108f61327036c8">getMemcpy</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DL, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2),</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VaListSize, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), PtrSize,</div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;                       <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(DestSV),</div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;                       <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(SrcSV));</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;}</div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;</div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVAARG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">isTargetDarwin</a>() &amp;&amp;</div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;         <span class="stringliteral">&quot;automatic va_arg instruction only works on Darwin&quot;</span>);</div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;</div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V = cast&lt;SrcValueSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getValue();</div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(3);</div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;  <span class="keywordtype">unsigned</span> MinSlotSize = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>() ? 4 : 8;</div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;  <span class="keyword">auto</span> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;  <span class="keyword">auto</span> PtrMemVT = <a class="code" href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">getPointerMemTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VAList =</div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(PtrMemVT, DL, Chain, Addr, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(V));</div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;  Chain = VAList.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;  VAList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(VAList, DL, PtrVT);</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;  <span class="keywordflow">if</span> (Align &gt; MinSlotSize) {</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((Align &amp; (Align - 1)) == 0) &amp;&amp; <span class="stringliteral">&quot;Expected Align to be a power of 2&quot;</span>);</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;    VAList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList,</div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Align - 1, DL, PtrVT));</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;    VAList = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, DL, PtrVT, VAList,</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-(int64_t)Align, DL, PtrVT));</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;  }</div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;</div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = VT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;  <span class="keywordtype">unsigned</span> ArgSize = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">getTypeAllocSize</a>(ArgTy);</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;</div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;  <span class="comment">// Scalar integer and FP values smaller than 64 bits are implicitly extended</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;  <span class="comment">// up to 64 bits.  At the very least, we have to increase the striding of the</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;  <span class="comment">// vaargs list to match this, and for FP values we need to introduce</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;  <span class="comment">// FP_ROUND nodes as well.</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;    ArgSize = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ArgSize, MinSlotSize);</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;  <span class="keywordtype">bool</span> NeedFPTrunc = <span class="keyword">false</span>;</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>() &amp;&amp; !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) {</div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;    ArgSize = 8;</div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;    NeedFPTrunc = <span class="keyword">true</span>;</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;  }</div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;  <span class="comment">// Increment the pointer, VAList, to the next vaarg</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VANext = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, PtrVT, VAList,</div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;                               DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ArgSize, DL, PtrVT));</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;  VANext = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(VANext, DL, PtrMemVT);</div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;</div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;  <span class="comment">// Store the incremented VAList to the legalized pointer</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> APStore =</div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(Chain, DL, VANext, Addr, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>(V));</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;</div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;  <span class="comment">// Load the actual argument out of the pointer VAList</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;  <span class="keywordflow">if</span> (NeedFPTrunc) {</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;    <span class="comment">// Load the value as an f64.</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> WideFP =</div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>, DL, APStore, VAList, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;    <span class="comment">// Round the value down to an f32.</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NarrowFP = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">ISD::FP_ROUND</a>, DL, VT, WideFP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0),</div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(1, DL));</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { NarrowFP, WideFP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) };</div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;    <span class="comment">// Merge the rounded value with the chain output of the load.</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;  }</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(VT, DL, APStore, VAList, <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;}</div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;</div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerFRAMEADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">setFrameAddressIsTaken</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FrameAddr =</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, AArch64::FP, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;  <span class="keywordflow">while</span> (Depth--)</div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;    FrameAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), FrameAddr,</div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;</div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">isTargetILP32</a>())</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;    FrameAddr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, FrameAddr,</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(VT));</div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;  <span class="keywordflow">return</span> FrameAddr;</div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;}</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSPONENTRY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;</div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;  <span class="keywordtype">int</span> FI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(4, 0, <span class="keyword">false</span>);</div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">getFrameIndex</a>(FI, VT);</div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;}</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a97de2baad077d3029a9cb8f211cf67c1"> 5822</a></span>&#160;<span class="preprocessor">#define GET_REGISTER_MATCHER</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#include &quot;AArch64GenAsmMatcher.inc&quot;</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">// FIXME? Maybe this could be a TableGen attribute on some registers and</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="comment">// this table could be generated automatically from RegInfo.</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> AArch64TargetLowering::</div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="AArch64AsmParser_8cpp.html#ab163bd42e90805aad69407416086a7d6">MatchRegisterName</a>(RegName);</div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;  <span class="keywordflow">if</span> (AArch64::X1 &lt;= Reg &amp;&amp; Reg &lt;= AArch64::X28) {</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">getRegisterInfo</a>();</div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;    <span class="keywordtype">unsigned</span> DwarfRegNum = MRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">getDwarfRegNum</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;    <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#abebf776aea4ae4a420fd4a2c5f02cbbd">isXRegisterReserved</a>(DwarfRegNum))</div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;      Reg = 0;</div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;  }</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;  <span class="keywordflow">if</span> (Reg)</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;  <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;Invalid register name \&quot;&quot;</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;                              + <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegName)  + <span class="stringliteral">&quot;\&quot;.&quot;</span>));</div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;}</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;</div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerADDROFRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;                                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">setFrameAddressIsTaken</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FrameAddr =</div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, AArch64::FP, VT);</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(8, DL, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;</div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, VT, FrameAddr, Offset);</div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;}</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;  MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">setReturnAddressIsTaken</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;</div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;  <span class="keywordflow">if</span> (Depth) {</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FrameAddr = LowerFRAMEADDR(Op, DAG);</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(8, DL, <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>()));</div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(VT, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(),</div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, VT, FrameAddr, Offset),</div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;                       <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a>());</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;  }</div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;  <span class="comment">// Return LR, which contains the return address. Mark it an implicit live-in.</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(AArch64::LR, &amp;AArch64::GPR64RegClass);</div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, VT);</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;}</div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment">/// LowerShiftRightParts - Lower SRA_PARTS, which returns two</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/// i64 values and take a 2 x i64 value to shift plus a shift amount.</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerShiftRightParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>() == 3 &amp;&amp; <span class="stringliteral">&quot;Not a double-shift!&quot;</span>);</div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;  <span class="keywordtype">unsigned</span> VTBits = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpLo = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpHi = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;  <span class="keywordtype">unsigned</span> Opc = (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">ISD::SRA_PARTS</a>) ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">ISD::SRA_PARTS</a> || Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">ISD::SRL_PARTS</a>);</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;</div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RevShAmt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VTBits, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), ShAmt);</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiBitsForLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, dl, VT, ShOpHi, RevShAmt);</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;</div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;  <span class="comment">// Unfortunately, if ShAmt == 0, we just calculated &quot;(SHL ShOpHi, 64)&quot; which</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;  <span class="comment">// is &quot;undef&quot;. We wanted 0, so CSEL it directly.</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(ShAmt, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;                               <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>, dl, DAG);</div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;  HiBitsForLo =</div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;                  HiBitsForLo, CCVal, Cmp);</div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtraShAmt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ShAmt,</div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VTBits, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;</div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoBitsForLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, dl, VT, ShOpLo, ShAmt);</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoForNormalShift =</div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, dl, VT, LoBitsForLo, HiBitsForLo);</div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;</div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;  Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(ExtraShAmt, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>,</div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;                       dl, DAG);</div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;  CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoForBigShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, VT, ShOpHi, ExtraShAmt);</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, LoForBigShift,</div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;                           LoForNormalShift, CCVal, Cmp);</div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;  <span class="comment">// AArch64 shifts larger than the register width are wrapped rather than</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;  <span class="comment">// clamped, so we can&#39;t just emit &quot;hi &gt;&gt; x&quot;.</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiForNormalShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, VT, ShOpHi, ShAmt);</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiForBigShift =</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;      Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;          ? DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, VT, ShOpHi,</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;                        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VTBits - 1, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>))</div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;          : DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, VT);</div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, HiForBigShift,</div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;                           HiForNormalShift, CCVal, Cmp);</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;</div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2] = { <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, Hi };</div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, dl);</div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;}</div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="comment">/// LowerShiftLeftParts - Lower SHL_PARTS, which returns two</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="comment">/// i64 values and take a 2 x i64 value to shift plus a shift amount.</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerShiftLeftParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;                                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">getNumOperands</a>() == 3 &amp;&amp; <span class="stringliteral">&quot;Not a double-shift!&quot;</span>);</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;  <span class="keywordtype">unsigned</span> VTBits = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpLo = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShOpHi = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">ISD::SHL_PARTS</a>);</div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RevShAmt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VTBits, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), ShAmt);</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoBitsForHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, dl, VT, ShOpLo, RevShAmt);</div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;</div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;  <span class="comment">// Unfortunately, if ShAmt == 0, we just calculated &quot;(SRL ShOpLo, 64)&quot; which</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;  <span class="comment">// is &quot;undef&quot;. We wanted 0, so CSEL it directly.</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(ShAmt, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;                               <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>, dl, DAG);</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;  LoBitsForHi =</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;                  LoBitsForHi, CCVal, Cmp);</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtraShAmt = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, ShAmt,</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(VTBits, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiBitsForHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, dl, VT, ShOpHi, ShAmt);</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiForNormalShift =</div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, dl, VT, LoBitsForHi, HiBitsForHi);</div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;</div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> HiForBigShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, dl, VT, ShOpLo, ExtraShAmt);</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;  Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a>(ExtraShAmt, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">ISD::SETGE</a>,</div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;                       dl, DAG);</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;  CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, HiForBigShift,</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;                           HiForNormalShift, CCVal, Cmp);</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;  <span class="comment">// AArch64 shifts of larger than register sizes are wrapped rather than</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;  <span class="comment">// clamped, so we can&#39;t just emit &quot;lo &lt;&lt; a&quot; if a is too big.</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoForBigShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, VT);</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoForNormalShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, dl, VT, ShOpLo, ShAmt);</div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, LoForBigShift,</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;                           LoForNormalShift, CCVal, Cmp);</div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;</div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2] = { <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, Hi };</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, dl);</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;}</div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;</div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5"> 5986</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">AArch64TargetLowering::isOffsetFoldingLegal</a>(</div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA)<span class="keyword"> const </span>{</div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;  <span class="comment">// Offsets are folded in the DAG combine rather than here so that we can</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;  <span class="comment">// intelligently choose an offset based on the uses.</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;}</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca"> 5993</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">AArch64TargetLowering::isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;                                         <span class="keywordtype">bool</span> OptForSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;  <span class="keywordtype">bool</span> IsLegal = <span class="keyword">false</span>;</div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;  <span class="comment">// We can materialize #0.0 as fmov $Rd, XZR for 64-bit, 32-bit cases, and</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;  <span class="comment">// 16-bit case when target has full fp16 support.</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;  <span class="comment">// FIXME: We should be able to handle f128 as well with a clever lowering.</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> ImmInt = Imm.<a class="code" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;    IsLegal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">AArch64_AM::getFP64Imm</a>(ImmInt) != -1 || Imm.<a class="code" href="classllvm_1_1APFloat.html#ac37cd93f2c41a818a278e99de784ba1d">isPosZero</a>();</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;    IsLegal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">AArch64_AM::getFP32Imm</a>(ImmInt) != -1 || Imm.<a class="code" href="classllvm_1_1APFloat.html#ac37cd93f2c41a818a278e99de784ba1d">isPosZero</a>();</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">hasFullFP16</a>())</div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;    IsLegal = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ab23f031bf813c9284ac27776b414a867">AArch64_AM::getFP16Imm</a>(ImmInt) != -1 || Imm.<a class="code" href="classllvm_1_1APFloat.html#ac37cd93f2c41a818a278e99de784ba1d">isPosZero</a>();</div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;  <span class="comment">// TODO: fmov h0, w0 is also legal, however on&#39;t have an isel pattern to</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;  <span class="comment">//       generate that fmov.</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;  <span class="comment">// If we can not materialize in immediate field for fmov, check if the</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;  <span class="comment">// value can be encoded as the immediate operand of a logical instruction.</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;  <span class="comment">// The immediate value will be created with either MOVZ, MOVN, or ORR.</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;  <span class="keywordflow">if</span> (!IsLegal &amp;&amp; (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)) {</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;    <span class="comment">// The cost is actually exactly the same for mov+fmov vs. adrp+ldr;</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;    <span class="comment">// however the mov+fmov sequence is always better because of the reduced</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;    <span class="comment">// cache pressure. The timings are still the same if you consider</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;    <span class="comment">// movw+movk+fmov vs. adrp+ldr (it&#39;s one instruction longer, but the</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;    <span class="comment">// movw+movk is fused). So we limit up to 2 instrdduction at most.</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;AArch64_IMM::ImmInsnModel, 4&gt;</a> Insn;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64__IMM.html#a77a4e6615fbc6c2bbcf179370dbd0fa9">AArch64_IMM::expandMOVImm</a>(ImmInt.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>(), VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(),</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;            Insn);</div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;    <span class="keywordtype">unsigned</span> Limit = (OptForSize ? 1 : (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a0729b7b4e365b8d041d26cf00a47ede9">hasFuseLiterals</a>() ? 5 : 2));</div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;    IsLegal = Insn.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt;= Limit;</div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;  }</div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; (IsLegal ? <span class="stringliteral">&quot;Legal &quot;</span> : <span class="stringliteral">&quot;Illegal &quot;</span>) &lt;&lt; VT.<a class="code" href="structllvm_1_1EVT.html#a923e1e1096d253c80d8a241754cb878f">getEVTString</a>()</div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; imm value: &quot;</span>; Imm.<a class="code" href="classllvm_1_1APFloat.html#ad4e64a2bbbacfa304679cbdd5db87098">dump</a>(););</div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;  <span class="keywordflow">return</span> IsLegal;</div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;}</div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;</div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment">//                          AArch64 Optimization Hooks</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;</div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5"> 6034</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;                           <span class="keywordtype">int</span> &amp;ExtraSteps) {</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Operand.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;  <span class="keywordflow">if</span> (ST-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp;</div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;      (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">MVT::v1f64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;       VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aca28bb1c01eb29bd3b13a88bd51823cd">MVT::v1f32</a> ||</div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;       VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>)) {</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;    <span class="keywordflow">if</span> (ExtraSteps == TargetLoweringBase::ReciprocalEstimate::Unspecified)</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;      <span class="comment">// For the reciprocal estimates, convergence is quadratic, so the number</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;      <span class="comment">// of digits is doubled after each iteration.  In ARMv8, the accuracy of</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;      <span class="comment">// the initial estimate is 2^-8.  Thus the number of extra steps to refine</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;      <span class="comment">// the result for float (23 mantissa bits) is 2 and for double (52</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;      <span class="comment">// mantissa bits) is 3.</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;      ExtraSteps = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> ? 3 : 2;</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Operand), VT, Operand);</div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;  }</div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;</div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;}</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getSqrtEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;                                               <span class="keywordtype">int</span> &amp;ExtraSteps,</div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;                                               <span class="keywordtype">bool</span> &amp;UseOneConst,</div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;                                               <span class="keywordtype">bool</span> Reciprocal)<span class="keyword"> const </span>{</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;  <span class="keywordflow">if</span> (Enabled == <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">ReciprocalEstimate::Enabled</a> ||</div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;      (Enabled == ReciprocalEstimate::Unspecified &amp;&amp; Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a244565e44e862925fd15220ba7214615">useRSqrt</a>()))</div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Estimate = <a class="code" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a>(Subtarget, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">AArch64ISD::FRSQRTE</a>, Operand,</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;                                       DAG, ExtraSteps)) {</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Operand);</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Operand.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;</div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;      <a class="code" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags;</div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;      Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a79e1ff72b0696967f513813e78461737">setAllowReassociation</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;</div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;      <span class="comment">// Newton reciprocal square root iteration: E * 0.5 * (3 - X * E^2)</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;      <span class="comment">// AArch64 reciprocal square root iteration instruction: 0.5 * (3 - M * N)</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = ExtraSteps; i &gt; 0; --i) {</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Step = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Estimate, Estimate,</div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;                                   Flags);</div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;        Step = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">AArch64ISD::FRSQRTS</a>, DL, VT, Operand, Step, Flags);</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;        Estimate = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Estimate, Step, Flags);</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;      }</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;      <span class="keywordflow">if</span> (!Reciprocal) {</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;        <a class="code" href="structllvm_1_1EVT.html">EVT</a> CCVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">getSetCCResultType</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>(), *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(),</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;                                      VT);</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FPZero = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">getConstantFP</a>(0.0, DL, VT);</div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Eq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(DL, CCVT, Operand, FPZero, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">ISD::SETEQ</a>);</div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;        Estimate = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Operand, Estimate, Flags);</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;        <span class="comment">// Correct the result if the operand is 0.0.</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;        Estimate = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">ISD::VSELECT</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>, DL,</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;                               VT, Eq, Operand, Estimate);</div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;      }</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;      ExtraSteps = 0;</div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;      <span class="keywordflow">return</span> Estimate;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;    }</div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;}</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;</div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::getRecipEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;                                                <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> Enabled,</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;                                                <span class="keywordtype">int</span> &amp;ExtraSteps)<span class="keyword"> const </span>{</div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;  <span class="keywordflow">if</span> (Enabled == <a class="code" href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">ReciprocalEstimate::Enabled</a>)</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Estimate = <a class="code" href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a>(Subtarget, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">AArch64ISD::FRECPE</a>, Operand,</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;                                       DAG, ExtraSteps)) {</div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Operand);</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Operand.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;      <a class="code" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags;</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;      Flags.<a class="code" href="structllvm_1_1SDNodeFlags.html#a79e1ff72b0696967f513813e78461737">setAllowReassociation</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;</div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;      <span class="comment">// Newton reciprocal iteration: E * (2 - X * E)</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;      <span class="comment">// AArch64 reciprocal iteration instruction: (2 - M * N)</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = ExtraSteps; i &gt; 0; --i) {</div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Step = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">AArch64ISD::FRECPS</a>, DL, VT, Operand,</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;                                   Estimate, Flags);</div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;        Estimate = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>, DL, VT, Estimate, Step, Flags);</div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;      }</div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;      ExtraSteps = 0;</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;      <span class="keywordflow">return</span> Estimate;</div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;    }</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;</div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;}</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;</div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">//                          AArch64 Inline Assembly Support</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;</div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="comment">// Table of Constraints</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment">// TODO: This is the current set of constraints supported by ARM for the</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment">// compiler, not all of them may make sense.</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="comment">// r - A general register</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="comment">// w - An FP/SIMD register of some size in the range v0-v31</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="comment">// x - An FP/SIMD register of some size in the range v0-v15</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="comment">// I - Constant that can be used with an ADD instruction</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="comment">// J - Constant that can be used with a SUB instruction</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">// K - Constant that can be used with a 32-bit logical instruction</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">// L - Constant that can be used with a 64-bit logical instruction</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment">// M - Constant that can be used as a 32-bit MOV immediate</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">// N - Constant that can be used as a 64-bit MOV immediate</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment">// Q - A memory reference with base register and no offset</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="comment">// S - A symbolic address</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="comment">// Y - Floating point constant zero</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="comment">// Z - Integer constant zero</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">//   Note that general register operands will be output using their 64-bit x</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">// register name, whatever the size of the variable, unless the asm operand</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">// is prefixed by the %w modifier. Floating-point and SIMD register operands</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="comment">// will be output with the v prefix unless prefixed by the %b, %h, %s, %d or</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment">// %q modifier.</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *AArch64TargetLowering::LowerXConstraint(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT)<span class="keyword"> const </span>{</div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;  <span class="comment">// At this point, we have to lower this constraint to something else, so we</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <span class="comment">// lower it to an &quot;r&quot; or &quot;w&quot;. However, by doing this we will force the result</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;  <span class="comment">// to be in register, while the X constraint is much more permissive.</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;  <span class="comment">// Although we are correct (we are free to emit anything, without</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;  <span class="comment">// constraints), we might break use cases that would expect us to be more</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;  <span class="comment">// efficient and emit something else.</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>())</div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;r&quot;</span>;</div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;  <span class="keywordflow">if</span> (ConstraintVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;w&quot;</span>;</div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;</div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;  <span class="keywordflow">if</span> (ConstraintVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp;</div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;     (ConstraintVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64 ||</div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;      ConstraintVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128))</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;w&quot;</span>;</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;r&quot;</span>;</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;}</div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;</div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d"> 6174</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> {</div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"> 6175</a></span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a>,</div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"> 6176</a></span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a>,</div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474"> 6177</a></span>&#160;  <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">Invalid</a></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;};</div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;</div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce"> 6180</a></span>&#160;<span class="keyword">static</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) {</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">PredicateConstraint::Invalid</a>;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;  <span class="keywordflow">if</span> (Constraint == <span class="stringliteral">&quot;Upa&quot;</span>)</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;    P = <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">PredicateConstraint::Upa</a>;</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;  <span class="keywordflow">if</span> (Constraint == <span class="stringliteral">&quot;Upl&quot;</span>)</div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;    P = <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">PredicateConstraint::Upl</a>;</div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;}</div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment">/// getConstraintType - Given a constraint letter, return the type of</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">/// constraint it is for this target.</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">AArch64TargetLowering::ConstraintType</a></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;AArch64TargetLowering::getConstraintType(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)<span class="keyword"> const </span>{</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>() == 1) {</div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;    <span class="keywordflow">switch</span> (Constraint[0]) {</div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;x&#39;</span>:</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;w&#39;</span>:</div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;y&#39;</span>:</div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">C_RegisterClass</a>;</div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;    <span class="comment">// An address with a single base register. Due to the way we</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;    <span class="comment">// currently handle addresses it is the same as &#39;r&#39;.</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;Q&#39;</span>:</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">C_Memory</a>;</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;I&#39;</span>:</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;J&#39;</span>:</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;K&#39;</span>:</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;L&#39;</span>:</div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;M&#39;</span>:</div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;N&#39;</span>:</div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;Y&#39;</span>:</div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;Z&#39;</span>:</div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">C_Immediate</a>;</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;z&#39;</span>:</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;S&#39;</span>: <span class="comment">// A symbolic address</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">C_Other</a>;</div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;    }</div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a>(Constraint) !=</div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;             <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">PredicateConstraint::Invalid</a>)</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">C_RegisterClass</a>;</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">TargetLowering::getConstraintType</a>(Constraint);</div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;}</div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">/// Examine constraint type and operand type and determine a weight value.</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="comment">/// This object must already have been set up with the operand type</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/// and the current alternative constraint selected.</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">TargetLowering::ConstraintWeight</a></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;AArch64TargetLowering::getSingleConstraintMatchWeight(</div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;    AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint)<span class="keyword"> const </span>{</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> weight = <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca">CW_Invalid</a>;</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *CallOperandVal = info.CallOperandVal;</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;  <span class="comment">// If we don&#39;t have a value, we can&#39;t do a match,</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;  <span class="comment">// but allow it at the lowest weight.</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;  <span class="keywordflow">if</span> (!CallOperandVal)</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76">CW_Default</a>;</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classstd_1_1conditional_1_1type.html">type</a> = CallOperandVal-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;  <span class="comment">// Look at the constraint type.</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;  <span class="keywordflow">switch</span> (*constraint) {</div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;    weight = <a class="code" href="classllvm_1_1TargetLowering.html#a9609e4232b2d3ff707a9225ea295420d">TargetLowering::getSingleConstraintMatchWeight</a>(info, constraint);</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;x&#39;</span>:</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;w&#39;</span>:</div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;y&#39;</span>:</div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;    <span class="keywordflow">if</span> (type-&gt;<a class="code" href="classllvm_1_1Type.html#aac5759c83abd6a4af236401a7cfe7a0f">isFloatingPointTy</a>() || type-&gt;<a class="code" href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">isVectorTy</a>())</div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;      weight = <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af">CW_Register</a>;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;z&#39;</span>:</div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;    weight = <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40">CW_Constant</a>;</div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;U&#39;</span>:</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a>(constraint) != <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">PredicateConstraint::Invalid</a>)</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;      weight = <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af">CW_Register</a>;</div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;  }</div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;  <span class="keywordflow">return</span> weight;</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;}</div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;AArch64TargetLowering::getRegForInlineAsmConstraint(</div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;  <span class="keywordflow">if</span> (Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>() == 1) {</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;    <span class="keywordflow">switch</span> (Constraint[0]) {</div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;r&#39;</span>:</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 64)</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::GPR64commonRegClass);</div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;      <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::GPR32commonRegClass);</div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;w&#39;</span>:</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>())</div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>())</div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::ZPRRegClass);</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 16)</div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::FPR16RegClass);</div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 32)</div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::FPR32RegClass);</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 64)</div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::FPR64RegClass);</div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 128)</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::FPR128RegClass);</div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;    <span class="comment">// The instructions that this constraint is designed for can</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;    <span class="comment">// only take 128-bit registers so just use that regclass.</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;x&#39;</span>:</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>())</div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>())</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::ZPR_4bRegClass);</div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 128)</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::FPR128_loRegClass);</div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;y&#39;</span>:</div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;      <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>())</div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;      <span class="keywordflow">if</span> (VT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>())</div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0U, &amp;AArch64::ZPR_3bRegClass);</div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;    }</div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> PC = <a class="code" href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a>(Constraint);</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;    <span class="keywordflow">if</span> (PC != <a class="code" href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">PredicateConstraint::Invalid</a>) {</div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>());</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;      <span class="keywordtype">bool</span> restricted = (PC == <a class="code" href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">PredicateConstraint::Upl</a>);</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;      <span class="keywordflow">return</span> restricted ? std::make_pair(0U, &amp;AArch64::PPR_3bRegClass)</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;                          : std::make_pair(0U, &amp;AArch64::PPRRegClass);</div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;    }</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;  }</div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(<span class="stringliteral">&quot;{cc}&quot;</span>).equals_lower(Constraint))</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;    <span class="keywordflow">return</span> std::make_pair(<span class="keywordtype">unsigned</span>(AArch64::NZCV), &amp;AArch64::CCRRegClass);</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;</div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;  <span class="comment">// Use the default implementation in TargetLowering to convert the register</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;  <span class="comment">// constraint into a member of a register class.</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt; Res;</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;  Res = <a class="code" href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">TargetLowering::getRegForInlineAsmConstraint</a>(TRI, Constraint, VT);</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;</div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;  <span class="comment">// Not found as a standard register?</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;  <span class="keywordflow">if</span> (!Res.second) {</div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">size</a>();</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;    <span class="keywordflow">if</span> ((Size == 4 || Size == 5) &amp;&amp; Constraint[0] == <span class="charliteral">&#39;{&#39;</span> &amp;&amp;</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;        tolower(Constraint[1]) == <span class="charliteral">&#39;v&#39;</span> &amp;&amp; Constraint[Size - 1] == <span class="charliteral">&#39;}&#39;</span>) {</div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;      <span class="keywordtype">int</span> RegNo;</div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aeed8ef055d0b853fb0b4c07bf7c96206">Failed</a> = Constraint.<a class="code" href="classllvm_1_1StringRef.html#ad034d12f6fc929d643d21ab2f7dad9e2">slice</a>(2, Size - 1).<a class="code" href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">getAsInteger</a>(10, RegNo);</div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;      <span class="keywordflow">if</span> (!Failed &amp;&amp; RegNo &gt;= 0 &amp;&amp; RegNo &lt;= 31) {</div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;        <span class="comment">// v0 - v31 are aliases of q0 - q31 or d0 - d31 depending on size.</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;        <span class="comment">// By default we&#39;ll emit v0-v31 for this unless there&#39;s a modifier where</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;        <span class="comment">// we&#39;ll emit the correct register as well.</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;        <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> &amp;&amp; VT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() == 64) {</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;          Res.first = AArch64::FPR64RegClass.getRegister(RegNo);</div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;          Res.second = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;          Res.first = AArch64::FPR128RegClass.getRegister(RegNo);</div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;          Res.second = &amp;AArch64::FPR128RegClass;</div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;        }</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;      }</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;    }</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;  }</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;</div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;  <span class="keywordflow">if</span> (Res.second &amp;&amp; !Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">hasFPARMv8</a>() &amp;&amp;</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;      !AArch64::GPR32allRegClass.hasSubClassEq(Res.second) &amp;&amp;</div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;      !AArch64::GPR64allRegClass.hasSubClassEq(Res.second))</div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;    <span class="keywordflow">return</span> std::make_pair(0U, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;}</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">/// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment">/// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> AArch64TargetLowering::LowerAsmOperandForConstraint(</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint, std::vector&lt;SDValue&gt; &amp;Ops,</div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result;</div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;</div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;  <span class="comment">// Currently only support length 1 constraints.</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;  <span class="keywordflow">if</span> (Constraint.length() != 1)</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;</div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;  <span class="keywordtype">char</span> ConstraintLetter = Constraint[0];</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;  <span class="keywordflow">switch</span> (ConstraintLetter) {</div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;  <span class="comment">// This set of constraints deal with valid constants for various instructions.</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;  <span class="comment">// Validate and return a target constant for them if we can.</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;z&#39;</span>: {</div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;    <span class="comment">// &#39;z&#39; maps to xzr or wzr so it needs an input of 0.</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(Op))</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;</div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::XZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::WZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;  }</div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;S&#39;</span>: {</div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;    <span class="comment">// An absolute symbolic address or label reference.</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA = dyn_cast&lt;GlobalAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;      Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">getTargetGlobalAddress</a>(GA-&gt;getGlobal(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op),</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;                                          GA-&gt;getValueType(0));</div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *BA =</div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;                   dyn_cast&lt;BlockAddressSDNode&gt;(Op)) {</div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;      Result =</div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac28c549afb9f9751d45c37dc9a9b9a7d">getTargetBlockAddress</a>(BA-&gt;getBlockAddress(), BA-&gt;getValueType(0));</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1ExternalSymbolSDNode.html">ExternalSymbolSDNode</a> *ES =</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;                   dyn_cast&lt;ExternalSymbolSDNode&gt;(Op)) {</div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;      Result =</div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(ES-&gt;getSymbol(), ES-&gt;getValueType(0));</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;  }</div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;</div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;I&#39;</span>:</div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;J&#39;</span>:</div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;K&#39;</span>:</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;L&#39;</span>:</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;M&#39;</span>:</div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;N&#39;</span>:</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;    <span class="keywordflow">if</span> (!C)</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;    <span class="comment">// Grab the value and do some validation.</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;    uint64_t CVal = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;    <span class="keywordflow">switch</span> (ConstraintLetter) {</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;    <span class="comment">// The I constraint applies only to simple ADD or SUB immediate operands:</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;    <span class="comment">// i.e. 0 to 4095 with optional shift by 12</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;    <span class="comment">// The J constraint applies only to ADD or SUB immediates that would be</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;    <span class="comment">// valid when negated, i.e. if [an add pattern] were to be output as a SUB</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;    <span class="comment">// instruction [or vice versa], in other words -1 to -4095 with optional</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;    <span class="comment">// left shift by 12.</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;I&#39;</span>:</div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;      <span class="keywordflow">if</span> (isUInt&lt;12&gt;(CVal) || isShiftedUInt&lt;12, 12&gt;(CVal))</div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;J&#39;</span>: {</div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;      uint64_t NVal = -C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>();</div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;      <span class="keywordflow">if</span> (isUInt&lt;12&gt;(NVal) || isShiftedUInt&lt;12, 12&gt;(NVal)) {</div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;        CVal = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">getSExtValue</a>();</div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;      }</div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;    }</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;    <span class="comment">// The K and L constraints apply *only* to logical immediates, including</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;    <span class="comment">// what used to be the MOVI alias for ORR (though the MOVI alias has now</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;    <span class="comment">// been removed and MOV should be used). So these constraints have to</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;    <span class="comment">// distinguish between bit patterns that are valid 32-bit or 64-bit</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;    <span class="comment">// &quot;bitmask immediates&quot;: for example 0xaaaaaaaa is a valid bimm32 (K), but</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;    <span class="comment">// not a valid bimm64 (L) where 0xaaaaaaaaaaaaaaaa would be valid, and vice</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;    <span class="comment">// versa.</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;K&#39;</span>:</div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(CVal, 32))</div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;L&#39;</span>:</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(CVal, 64))</div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;    <span class="comment">// The M and N constraints are a superset of K and L respectively, for use</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;    <span class="comment">// with the MOV (immediate) alias. As well as the logical immediates they</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;    <span class="comment">// also match 32 or 64-bit immediates that can be loaded either using a</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;    <span class="comment">// *single* MOVZ or MOVN , such as 32-bit 0x12340000, 0x00001234, 0xffffedca</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;    <span class="comment">// (M) or 64-bit 0x1234000000000000 (N) etc.</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;    <span class="comment">// As a note some of this code is liberally stolen from the asm parser.</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;M&#39;</span>: {</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(CVal))</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(CVal, 32))</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFF) == CVal)</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFF0000ULL) == CVal)</div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;      uint64_t NCVal = ~(<a class="code" href="classuint32__t.html">uint32_t</a>)CVal;</div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFFULL) == NCVal)</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFF0000ULL) == NCVal)</div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;    }</div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;N&#39;</span>: {</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(CVal, 64))</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFFULL) == CVal)</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFF0000ULL) == CVal)</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFF00000000ULL) == CVal)</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;      <span class="keywordflow">if</span> ((CVal &amp; 0xFFFF000000000000ULL) == CVal)</div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;      uint64_t NCVal = ~CVal;</div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFFULL) == NCVal)</div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFF0000ULL) == NCVal)</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFF00000000ULL) == NCVal)</div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;      <span class="keywordflow">if</span> ((NCVal &amp; 0xFFFF000000000000ULL) == NCVal)</div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;    }</div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;    }</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;    <span class="comment">// All assembler immediates are 64-bit integers.</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;    Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(CVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Op), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;  }</div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;</div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;  <span class="keywordflow">if</span> (Result.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;    Ops.push_back(Result);</div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;  }</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;</div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a556f35d8a6a0497584093bab410a2c12">TargetLowering::LowerAsmOperandForConstraint</a>(Op, Constraint, Ops, DAG);</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;}</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;</div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">//                     AArch64 Advanced SIMD Support</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="comment">/// WidenVector - Given a value in the V64 register class, produce the</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/// equivalent value in the V128 register class.</span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc"> 6506</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = V64Reg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;  <span class="keywordtype">unsigned</span> NarrowSize = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> WideTy = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(EltTy, 2 * NarrowSize);</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(V64Reg);</div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;</div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">ISD::INSERT_SUBVECTOR</a>, DL, WideTy, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(WideTy),</div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;                     V64Reg, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;}</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/// getExtFactor - Determine the adjustment factor for the position when</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="comment">/// generating an &quot;extract from vector registers&quot; instruction.</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea"> 6519</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V) {</div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltType = V.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;  <span class="keywordflow">return</span> EltType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;}</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="comment">/// NarrowVector - Given a value in the V128 register class, produce the</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="comment">/// equivalent value in the V64 register class.</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900"> 6526</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = V128Reg.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;  <span class="keywordtype">unsigned</span> WideSize = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> NarrowTy = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(EltTy, WideSize / 2);</div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(V128Reg);</div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(AArch64::dsub, DL, NarrowTy, V128Reg);</div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;}</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;</div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="comment">// Gather data to see if the operation can be modelled as a</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">// shuffle in combination with VEXTs.</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d"> 6538</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">AArch64TargetLowering::ReconstructShuffle</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;                                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a> &amp;&amp; <span class="stringliteral">&quot;Unknown opcode!&quot;</span>);</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;AArch64TargetLowering::ReconstructShuffle\n&quot;</span>);</div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;</div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;  <span class="keyword">struct </span>ShuffleSourceInfo {</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec;</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;    <span class="keywordtype">unsigned</span> MinElt;</div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;    <span class="keywordtype">unsigned</span> MaxElt;</div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;</div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;    <span class="comment">// We may insert some combination of BITCASTs and VEXT nodes to force Vec to</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;    <span class="comment">// be compatible with the shuffle we intend to construct. As a result</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;    <span class="comment">// ShuffleVec will be some sliding window into the original Vec.</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShuffleVec;</div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;</div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;    <span class="comment">// Code should guarantee that element i in Vec starts at element &quot;WindowBase</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;    <span class="comment">// + i * WindowScale in ShuffleVec&quot;.</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;    <span class="keywordtype">int</span> WindowBase;</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;    <span class="keywordtype">int</span> WindowScale;</div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;    ShuffleSourceInfo(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec)</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;      : Vec(Vec), MinElt(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>()), MaxElt(0),</div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;          ShuffleVec(Vec), WindowBase(0), WindowScale(1) {}</div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator ==</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OtherVec) { <span class="keywordflow">return</span> Vec == OtherVec; }</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;  };</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;</div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;  <span class="comment">// First gather all vectors used as an immediate source for this BUILD_VECTOR</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;  <span class="comment">// node.</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ShuffleSourceInfo, 2&gt;</a> Sources;</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a> ||</div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;             !isa&lt;ConstantSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))) {</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle failed: &quot;</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;                    <span class="stringliteral">&quot;a shuffle can only come from building a vector from &quot;</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;                    <span class="stringliteral">&quot;various elements of other vectors, provided their &quot;</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;                    <span class="stringliteral">&quot;indices are constant\n&quot;</span>);</div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;    }</div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;    <span class="comment">// Add this element source to the list if it&#39;s not already there.</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SourceVec = V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">find</a>(Sources, SourceVec);</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a> == Sources.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>())</div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;      <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a> = Sources.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">insert</a>(Sources.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), ShuffleSourceInfo(SourceVec));</div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;</div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;    <span class="comment">// Update the minimum and maximum lane number seen.</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;    <span class="keywordtype">unsigned</span> EltNo = cast&lt;ConstantSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a>-&gt;MinElt = std::min(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a>-&gt;MinElt, EltNo);</div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a>-&gt;MaxElt = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a>-&gt;MaxElt, EltNo);</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;  }</div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;  <span class="keywordflow">if</span> (Sources.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &gt; 2) {</div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle failed: currently only do something sane when at &quot;</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;                  <span class="stringliteral">&quot;most two source vectors are involved\n&quot;</span>);</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;  }</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;  <span class="comment">// Find out the smallest element size among result and two sources, and use</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;  <span class="comment">// it as element size to build the shuffle_vector.</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SmallestEltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a> : Sources) {</div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcEltTy = <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">Source</a>.Vec.getValueType().getVectorElementType();</div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;    <span class="keywordflow">if</span> (SrcEltTy.<a class="code" href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">bitsLT</a>(SmallestEltTy)) {</div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;      SmallestEltTy = SrcEltTy;</div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;    }</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;  }</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;  <span class="keywordtype">unsigned</span> ResMultiplier =</div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() / SmallestEltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;  NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / SmallestEltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ShuffleVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), SmallestEltTy, NumElts);</div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;</div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;  <span class="comment">// If the source vector is too wide or too narrow, we may nevertheless be able</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;  <span class="comment">// to construct a compatible shuffle either by concatenating it with UNDEF or</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;  <span class="comment">// extracting a suitable range of elements.</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Src : Sources) {</div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src.ShuffleVec.getValueType();</div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;    <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;</div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;    <span class="comment">// This stage of the search produces a source with the same element type as</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;    <span class="comment">// the original, but with a total width matching the BUILD_VECTOR output.</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = SrcVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;    <span class="keywordtype">unsigned</span> NumSrcElts = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), EltVT, NumSrcElts);</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;</div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;    <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(2 * SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;      <span class="comment">// We can pad out the smaller vector for free, so if it&#39;s part of a</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;      <span class="comment">// shuffle...</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;      Src.ShuffleVec =</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, dl, DestVT, Src.ShuffleVec,</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(Src.ShuffleVec.getValueType()));</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;    }</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;</div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 2 * VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;</div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;    <span class="keywordflow">if</span> (Src.MaxElt - Src.MinElt &gt;= NumSrcElts) {</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle failed: span too large for a VEXT to cope\n&quot;</span>);</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;    }</div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;    <span class="keywordflow">if</span> (Src.MinElt &gt;= NumSrcElts) {</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;      <span class="comment">// The extraction can just take the second half</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;      Src.ShuffleVec =</div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, DestVT, Src.ShuffleVec,</div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NumSrcElts, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;      Src.WindowBase = -NumSrcElts;</div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Src.MaxElt &lt; NumSrcElts) {</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;      <span class="comment">// The extraction can just take the first half</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;      Src.ShuffleVec =</div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, DestVT, Src.ShuffleVec,</div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;      <span class="comment">// An actual VEXT is needed</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VEXTSrc1 =</div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, DestVT, Src.ShuffleVec,</div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VEXTSrc2 =</div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, DestVT, Src.ShuffleVec,</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NumSrcElts, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;      <span class="keywordtype">unsigned</span> Imm = Src.MinElt * <a class="code" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a>(VEXTSrc1);</div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;</div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;      Src.ShuffleVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>, dl, DestVT, VEXTSrc1,</div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;                                   VEXTSrc2,</div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;      Src.WindowBase = -Src.MinElt;</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;    }</div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;  }</div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;</div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;  <span class="comment">// Another possible incompatibility occurs from the vector element types. We</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;  <span class="comment">// can fix this by bitcasting the source vectors to the same type we intend</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;  <span class="comment">// for the shuffle.</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;Src : Sources) {</div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcEltTy = Src.ShuffleVec.getValueType().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;    <span class="keywordflow">if</span> (SrcEltTy == SmallestEltTy)</div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ShuffleVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == SmallestEltTy);</div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;    Src.ShuffleVec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, ShuffleVT, Src.ShuffleVec);</div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;    Src.WindowScale = SrcEltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / SmallestEltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;    Src.WindowBase *= Src.WindowScale;</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;  }</div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;  <span class="comment">// Final sanity check before we try to actually produce a shuffle.</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">for</span> (<span class="keyword">auto</span> Src</div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;                  : Sources)</div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;                 <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Src.ShuffleVec.getValueType() == ShuffleVT););</div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;  <span class="comment">// The stars all align, our next step is to produce the mask for the shuffle.</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int, 8&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>(ShuffleVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(), -1);</div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;  <span class="keywordtype">int</span> BitsPerShuffleLane = ShuffleVT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); ++i) {</div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="structllvm_1_1Entry.html">Entry</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;    <span class="keywordflow">if</span> (Entry.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;</div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;    <span class="keyword">auto</span> Src = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">find</a>(Sources, Entry.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;    <span class="keywordtype">int</span> EltNo = cast&lt;ConstantSDNode&gt;(Entry.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;getSExtValue();</div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;</div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;    <span class="comment">// EXTRACT_VECTOR_ELT performs an implicit any_ext; BUILD_VECTOR an implicit</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;    <span class="comment">// trunc. So only std::min(SrcBits, DestBits) actually get defined in this</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;    <span class="comment">// segment.</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> OrigEltTy = Entry.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;    <span class="keywordtype">int</span> BitsDefined =</div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;        std::min(OrigEltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>());</div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;    <span class="keywordtype">int</span> LanesDefined = BitsDefined / BitsPerShuffleLane;</div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;</div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;    <span class="comment">// This source is expected to fill ResMultiplier lanes of the final shuffle,</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;    <span class="comment">// starting at the appropriate offset.</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;    <span class="keywordtype">int</span> *LaneMask = &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[i * ResMultiplier];</div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;</div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;    <span class="keywordtype">int</span> ExtractBase = EltNo * Src-&gt;WindowScale + Src-&gt;WindowBase;</div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;    ExtractBase += NumElts * (Src - Sources.begin());</div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; LanesDefined; ++j)</div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;      LaneMask[j] = ExtractBase + j;</div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;  }</div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;  <span class="comment">// Final check before we try to produce nonsense...</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">isShuffleMaskLegal</a>(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, ShuffleVT)) {</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle failed: illegal shuffle mask\n&quot;</span>);</div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;  }</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="InstCombineVectorOps_8cpp.html#a5ef308f5547e4c1a6dfe646dd7ea7abc">ShuffleOps</a>[] = { DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(ShuffleVT), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(ShuffleVT) };</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Sources.size(); ++i)</div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;    ShuffleOps[i] = Sources[i].ShuffleVec;</div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;</div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shuffle = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afa7e233051b9ed8ebc0191f42698cb14">getVectorShuffle</a>(ShuffleVT, dl, ShuffleOps[0],</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;                                         ShuffleOps[1], <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, VT, Shuffle);</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle, creating node: &quot;</span>; Shuffle.<a class="code" href="classllvm_1_1SDValue.html#a68cdc2666693dffb9173a9dffee11ab8">dump</a>();</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Reshuffle, creating node: &quot;</span>; V.<a class="code" href="classllvm_1_1SDValue.html#a68cdc2666693dffb9173a9dffee11ab8">dump</a>(););</div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;</div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;  <span class="keywordflow">return</span> V;</div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;}</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;</div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="comment">// check if an EXT instruction can handle the shuffle mask when the</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="comment">// vector sources of the shuffle are the same.</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92"> 6748</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;  <span class="comment">// Assume that the first shuffle index is not UNDEF.  Fail if it is.</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;  <span class="keywordflow">if</span> (M[0] &lt; 0)</div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;</div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;  Imm = M[0];</div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;</div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;  <span class="comment">// If this is a VEXT shuffle, the immediate value is the index of the first</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;  <span class="comment">// element.  The other shuffle indices must be the successive elements after</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;  <span class="comment">// the first one.</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;  <span class="keywordtype">unsigned</span> ExpectedElt = Imm;</div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; NumElts; ++i) {</div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;    <span class="comment">// Increment the expected index.  If it wraps around, just follow it</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;    <span class="comment">// back to index zero and keep going.</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;    ++ExpectedElt;</div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;    <span class="keywordflow">if</span> (ExpectedElt == NumElts)</div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;      ExpectedElt = 0;</div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;    <span class="keywordflow">if</span> (M[i] &lt; 0)</div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;      <span class="keywordflow">continue</span>; <span class="comment">// ignore UNDEF indices</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;    <span class="keywordflow">if</span> (ExpectedElt != static_cast&lt;unsigned&gt;(M[i]))</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;  }</div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;</div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;}</div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;</div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="comment">// check if an EXT instruction can handle the shuffle mask when the</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="comment">// vector sources of the shuffle are different.</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61"> 6779</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> &amp;ReverseEXT,</div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;Imm) {</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;  <span class="comment">// Look for the first non-undef element.</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> *FirstRealElt = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">find_if</a>(M, [](<span class="keywordtype">int</span> Elt) { <span class="keywordflow">return</span> Elt &gt;= 0; });</div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;</div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;  <span class="comment">// Benefit form APInt to handle overflow when calculating expected element.</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;  <span class="keywordtype">unsigned</span> MaskBits = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(32, NumElts * 2).<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ExpectedElt = <a class="code" href="classllvm_1_1APInt.html">APInt</a>(MaskBits, *FirstRealElt + 1);</div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;  <span class="comment">// The following shuffle indices must be the successive elements after the</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;  <span class="comment">// first real element.</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> *FirstWrongElt = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(FirstRealElt + 1, M.<a class="code" href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">end</a>(),</div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;      [&amp;](<span class="keywordtype">int</span> Elt) {<span class="keywordflow">return</span> Elt != ExpectedElt++ &amp;&amp; Elt != -1;});</div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;  <span class="keywordflow">if</span> (FirstWrongElt != M.<a class="code" href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">end</a>())</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;</div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;  <span class="comment">// The index of an EXT is the first element if it is not UNDEF.</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;  <span class="comment">// Watch out for the beginning UNDEFs. The EXT index should be the expected</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;  <span class="comment">// value of the first element.  E.g.</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;  <span class="comment">// &lt;-1, -1, 3, ...&gt; is treated as &lt;1, 2, 3, ...&gt;.</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;  <span class="comment">// &lt;-1, -1, 0, 1, ...&gt; is treated as &lt;2*NumElts-2, 2*NumElts-1, 0, 1, ...&gt;.</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;  <span class="comment">// ExpectedElt is the last mask index plus 1.</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;  Imm = ExpectedElt.<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;</div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;  <span class="comment">// There are two difference cases requiring to reverse input vectors.</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;  <span class="comment">// For example, for vector &lt;4 x i32&gt; we have the following cases,</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;  <span class="comment">// Case 1: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, -1, 0&gt;)</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;  <span class="comment">// Case 2: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, 7, 0&gt;)</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;  <span class="comment">// For both cases, we finally use mask &lt;5, 6, 7, 0&gt;, which requires</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;  <span class="comment">// to reverse two input vectors.</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;  <span class="keywordflow">if</span> (Imm &lt; NumElts)</div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;    ReverseEXT = <span class="keyword">true</span>;</div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;    Imm -= NumElts;</div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;</div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;}</div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="comment">/// isREVMask - Check if a vector shuffle corresponds to a REV</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="comment">/// instruction with the specified blocksize.  (The order of the elements</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="comment">/// within each block of the vector is reversed.)</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c"> 6820</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> <a class="code" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>) {</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((BlockSize == 16 || BlockSize == 32 || BlockSize == 64) &amp;&amp;</div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;         <span class="stringliteral">&quot;Only possible block sizes for REV are: 16, 32, 64&quot;</span>);</div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;</div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;  <span class="keywordtype">unsigned</span> EltSz = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;  <span class="keywordflow">if</span> (EltSz == 64)</div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;  <span class="keywordtype">unsigned</span> BlockElts = M[0] + 1;</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;  <span class="comment">// If the first shuffle index is UNDEF, be optimistic.</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;  <span class="keywordflow">if</span> (M[0] &lt; 0)</div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;    BlockElts = BlockSize / EltSz;</div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;</div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;  <span class="keywordflow">if</span> (BlockSize &lt;= EltSz || BlockSize != BlockElts * EltSz)</div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;</div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;    <span class="keywordflow">if</span> (M[i] &lt; 0)</div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;      <span class="keywordflow">continue</span>; <span class="comment">// ignore UNDEF indices</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)M[i] != (i - i % BlockElts) + (BlockElts - 1 - i % BlockElts))</div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;  }</div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;</div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;}</div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;</div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5"> 6847</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;  <span class="keywordtype">unsigned</span> Idx = WhichResult * NumElts / 2;</div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; i += 2) {</div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;    <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)M[i] != Idx) ||</div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;        (M[i + 1] &gt;= 0 &amp;&amp; (<a class="code" href="classunsigned.html">unsigned</a>)M[i + 1] != Idx + NumElts))</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;    Idx += 1;</div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;  }</div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;</div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;}</div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;</div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176"> 6863</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; ++i) {</div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;    <span class="keywordflow">if</span> (M[i] &lt; 0)</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;      <span class="keywordflow">continue</span>; <span class="comment">// ignore UNDEF indices</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;    <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)M[i] != 2 * i + WhichResult)</div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;  }</div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;}</div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;</div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6"> 6876</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; i += 2) {</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;    <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)M[i] != i + WhichResult) ||</div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;        (M[i + 1] &gt;= 0 &amp;&amp; (<a class="code" href="classunsigned.html">unsigned</a>)M[i + 1] != i + NumElts + WhichResult))</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;  }</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;}</div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">/// isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment">/// &quot;vector_shuffle v, v&quot;, i.e., &quot;vector_shuffle v, undef&quot;.</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="comment">/// Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;.</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6"> 6892</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;  <span class="keywordtype">unsigned</span> Idx = WhichResult * NumElts / 2;</div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumElts; i += 2) {</div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;    <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)M[i] != Idx) ||</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;        (M[i + 1] &gt;= 0 &amp;&amp; (<a class="code" href="classunsigned.html">unsigned</a>)M[i + 1] != Idx))</div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;    Idx += 1;</div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;  }</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;</div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;}</div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="comment">/// isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/// &quot;vector_shuffle v, v&quot;, i.e., &quot;vector_shuffle v, undef&quot;.</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">/// Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;,</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756"> 6911</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;  <span class="keywordtype">unsigned</span> Half = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() / 2;</div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j != 2; ++j) {</div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;    <span class="keywordtype">unsigned</span> Idx = WhichResult;</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Half; ++i) {</div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;      <span class="keywordtype">int</span> MIdx = M[i + j * Half];</div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;      <span class="keywordflow">if</span> (MIdx &gt;= 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)MIdx != Idx)</div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;      Idx += 2;</div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;    }</div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;  }</div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;</div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;}</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="comment"></span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">/// isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="comment">/// &quot;vector_shuffle v, v&quot;, i.e., &quot;vector_shuffle v, undef&quot;.</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="comment">/// Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;.</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb"> 6930</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> &amp;WhichResult) {</div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;  <span class="keywordflow">if</span> (NumElts % 2 != 0)</div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;  WhichResult = (M[0] == 0 ? 0 : 1);</div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; i += 2) {</div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;    <span class="keywordflow">if</span> ((M[i] &gt;= 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)M[i] != i + WhichResult) ||</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;        (M[i + 1] &gt;= 0 &amp;&amp; (<a class="code" href="classunsigned.html">unsigned</a>)M[i + 1] != i + WhichResult))</div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;  }</div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;}</div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;</div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2"> 6943</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <span class="keywordtype">int</span> NumInputElements,</div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;                      <span class="keywordtype">bool</span> &amp;DstIsLeft, <span class="keywordtype">int</span> &amp;Anomaly) {</div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;  <span class="keywordflow">if</span> (M.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != <span class="keyword">static_cast&lt;</span><span class="keywordtype">size_t</span><span class="keyword">&gt;</span>(NumInputElements))</div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;</div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;  <span class="keywordtype">int</span> NumLHSMatch = 0, NumRHSMatch = 0;</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;  <span class="keywordtype">int</span> LastLHSMismatch = -1, LastRHSMismatch = -1;</div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;</div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; NumInputElements; ++i) {</div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;    <span class="keywordflow">if</span> (M[i] == -1) {</div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;      ++NumLHSMatch;</div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;      ++NumRHSMatch;</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;    }</div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;</div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;    <span class="keywordflow">if</span> (M[i] == i)</div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;      ++NumLHSMatch;</div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;      LastLHSMismatch = i;</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;</div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;    <span class="keywordflow">if</span> (M[i] == i + NumInputElements)</div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;      ++NumRHSMatch;</div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;      LastRHSMismatch = i;</div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;  }</div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;</div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;  <span class="keywordflow">if</span> (NumLHSMatch == NumInputElements - 1) {</div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;    DstIsLeft = <span class="keyword">true</span>;</div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;    Anomaly = LastLHSMismatch;</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumRHSMatch == NumInputElements - 1) {</div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;    DstIsLeft = <span class="keyword">false</span>;</div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;    Anomaly = LastRHSMismatch;</div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;  }</div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;}</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;</div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5"> 6982</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> SplitLHS) {</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != 128)</div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;</div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;</div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = NumElts / 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;    <span class="keywordflow">if</span> (Mask[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;  }</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;</div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = NumElts / 2;</div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NumElts / 2, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = NumElts; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;    <span class="keywordflow">if</span> (Mask[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] != <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + SplitLHS * Offset)</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;  }</div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;</div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;}</div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;</div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240"> 7002</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V0 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = cast&lt;ShuffleVectorSDNode&gt;(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)-&gt;getMask();</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;</div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != V0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() ||</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>())</div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;  <span class="keywordtype">bool</span> SplitV0 = V0.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 128;</div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;</div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a>(Mask, VT, SplitV0))</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;</div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CastVT = VT.<a class="code" href="structllvm_1_1EVT.html#aee35a362966ced72913881d8a2dc3be8">getHalfNumVectorElementsVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;  <span class="keywordflow">if</span> (SplitV0) {</div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;    V0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, CastVT, V0,</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;  }</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;  <span class="keywordflow">if</span> (V1.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 128) {</div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;    V1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, CastVT, V1,</div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;  }</div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, VT, V0, V1);</div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;}</div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment"></span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="comment">/// GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">/// the specified operations to build the shuffle.</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377"> 7032</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a>(<span class="keywordtype">unsigned</span> PFEntry, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS,</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) {</div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;  <span class="keywordtype">unsigned</span> OpNum = (PFEntry &gt;&gt; 26) &amp; 0x0F;</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;  <span class="keywordtype">unsigned</span> LHSID = (PFEntry &gt;&gt; 13) &amp; ((1 &lt;&lt; 13) - 1);</div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;  <span class="keywordtype">unsigned</span> RHSID = (PFEntry &gt;&gt; 0) &amp; ((1 &lt;&lt; 13) - 1);</div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;</div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ac70742254f766c239332e57a2cb91041">OP_COPY</a> = 0, <span class="comment">// Copy, used for things like &lt;u,u,u,3&gt; to say it is &lt;0,1,2,3&gt;</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a77b2bc5f9889e28d62cd422589e45736">OP_VREV</a>,</div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad6bef556bdf1c643178f61f396252c83">OP_VDUP0</a>,</div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a3ed52d0242c2d557539eed614dbae4e7">OP_VDUP1</a>,</div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af6806c974f0fb8c866e7b493668f2cba">OP_VDUP2</a>,</div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af59d1bec6c125dab28589a1ecce533fc">OP_VDUP3</a>,</div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad5abbba05ba443279f7ec198a7ced564">OP_VEXT1</a>,</div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad7a16dd0e4d0ae6ca3ea2daaba67e757">OP_VEXT2</a>,</div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a2ae44b7437ebc7628e86221ad4e5fabe">OP_VEXT3</a>,</div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4aea2b03858461165791221eb094399cea">OP_VUZPL</a>, <span class="comment">// VUZP, left result</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a663455a86f2fa89c9a7e82d1adc39914">OP_VUZPR</a>, <span class="comment">// VUZP, right result</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8354d0bd9c04818ed4cbf14e34aa675b">OP_VZIPL</a>, <span class="comment">// VZIP, left result</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a4d6c15e3c63d12b4bda2e3c8fb8ab256">OP_VZIPR</a>, <span class="comment">// VZIP, right result</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8c198ca8bc335bdac7e013fa68a333f6">OP_VTRNL</a>, <span class="comment">// VTRN, left result</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;    <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a35eb5b97c88aa4cd890026b900b0e082">OP_VTRNR</a>  <span class="comment">// VTRN, right result</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;  };</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;</div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;  <span class="keywordflow">if</span> (OpNum == <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ac70742254f766c239332e57a2cb91041">OP_COPY</a>) {</div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;    <span class="keywordflow">if</span> (LHSID == (1 * 9 + 2) * 9 + 3)</div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;      <span class="keywordflow">return</span> LHS;</div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHSID == ((4 * 9 + 5) * 9 + 6) * 9 + 7 &amp;&amp; <span class="stringliteral">&quot;Illegal OP_COPY!&quot;</span>);</div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;    <span class="keywordflow">return</span> RHS;</div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;  }</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;</div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OpLHS, OpRHS;</div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;  OpLHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a>(<a class="code" href="AArch64PerfectShuffle_8h.html#a461cf57a94707854fa27b598c2e7826b">PerfectShuffleTable</a>[LHSID], LHS, RHS, DAG, dl);</div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;  OpRHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a>(<a class="code" href="AArch64PerfectShuffle_8h.html#a461cf57a94707854fa27b598c2e7826b">PerfectShuffleTable</a>[RHSID], LHS, RHS, DAG, dl);</div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = OpLHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;  <span class="keywordflow">switch</span> (OpNum) {</div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown shuffle opcode!&quot;</span>);</div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a77b2bc5f9889e28d62cd422589e45736">OP_VREV</a>:</div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;    <span class="comment">// VREV divides the vector in half and swaps within the half.</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;        VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">AArch64ISD::REV64</a>, dl, VT, OpLHS);</div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;    <span class="comment">// vrev &lt;4 x i16&gt; -&gt; REV32</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> ||</div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;        VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">AArch64ISD::REV32</a>, dl, VT, OpLHS);</div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;    <span class="comment">// vrev &lt;4 x i8&gt; -&gt; REV16</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>);</div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">AArch64ISD::REV16</a>, dl, VT, OpLHS);</div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad6bef556bdf1c643178f61f396252c83">OP_VDUP0</a>:</div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a3ed52d0242c2d557539eed614dbae4e7">OP_VDUP1</a>:</div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af6806c974f0fb8c866e7b493668f2cba">OP_VDUP2</a>:</div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af59d1bec6c125dab28589a1ecce533fc">OP_VDUP3</a>: {</div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;    <span class="keywordflow">if</span> (EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">AArch64ISD::DUPLANE8</a>;</div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">AArch64ISD::DUPLANE16</a>;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">AArch64ISD::DUPLANE32</a>;</div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;      Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">AArch64ISD::DUPLANE64</a>;</div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid vector element type?&quot;</span>);</div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64)</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;      OpLHS = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(OpLHS, DAG);</div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lane = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(OpNum - <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad6bef556bdf1c643178f61f396252c83">OP_VDUP0</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, VT, OpLHS, Lane);</div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;  }</div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad5abbba05ba443279f7ec198a7ced564">OP_VEXT1</a>:</div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad7a16dd0e4d0ae6ca3ea2daaba67e757">OP_VEXT2</a>:</div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a2ae44b7437ebc7628e86221ad4e5fabe">OP_VEXT3</a>: {</div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;    <span class="keywordtype">unsigned</span> Imm = (OpNum - <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad5abbba05ba443279f7ec198a7ced564">OP_VEXT1</a> + 1) * <a class="code" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a>(OpLHS);</div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>, dl, VT, OpLHS, OpRHS,</div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;  }</div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4aea2b03858461165791221eb094399cea">OP_VUZPL</a>:</div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;                       OpRHS);</div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a663455a86f2fa89c9a7e82d1adc39914">OP_VUZPR</a>:</div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;                       OpRHS);</div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8354d0bd9c04818ed4cbf14e34aa675b">OP_VZIPL</a>:</div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">AArch64ISD::ZIP1</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;                       OpRHS);</div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a4d6c15e3c63d12b4bda2e3c8fb8ab256">OP_VZIPR</a>:</div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">AArch64ISD::ZIP2</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;                       OpRHS);</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8c198ca8bc335bdac7e013fa68a333f6">OP_VTRNL</a>:</div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">AArch64ISD::TRN1</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;                       OpRHS);</div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a35eb5b97c88aa4cd890026b900b0e082">OP_VTRNR</a>:</div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">AArch64ISD::TRN2</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), OpLHS,</div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;                       OpRHS);</div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;  }</div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;}</div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;</div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60"> 7134</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask,</div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;  <span class="comment">// Check to see if we can use the TBL instruction.</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;</div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltVT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;  <span class="keywordtype">unsigned</span> BytesPerElt = EltVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;</div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> TBLMask;</div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Val : ShuffleMask) {</div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Byte = 0; Byte &lt; BytesPerElt; ++Byte) {</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Byte + Val * BytesPerElt;</div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;      TBLMask.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Offset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;    }</div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;  }</div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;</div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> IndexVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>;</div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;  <span class="keywordtype">unsigned</span> IndexLen = 8;</div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 128) {</div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;    IndexVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>;</div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;    IndexLen = 16;</div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;  }</div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;</div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1Cst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, IndexVT, V1);</div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V2Cst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, IndexVT, V2);</div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;</div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shuffle;</div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;  <span class="keywordflow">if</span> (V2.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad29680b0f3d0427cab5a32e727f9f11a">isUndef</a>()) {</div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;    <span class="keywordflow">if</span> (IndexLen == 8)</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;      V1Cst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, V1Cst, V1Cst);</div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;    Shuffle = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, IndexVT,</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_tbl1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), V1Cst,</div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(IndexVT, DL,</div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;                           <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TBLMask.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a7b68be12c974b6b70bc86062f221a344">data</a>(), IndexLen)));</div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;    <span class="keywordflow">if</span> (IndexLen == 8) {</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;      V1Cst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a>, V1Cst, V2Cst);</div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;      Shuffle = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;          <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, IndexVT,</div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_tbl1, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), V1Cst,</div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(IndexVT, DL,</div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;                             <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TBLMask.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a7b68be12c974b6b70bc86062f221a344">data</a>(), IndexLen)));</div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;      <span class="comment">// FIXME: We cannot, for the moment, emit a TBL2 instruction because we</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;      <span class="comment">// cannot currently represent the register constraints on the input</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;      <span class="comment">// table registers.</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;      <span class="comment">//  Shuffle = DAG.getNode(AArch64ISD::TBL2, DL, IndexVT, V1Cst, V2Cst,</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;      <span class="comment">//                   DAG.getBuildVector(IndexVT, DL, &amp;TBLMask[0],</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;      <span class="comment">//                   IndexLen));</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;      Shuffle = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;          <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, IndexVT,</div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_tbl2, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), V1Cst,</div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;          V2Cst, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(IndexVT, DL,</div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;                                    <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(TBLMask.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a7b68be12c974b6b70bc86062f221a344">data</a>(), IndexLen)));</div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;    }</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;  }</div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Shuffle);</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;}</div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;</div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9"> 7196</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> EltType) {</div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;  <span class="keywordflow">if</span> (EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">AArch64ISD::DUPLANE8</a>;</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;  <span class="keywordflow">if</span> (EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">AArch64ISD::DUPLANE16</a>;</div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;  <span class="keywordflow">if</span> (EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>)</div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">AArch64ISD::DUPLANE32</a>;</div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;  <span class="keywordflow">if</span> (EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || EltType == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">AArch64ISD::DUPLANE64</a>;</div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;</div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid vector element type?&quot;</span>);</div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;}</div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;</div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVECTOR_SHUFFLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;                                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;</div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;  <a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVN = cast&lt;ShuffleVectorSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;</div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;  <span class="comment">// Convert shuffles that are directly supported on NEON to target-specific</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;  <span class="comment">// DAG nodes, instead of keeping them as shuffles and matching them again</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;  <span class="comment">// during code selection.  This is more efficient and avoids the possibility</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;  <span class="comment">// of inconsistencies between legalization and selection.</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> ShuffleMask = SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#ae6a632a82fb9e13195196a15fa87eb46">getMask</a>();</div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;</div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V1 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;</div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;  <span class="keywordflow">if</span> (SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#af4ddbb361d77fd42e32b5d6df0075a6e">isSplat</a>()) {</div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;    <span class="keywordtype">int</span> Lane = SVN-&gt;<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#a78735185fd19e227f3c2f0bcfcd46ae8">getSplatIndex</a>();</div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;    <span class="comment">// If this is undef splat, generate it via &quot;just&quot; vdup, if possible.</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;    <span class="keywordflow">if</span> (Lane == -1)</div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;      Lane = 0;</div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;</div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;    <span class="keywordflow">if</span> (Lane == 0 &amp;&amp; V1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>)</div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;                         V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;    <span class="comment">// Test if V1 is a BUILD_VECTOR and the lane being referenced is a non-</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;    <span class="comment">// constant. If so, we can just reference the lane&#39;s definition directly.</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;    <span class="keywordflow">if</span> (V1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a> &amp;&amp;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;        !isa&lt;ConstantSDNode&gt;(V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(Lane)))</div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, VT, V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(Lane));</div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;</div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;    <span class="comment">// Otherwise, duplicate from the lane of the input vector.</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a>(V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>());</div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;</div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;    <span class="comment">// Try to eliminate a bitcasted extract subvector before a DUPLANE.</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;    <span class="keyword">auto</span> getScaledOffsetDup = [](<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BitCast, <span class="keywordtype">int</span> &amp;LaneC, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;CastVT) {</div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;      <span class="comment">// Match: dup (bitcast (extract_subv X, C)), LaneC</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;      <span class="keywordflow">if</span> (BitCast.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> ||</div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;          BitCast.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>)</div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;</div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;      <span class="comment">// The extract index must align in the destination type. That may not</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;      <span class="comment">// happen if the bitcast is from narrow to wide type.</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Extract = BitCast.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;      <span class="keywordtype">unsigned</span> ExtIdx = Extract.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;      <span class="keywordtype">unsigned</span> SrcEltBitWidth = Extract.<a class="code" href="classllvm_1_1SDValue.html#a2ac4b734b88226470ee2eea43d1f14cf">getScalarValueSizeInBits</a>();</div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;      <span class="keywordtype">unsigned</span> ExtIdxInBits = ExtIdx * SrcEltBitWidth;</div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;      <span class="keywordtype">unsigned</span> CastedEltBitWidth = BitCast.<a class="code" href="classllvm_1_1SDValue.html#a2ac4b734b88226470ee2eea43d1f14cf">getScalarValueSizeInBits</a>();</div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;      <span class="keywordflow">if</span> (ExtIdxInBits % CastedEltBitWidth != 0)</div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;      <span class="comment">// Update the lane value by offsetting with the scaled extract index.</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;      LaneC += ExtIdxInBits / CastedEltBitWidth;</div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;</div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;      <span class="comment">// Determine the casted vector type of the wide vector input.</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;      <span class="comment">// dup (bitcast (extract_subv X, C)), LaneC --&gt; dup (bitcast X), LaneC&#39;</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;      <span class="comment">// Examples:</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;      <span class="comment">// dup (bitcast (extract_subv v2f64 X, 1) to v2f32), 1 --&gt; dup v4f32 X, 3</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;      <span class="comment">// dup (bitcast (extract_subv v16i8 X, 8) to v4i16), 1 --&gt; dup v8i16 X, 5</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;      <span class="keywordtype">unsigned</span> SrcVecNumElts =</div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;          Extract.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() / CastedEltBitWidth;</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;      CastVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(BitCast.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>().<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>(),</div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;                                SrcVecNumElts);</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;    };</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> CastVT;</div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;    <span class="keywordflow">if</span> (getScaledOffsetDup(V1, Lane, CastVT)) {</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;      V1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">getBitcast</a>(CastVT, V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>) {</div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;      <span class="comment">// The lane is incremented by the index of the extract.</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;      <span class="comment">// Example: dup v2f32 (extract v4f32 X, 2), 1 --&gt; dup v4f32 X, 3</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;      Lane += V1.<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;      V1 = V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>) {</div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;      <span class="comment">// The lane is decremented if we are splatting from the 2nd operand.</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;      <span class="comment">// Example: dup v4i32 (concat v2i32 X, v2i32 Y), 3 --&gt; dup v4i32 Y, 1</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;      <span class="keywordtype">unsigned</span> Idx = Lane &gt;= (int)VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() / 2;</div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;      Lane -= Idx * VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() / 2;</div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;      V1 = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(V1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(Idx), DAG);</div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64) {</div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;      <span class="comment">// Widen the operand to 128-bit register with undef.</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;      V1 = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(V1, DAG);</div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;    }</div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, VT, V1, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Lane, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;  }</div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;</div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(ShuffleMask, VT, 64))</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">AArch64ISD::REV64</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(ShuffleMask, VT, 32))</div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">AArch64ISD::REV32</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(ShuffleMask, VT, 16))</div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">AArch64ISD::REV16</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;</div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;  <span class="keywordtype">bool</span> ReverseEXT = <span class="keyword">false</span>;</div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;  <span class="keywordtype">unsigned</span> Imm;</div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a>(ShuffleMask, VT, ReverseEXT, Imm)) {</div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;    <span class="keywordflow">if</span> (ReverseEXT)</div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(V1, V2);</div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;    Imm *= <a class="code" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a>(V1);</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>,</div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V2-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad29680b0f3d0427cab5a32e727f9f11a">isUndef</a>() &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a>(ShuffleMask, VT, Imm)) {</div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;    Imm *= <a class="code" href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a>(V1);</div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, V1,</div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Imm, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;  }</div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;</div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;  <span class="keywordtype">unsigned</span> WhichResult;</div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">AArch64ISD::ZIP1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">AArch64ISD::ZIP2</a>;</div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;  }</div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>;</div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;  }</div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">AArch64ISD::TRN1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">AArch64ISD::TRN2</a>;</div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>);</div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;  }</div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">AArch64ISD::ZIP1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">AArch64ISD::ZIP2</a>;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, V1);</div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;  }</div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>;</div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, V1);</div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;  }</div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a>(ShuffleMask, VT, WhichResult)) {</div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (WhichResult == 0) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">AArch64ISD::TRN1</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">AArch64ISD::TRN2</a>;</div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), V1, V1);</div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;  }</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;</div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a> = <a class="code" href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a>(Op, DAG))</div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a>;</div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;</div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;  <span class="keywordtype">bool</span> DstIsLeft;</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;  <span class="keywordtype">int</span> Anomaly;</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;  <span class="keywordtype">int</span> NumInputElements = V1.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a>(ShuffleMask, NumInputElements, DstIsLeft, Anomaly)) {</div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DstVec = DstIsLeft ? V1 : <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>;</div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DstLaneV = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Anomaly, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;</div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcVec = V1;</div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;    <span class="keywordtype">int</span> SrcLane = ShuffleMask[Anomaly];</div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;    <span class="keywordflow">if</span> (SrcLane &gt;= NumInputElements) {</div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;      SrcVec = <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a>;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;      SrcLane -= VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;    }</div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcLaneV = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(SrcLane, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;</div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ScalarVT = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;    <span class="keywordflow">if</span> (ScalarVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt; 32 &amp;&amp; ScalarVT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>())</div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;      ScalarVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;</div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, dl, VT, DstVec,</div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, dl, ScalarVT, SrcVec, SrcLaneV),</div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;        DstLaneV);</div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;  }</div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;  <span class="comment">// If the shuffle is not directly supported and it has 4 elements, use</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;  <span class="comment">// the PerfectShuffle-generated table to synthesize it from other shuffles.</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;  <span class="keywordflow">if</span> (NumElts == 4) {</div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;    <span class="keywordtype">unsigned</span> PFIndexes[4];</div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != 4; ++i) {</div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;      <span class="keywordflow">if</span> (ShuffleMask[i] &lt; 0)</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;        PFIndexes[i] = 8;</div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;        PFIndexes[i] = ShuffleMask[i];</div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;    }</div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;    <span class="comment">// Compute the index in the perfect shuffle table.</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;    <span class="keywordtype">unsigned</span> PFTableIndex = PFIndexes[0] * 9 * 9 * 9 + PFIndexes[1] * 9 * 9 +</div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;                            PFIndexes[2] * 9 + PFIndexes[3];</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;    <span class="keywordtype">unsigned</span> PFEntry = <a class="code" href="AArch64PerfectShuffle_8h.html#a461cf57a94707854fa27b598c2e7826b">PerfectShuffleTable</a>[PFTableIndex];</div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;    <span class="keywordtype">unsigned</span> Cost = (PFEntry &gt;&gt; 30);</div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;</div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;    <span class="keywordflow">if</span> (Cost &lt;= 4)</div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a>(PFEntry, V1, V2, DAG, dl);</div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;  }</div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;</div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a>(Op, ShuffleMask, DAG);</div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;}</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;</div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerSPLAT_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ElemVT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;</div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;  <span class="comment">// Extend input splat value where needed to fit into a GPR (32b or 64b only)</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;  <span class="comment">// FPRs don&#39;t have this restriction.</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;  <span class="keywordflow">switch</span> (ElemVT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;    SplatVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(SplatVal, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, VT, SplatVal);</div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;    SplatVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(SplatVal, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, VT, SplatVal);</div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>: {</div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;    <span class="comment">// The general case of i1.  There isn&#39;t any natural way to do this,</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;    <span class="comment">// so we use some trickery with whilelo.</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;    <span class="comment">// TODO: Add special cases for splat of constant true/false.</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;    SplatVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(SplatVal, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;    SplatVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, SplatVal,</div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>));</div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(Intrinsic::aarch64_sve_whilelo, dl,</div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, dl, VT, ID,</div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), SplatVal);</div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;  }</div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;  <span class="comment">// TODO: we can support float types, but haven&#39;t added patterns yet.</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>:</div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>:</div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Unsupported SPLAT_VECTOR input operand type&quot;</span>);</div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;  }</div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;}</div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;</div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f"> 7437</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a>(<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits,</div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;                               <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits) {</div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = BVN-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SplatBits, SplatUndef;</div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;  <span class="keywordtype">unsigned</span> SplatBitSize;</div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;  <span class="keywordtype">bool</span> HasAnyUndefs;</div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;  <span class="keywordflow">if</span> (BVN-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#a6f89a07c015a54253416b726e352bdc4">isConstantSplat</a>(SplatBits, SplatUndef, SplatBitSize, HasAnyUndefs)) {</div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;    <span class="keywordtype">unsigned</span> NumSplats = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / SplatBitSize;</div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;</div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumSplats; ++i) {</div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;      CnstBits &lt;&lt;= SplatBitSize;</div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;      UndefBits &lt;&lt;= SplatBitSize;</div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;      CnstBits |= SplatBits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;      UndefBits |= (SplatBits ^ SplatUndef).zextOrTrunc(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;    }</div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;  }</div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;</div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;}</div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;</div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="comment">// Try 64-bit splatted SIMD immediate.</span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80"> 7460</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) {</div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>;</div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;</div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#aacafb7aecc0ecc157dd1fbaac53bae38">AArch64_AM::isAdvSIMDModImmType10</a>(Value)) {</div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a73d57b024abd09c15c27e89d3bea29b0">AArch64_AM::encodeAdvSIMDModImmType10</a>(Value);</div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;</div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;    }</div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;  }</div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;</div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;}</div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;</div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">// Try 32-bit splatted SIMD immediate.</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b"> 7481</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *LHS = <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;    <span class="keywordtype">bool</span> isAdvSIMDModImm = <span class="keyword">false</span>;</div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;    uint64_t Shift;</div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;</div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;    <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#afc0e820b8853201ef6ff415931806b68">AArch64_AM::isAdvSIMDModImmType1</a>(Value))) {</div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#af49fee539884eda3cd5c717bcdce4786">AArch64_AM::encodeAdvSIMDModImmType1</a>(Value);</div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;      Shift = 0;</div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;    }</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#af6c74fb3a2a8d0cb99feef8744eb3ace">AArch64_AM::isAdvSIMDModImmType2</a>(Value))) {</div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a29c7eaffeccf0f5b17dbf57cbd618b81">AArch64_AM::encodeAdvSIMDModImmType2</a>(Value);</div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;      Shift = 8;</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;    }</div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#af9224d46b85d9e2fa60a5e5c77f07556">AArch64_AM::isAdvSIMDModImmType3</a>(Value))) {</div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#af4df25f698bb1307c5b3b9d5ac214fb4">AArch64_AM::encodeAdvSIMDModImmType3</a>(Value);</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;      Shift = 16;</div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;    }</div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a2fe53b15d06d979154de9230ffc90a07">AArch64_AM::isAdvSIMDModImmType4</a>(Value))) {</div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ae37687fd3e4b8a746f795bfcd64a70e7">AArch64_AM::encodeAdvSIMDModImmType4</a>(Value);</div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;      Shift = 24;</div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;    }</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;    <span class="keywordflow">if</span> (isAdvSIMDModImm) {</div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov;</div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;</div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;      <span class="keywordflow">if</span> (LHS)</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;        Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy, *LHS,</div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Shift, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;        Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Shift, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;</div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;    }</div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;  }</div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;}</div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;</div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="comment">// Try 16-bit splatted SIMD immediate.</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d"> 7529</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *LHS = <span class="keyword">nullptr</span>) {</div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>;</div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;    <span class="keywordtype">bool</span> isAdvSIMDModImm = <span class="keyword">false</span>;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;    uint64_t Shift;</div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;</div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;    <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a4d810d08a9bc5d3c0ef0d54b1c9eb646">AArch64_AM::isAdvSIMDModImmType5</a>(Value))) {</div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a9db7472b1930619903c87129a187e77d">AArch64_AM::encodeAdvSIMDModImmType5</a>(Value);</div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;      Shift = 0;</div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;    }</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#aec822bd18b696d033e3fb3a91db5b1ef">AArch64_AM::isAdvSIMDModImmType6</a>(Value))) {</div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#adabd0632bbd6cb08e7c545cf755c56c8">AArch64_AM::encodeAdvSIMDModImmType6</a>(Value);</div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;      Shift = 8;</div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;    }</div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;</div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;    <span class="keywordflow">if</span> (isAdvSIMDModImm) {</div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov;</div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;</div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;      <span class="keywordflow">if</span> (LHS)</div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;        Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy, *LHS,</div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Shift, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;        Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;                          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Shift, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;    }</div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;  }</div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;</div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;}</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;</div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="comment">// Try 32-bit splatted SIMD immediate with shifted ones.</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8"> 7569</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) {</div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a>;</div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;    <span class="keywordtype">bool</span> isAdvSIMDModImm = <span class="keyword">false</span>;</div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;    uint64_t Shift;</div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;</div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;    <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a906b3231e8117e7b6b1ab0cfd9226d1b">AArch64_AM::isAdvSIMDModImmType7</a>(Value))) {</div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a6a2e3b44e9ff9c2b48e69a2182f27933">AArch64_AM::encodeAdvSIMDModImmType7</a>(Value);</div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;      Shift = 264;</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;    }</div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ae2fe7045c79cfc8be9f42ac54a8fca85">AArch64_AM::isAdvSIMDModImmType8</a>(Value))) {</div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#abfb7ccd4fe522eb89ad8b66f2cdf0022">AArch64_AM::encodeAdvSIMDModImmType8</a>(Value);</div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;      Shift = 272;</div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;    }</div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;</div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;    <span class="keywordflow">if</span> (isAdvSIMDModImm) {</div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Shift, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;    }</div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;  }</div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;</div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;}</div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;</div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="comment">// Try 8-bit splatted SIMD immediate.</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990"> 7600</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) {</div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128) ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a>;</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;</div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AArch64__AM.html#a2e61bc2a6e0481a74be8bfbbb11ba3aa">AArch64_AM::isAdvSIMDModImmType9</a>(Value)) {</div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a73f853223199cac7a15bf2906c74dd3f">AArch64_AM::encodeAdvSIMDModImmType9</a>(Value);</div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;</div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;    }</div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;  }</div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;</div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;}</div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">// Try FP splatted SIMD immediate.</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84"> 7621</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a>(<span class="keywordtype">unsigned</span> NewOp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) {</div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;  <span class="keywordflow">if</span> (Bits.<a class="code" href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">getHiBits</a>(64) == Bits.<a class="code" href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">getLoBits</a>(64)) {</div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;    uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a> = Bits.<a class="code" href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">zextOrTrunc</a>(64).<a class="code" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>();</div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;    <span class="keywordtype">bool</span> isWide = (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128);</div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> MovTy;</div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;    <span class="keywordtype">bool</span> isAdvSIMDModImm = <span class="keyword">false</span>;</div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;    <span class="keywordflow">if</span> ((isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ad56db6bd1cb03dacae870fc6777f6838">AArch64_AM::isAdvSIMDModImmType11</a>(Value))) {</div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ad42afbeb2b8bd3667fe4e05da5ab3f3c">AArch64_AM::encodeAdvSIMDModImmType11</a>(Value);</div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;      MovTy = isWide ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a>;</div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;    }</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isWide &amp;&amp;</div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;             (isAdvSIMDModImm = <a class="code" href="namespacellvm_1_1AArch64__AM.html#ac844d76c3324182cd41105fc61371768">AArch64_AM::isAdvSIMDModImmType12</a>(Value))) {</div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;      Value = <a class="code" href="namespacellvm_1_1AArch64__AM.html#a6da348f7ca3bc56096e6a409b4ce67c4">AArch64_AM::encodeAdvSIMDModImmType12</a>(Value);</div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;      MovTy = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>;</div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;    }</div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;</div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;    <span class="keywordflow">if</span> (isAdvSIMDModImm) {</div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Mov = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOp, dl, MovTy,</div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;                                DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Value, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>, dl, VT, Mov);</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;    }</div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;  }</div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;</div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;}</div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;</div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="comment">// Specialized code to quickly find if PotentialBVec is a BuildVector that</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="comment">// consists of only the same constant int value, returned in reference arg</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="comment">// ConstVal</span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a"> 7654</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec,</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;                                     uint64_t &amp;ConstVal) {</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *Bvec = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(PotentialBVec);</div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;  <span class="keywordflow">if</span> (!Bvec)</div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *FirstElt = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Bvec-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;  <span class="keywordflow">if</span> (!FirstElt)</div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Bvec-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; NumElts; ++i)</div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;    <span class="keywordflow">if</span> (dyn_cast&lt;ConstantSDNode&gt;(Bvec-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i)) != FirstElt)</div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;  ConstVal = FirstElt-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;}</div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;</div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6"> 7671</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226">Intrinsic::not_intrinsic</a>;</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;    <span class="keywordtype">unsigned</span> IID = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;    <span class="keywordflow">if</span> (IID &lt; Intrinsic::num_intrinsics)</div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;      <span class="keywordflow">return</span> IID;</div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226">Intrinsic::not_intrinsic</a>;</div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;  }</div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;  }</div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;}</div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;</div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">// Attempt to form a vector S[LR]I from (or (and X, BvecC1), (lsl Y, C2)),</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment">// to (SLI X, Y, C2), where X and Y have matching vector types, BvecC1 is a</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment">// BUILD_VECTORs with constant element C1, C2 is a constant, and C1 == ~C2.</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment">// Also, logical shift right -&gt; sri, with the same structure.</span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39"> 7689</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;</div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;</div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;</div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;  <span class="comment">// Is the first op an AND?</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> And = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;  <span class="keywordflow">if</span> (And.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;</div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;  <span class="comment">// Is the second op an shl or lshr?</span></div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shift = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;  <span class="comment">// This will have been turned into: AArch64ISD::VSHL vector, #shift</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;  <span class="comment">// or AArch64ISD::VLSHR vector, #shift</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">ShiftOpc</a> = Shift.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;  <span class="keywordflow">if</span> ((ShiftOpc != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">AArch64ISD::VSHL</a> &amp;&amp; ShiftOpc != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">AArch64ISD::VLSHR</a>))</div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;  <span class="keywordtype">bool</span> IsShiftRight = ShiftOpc == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">AArch64ISD::VLSHR</a>;</div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;</div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;  <span class="comment">// Is the shift amount constant?</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *C2node = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Shift.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;  <span class="keywordflow">if</span> (!C2node)</div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;</div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;  <span class="comment">// Is the and mask vector all constant?</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;  uint64_t C1;</div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a>(And.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), C1))</div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;</div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;  <span class="comment">// Is C1 == ~C2, taking into account how much one can shift elements of a</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;  <span class="comment">// particular size?</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;  uint64_t C2 = C2node-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;  <span class="keywordtype">unsigned</span> ElemSizeInBits = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;  <span class="keywordflow">if</span> (C2 &gt; ElemSizeInBits)</div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;  <span class="keywordtype">unsigned</span> ElemMask = (1 &lt;&lt; ElemSizeInBits) - 1;</div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;  <span class="keywordflow">if</span> ((C1 &amp; ElemMask) != (~C2 &amp; ElemMask))</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;</div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a> = And.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = Shift.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;</div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;  <span class="keywordtype">unsigned</span> Intrin =</div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;      IsShiftRight ? Intrinsic::aarch64_neon_vsri : Intrinsic::aarch64_neon_vsli;</div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ResultSLI =</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, VT,</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrin, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>,</div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;                  Shift.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;</div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;aarch64-lower: transformed: \n&quot;</span>);</div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1f4346248feeb9d5c83ce930555936d1">dump</a>(&amp;DAG));</div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;into: \n&quot;</span>);</div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(ResultSLI-&gt;<a class="code" href="classllvm_1_1SDNode.html#a1f4346248feeb9d5c83ce930555936d1">dump</a>(&amp;DAG));</div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;</div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;  ++NumShiftInserts;</div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;  <span class="keywordflow">return</span> ResultSLI;</div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;}</div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;</div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVectorOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;  <span class="comment">// Attempt to form a vector S[LR]I from (or (and X, C1), (lsl Y, C2))</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#adad48a44961d96ed3ba4f14c0f8ba52a">EnableAArch64SlrGeneration</a>) {</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = <a class="code" href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG))</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;      <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;  }</div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;</div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;</div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN =</div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;      <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;  <span class="keywordflow">if</span> (!BVN) {</div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;    <span class="comment">// OR commutes, so try swapping the operands.</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;    LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;    BVN = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;  }</div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;  <span class="keywordflow">if</span> (!BVN)</div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;</div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> DefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> UndefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a>(BVN, DefBits, UndefBits)) {</div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOp;</div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;</div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">AArch64ISD::ORRi</a>, Op, DAG,</div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;                                    DefBits, &amp;LHS)) ||</div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">AArch64ISD::ORRi</a>, Op, DAG,</div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;                                    DefBits, &amp;LHS)))</div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;</div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">AArch64ISD::ORRi</a>, Op, DAG,</div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;                                    UndefBits, &amp;LHS)) ||</div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">AArch64ISD::ORRi</a>, Op, DAG,</div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;                                    UndefBits, &amp;LHS)))</div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;  }</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;</div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;  <span class="comment">// We can always fall back to a non-immediate OR.</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;}</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment">// Normalize the operands of BUILD_VECTOR. The value of constant operands will</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">// be truncated to fit element width.</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58"> 7795</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a> &amp;&amp; <span class="stringliteral">&quot;Unknown opcode!&quot;</span>);</div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltTy= VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;</div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;  <span class="keywordflow">if</span> (EltTy.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>() || EltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &gt; 16)</div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;</div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 16&gt;</a> Ops;</div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lane : Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa368e4b34124a77d58b53a2e131c92ae">ops</a>()) {</div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;    <span class="comment">// For integer vectors, type legalization would have promoted the</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;    <span class="comment">// operands already. Otherwise, if Op is a floating-point splat</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;    <span class="comment">// (with operands cast to integers), then the only possibilities</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;    <span class="comment">// are constants and UNDEFs.</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CstLane = dyn_cast&lt;ConstantSDNode&gt;(Lane)) {</div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;      <a class="code" href="classllvm_1_1APInt.html">APInt</a> LowBits(EltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(),</div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;                    CstLane-&gt;getZExtValue());</div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;      Lane = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(LowBits.getZExtValue(), dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Lane.getNode()-&gt;isUndef()) {</div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;      Lane = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Lane.getValueType() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp;</div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;             <span class="stringliteral">&quot;Unexpected BUILD_VECTOR operand type&quot;</span>);</div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;    }</div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Lane);</div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;  }</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(VT, dl, Ops);</div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;}</div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;</div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82"> 7826</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;</div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> DefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> UndefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN = cast&lt;BuildVectorSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a>(BVN, DefBits, UndefBits)) {</div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOp;</div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">AArch64ISD::MOVIedit</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">AArch64ISD::MOVImsl</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">AArch64ISD::MOVI</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">AArch64ISD::FMOV</a>, Op, DAG, DefBits)))</div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;</div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;    DefBits = ~DefBits;</div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">AArch64ISD::MVNImsl</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>, Op, DAG, DefBits)))</div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;    DefBits = UndefBits;</div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">AArch64ISD::MOVIedit</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">AArch64ISD::MOVImsl</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">AArch64ISD::MOVI</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">AArch64ISD::FMOV</a>, Op, DAG, DefBits)))</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;</div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;    DefBits = ~UndefBits;</div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">AArch64ISD::MVNImsl</a>, Op, DAG, DefBits)) ||</div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>, Op, DAG, DefBits)))</div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;  }</div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;</div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;}</div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;</div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;</div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;  <span class="comment">// Try to build a simple constant vector.</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;  Op = <a class="code" href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a>(Op, DAG);</div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) {</div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;    <span class="comment">// Certain vector constants, used to express things like logical NOT and</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;    <span class="comment">// arithmetic NEG, are passed through unmodified.  This allows special</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;    <span class="comment">// patterns for these operations to match, which will lower these constants</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;    <span class="comment">// to whatever is proven necessary.</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;    <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN = cast&lt;BuildVectorSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;    <span class="keywordflow">if</span> (BVN-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#ab7448e12bb2449435bddec7d9e00564a">isConstant</a>())</div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Const = BVN-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#a72a594eb8072e3372e2e9935ecc21fda">getConstantSplatNode</a>()) {</div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;        <span class="keywordtype">unsigned</span> BitSize = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;        <a class="code" href="classllvm_1_1APInt.html">APInt</a> Val(BitSize,</div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;                  Const-&gt;getAPIntValue().zextOrTrunc(BitSize).getZExtValue());</div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;        <span class="keywordflow">if</span> (Val.isNullValue() || Val.isAllOnesValue())</div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;          <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;      }</div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;  }</div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;</div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = <a class="code" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a>(Op, DAG))</div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;    <span class="keywordflow">return</span> V;</div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;</div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;  <span class="comment">// Scan through the operands to find some interesting properties we can</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;  <span class="comment">// exploit:</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;  <span class="comment">//   1) If only one value is used, we can use a DUP, or</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;  <span class="comment">//   2) if only the low element is not undef, we can just insert that, or</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;  <span class="comment">//   3) if only one constant value is used (w/ some non-constant lanes),</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;  <span class="comment">//      we can splat the constant value into the whole vector then fill</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;  <span class="comment">//      in the non-constant lanes.</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;  <span class="comment">//   4) FIXME: If different constant values are used, but we can intelligently</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;  <span class="comment">//             select the values we&#39;ll be overwriting for the non-constant</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;  <span class="comment">//             lanes such that we can directly materialize the vector</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;  <span class="comment">//             some other way (MOVI, e.g.), we can be sneaky.</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;  <span class="comment">//   5) if all operands are EXTRACT_VECTOR_ELT, check for VUZP.</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;  <span class="keywordtype">bool</span> isOnlyLowElement = <span class="keyword">true</span>;</div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;  <span class="keywordtype">bool</span> usesOnlyOneValue = <span class="keyword">true</span>;</div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;  <span class="keywordtype">bool</span> usesOnlyOneConstantValue = <span class="keyword">true</span>;</div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;  <span class="keywordtype">bool</span> AllLanesExtractElt = <span class="keyword">true</span>;</div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;  <span class="keywordtype">unsigned</span> NumConstantLanes = 0;</div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>;</div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstantValue;</div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>)</div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;      AllLanesExtractElt = <span class="keyword">false</span>;</div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;    <span class="keywordflow">if</span> (i &gt; 0)</div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;      isOnlyLowElement = <span class="keyword">false</span>;</div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantFPSDNode&gt;(V) &amp;&amp; !isa&lt;ConstantSDNode&gt;(V))</div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;      isConstant = <span class="keyword">false</span>;</div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;</div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;    <span class="keywordflow">if</span> (isa&lt;ConstantSDNode&gt;(V) || isa&lt;ConstantFPSDNode&gt;(V)) {</div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;      ++NumConstantLanes;</div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;      <span class="keywordflow">if</span> (!ConstantValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;        ConstantValue = V;</div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstantValue != V)</div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;        usesOnlyOneConstantValue = <span class="keyword">false</span>;</div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;    }</div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;</div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;    <span class="keywordflow">if</span> (!Value.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;      Value = V;</div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V != Value)</div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;      usesOnlyOneValue = <span class="keyword">false</span>;</div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;  }</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;</div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;  <span class="keywordflow">if</span> (!Value.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: value undefined, creating undef node\n&quot;</span>);</div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;  }</div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;</div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;  <span class="comment">// Convert BUILD_VECTOR where all elements but the lowest are undef into</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;  <span class="comment">// SCALAR_TO_VECTOR, except for when we have a single-element constant vector</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;  <span class="comment">// as SimplifyDemandedBits will just turn that back into BUILD_VECTOR.</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;  <span class="keywordflow">if</span> (isOnlyLowElement &amp;&amp; !(NumElts == 1 &amp;&amp; isa&lt;ConstantSDNode&gt;(Value))) {</div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: only low element used, creating 1 &quot;</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;                         <span class="stringliteral">&quot;SCALAR_TO_VECTOR node\n&quot;</span>);</div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, dl, VT, Value);</div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;  }</div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;</div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;  <span class="keywordflow">if</span> (AllLanesExtractElt) {</div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">Vector</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;    <span class="keywordtype">bool</span> Even = <span class="keyword">false</span>;</div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;    <span class="keywordtype">bool</span> Odd = <span class="keyword">false</span>;</div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;    <span class="comment">// Check whether the extract elements match the Even pattern &lt;0,2,4,...&gt; or</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;    <span class="comment">// the Odd pattern &lt;1,3,5,...&gt;.</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N = V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;      <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)))</div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;</div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;      <span class="comment">// All elements are extracted from the same vector.</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;      <span class="keywordflow">if</span> (!Vector) {</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;        Vector = N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;        <span class="comment">// Check that the type of EXTRACT_VECTOR_ELT matches the type of</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;        <span class="comment">// BUILD_VECTOR.</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;        <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() !=</div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;            N0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>())</div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Vector != N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) {</div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;        Odd = <span class="keyword">false</span>;</div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;        Even = <span class="keyword">false</span>;</div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;      }</div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;</div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;      <span class="comment">// Extracted values are either at Even indices &lt;0,2,4,...&gt; or at Odd</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;      <span class="comment">// indices &lt;1,3,5,...&gt;.</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;      uint64_t Val = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1);</div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;      <span class="keywordflow">if</span> (Val == 2 * i) {</div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;        Even = <span class="keyword">true</span>;</div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;      }</div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;      <span class="keywordflow">if</span> (Val - 1 == 2 * i) {</div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;        Odd = <span class="keyword">true</span>;</div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;      }</div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;</div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;      <span class="comment">// Something does not match: abort.</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;      Odd = <span class="keyword">false</span>;</div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;      Even = <span class="keyword">false</span>;</div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;    }</div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;    <span class="keywordflow">if</span> (Even || Odd) {</div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS =</div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Vector, 0),</div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS =</div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Vector, 0),</div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;                      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NumElts, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;</div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;      <span class="keywordflow">if</span> (Even &amp;&amp; !Odd)</div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), LHS,</div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;                           RHS);</div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;      <span class="keywordflow">if</span> (Odd &amp;&amp; !Even)</div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">AArch64ISD::UZP2</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, VT), LHS,</div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;                           RHS);</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;    }</div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;  }</div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;</div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;  <span class="comment">// Use DUP for non-constant splats. For f32 constant splats, reduce to</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;  <span class="comment">// i32 and try again.</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;  <span class="keywordflow">if</span> (usesOnlyOneValue) {</div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;    <span class="keywordflow">if</span> (!isConstant) {</div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;      <span class="keywordflow">if</span> (Value.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a> ||</div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;          Value.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != VT) {</div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: use DUP for non-constant splats\n&quot;</span>);</div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, VT, Value);</div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;      }</div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;</div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;      <span class="comment">// This is actually a DUPLANExx operation, which keeps everything vectory.</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;</div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lane = Value.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;      Value = Value.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;      <span class="keywordflow">if</span> (Value.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 64) {</div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;            <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: DUPLANE works on 128-bit vectors, &quot;</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;                      <span class="stringliteral">&quot;widening it\n&quot;</span>);</div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;        Value = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(Value, DAG);</div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;      }</div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;</div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;      <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a>(VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>());</div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, VT, Value, Lane);</div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;    }</div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;</div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> EltTy = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> ((EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a> || EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || EltTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>) &amp;&amp;</div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;              <span class="stringliteral">&quot;Unsupported floating-point vector type&quot;</span>);</div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: float constant splats, creating int &quot;</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;                    <span class="stringliteral">&quot;BITCASTS, and try again\n&quot;</span>);</div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> NewType = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(EltTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i)</div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, NewType, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i)));</div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), NewType, NumElts);</div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">getBuildVector</a>(VecVT, dl, Ops);</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: trying to lower new vector: &quot;</span>;</div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;                 Val.dump(););</div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;      Val = LowerBUILD_VECTOR(Val, DAG);</div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;      <span class="keywordflow">if</span> (Val.getNode())</div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, VT, Val);</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;    }</div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;  }</div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;</div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;  <span class="comment">// If there was only one constant value used and for more than one lane,</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;  <span class="comment">// start by splatting that value, then replace the non-constant lanes. This</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;  <span class="comment">// is better than the default, which will perform a separate initialization</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;  <span class="comment">// for each lane.</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;  <span class="keywordflow">if</span> (NumConstantLanes &gt; 0 &amp;&amp; usesOnlyOneConstantValue) {</div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;    <span class="comment">// Firstly, try to materialize the splat constant.</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aca0e8562bea682465caada8d71a47234">getSplatBuildVector</a>(VT, dl, ConstantValue),</div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;            Val = <a class="code" href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a>(Vec, DAG);</div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;    <span class="keywordflow">if</span> (!Val) {</div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;      <span class="comment">// Otherwise, materialize the constant and splat it.</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;      Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>, dl, VT, ConstantValue);</div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(Vec.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), &amp;Val);</div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;    }</div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;    <span class="comment">// Now insert the non-constant lanes.</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumElts; ++i) {</div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LaneIdx = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(i, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;      <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(V) &amp;&amp; !isa&lt;ConstantFPSDNode&gt;(V))</div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;        <span class="comment">// Note that type legalization likely mucked about with the VT of the</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;        <span class="comment">// source operand, so we may have to convert it here before inserting.</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;        Val = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, dl, VT, Val, V, LaneIdx);</div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;    }</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;    <span class="keywordflow">return</span> Val;</div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;  }</div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;  <span class="comment">// This will generate a load from the constant pool.</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;  <span class="keywordflow">if</span> (isConstant) {</div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: all elements are constant, use default &quot;</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;                  <span class="stringliteral">&quot;expansion\n&quot;</span>);</div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;  }</div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;</div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;  <span class="comment">// Empirical tests suggest this is rarely worth it for vectors of length &lt;= 2.</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;  <span class="keywordflow">if</span> (NumElts &gt;= 4) {</div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> shuffle = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">ReconstructShuffle</a>(Op, DAG))</div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;      <span class="keywordflow">return</span> shuffle;</div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;  }</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;  <span class="comment">// If all else fails, just use a sequence of INSERT_VECTOR_ELT when we</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;  <span class="comment">// know the default expansion would otherwise fall back on something even</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;  <span class="comment">// worse. For a vector with one or two non-undef values, that&#39;s</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;  <span class="comment">// scalar_to_vector for the elements followed by a shuffle (provided the</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;  <span class="comment">// shuffle is valid for the target) and materialization element by element</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;  <span class="comment">// on the stack followed by a load for everything else.</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;  <span class="keywordflow">if</span> (!isConstant &amp;&amp; !usesOnlyOneValue) {</div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: alternatives failed, creating sequence &quot;</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;                  <span class="stringliteral">&quot;of INSERT_VECTOR_ELT\n&quot;</span>);</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;</div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(VT);</div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;    <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;    <span class="comment">// Use SCALAR_TO_VECTOR for lane zero to</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;    <span class="comment">// a) Avoid a RMW dependency on the full vector register, and</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;    <span class="comment">// b) Allow the register coalescer to fold away the copy if the</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;    <span class="comment">//    value is already in an S or D register, and we&#39;re forced to emit an</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;    <span class="comment">//    INSERT_SUBREG that we can&#39;t fold anywhere.</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;    <span class="comment">// We also allow types like i8 and i16 which are illegal scalar but legal</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;    <span class="comment">// vector element types. After type-legalization the inserted value is</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;    <span class="comment">// extended (i32) and it is safe to cast them to the vector type by ignoring</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;    <span class="comment">// the upper bits of the lowest lane (e.g. v8i8, v4i16).</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;    <span class="keywordflow">if</span> (!Op0.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>()) {</div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Creating node for op0, it is not undefined:\n&quot;</span>);</div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;      Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, dl, VT, Op0);</div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;      ++i;</div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;    }</div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (i &lt; NumElts) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;                   &lt;&lt; <span class="stringliteral">&quot;Creating nodes for the other vector elements:\n&quot;</span>;);</div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;    <span class="keywordflow">for</span> (; i &lt; NumElts; ++i) {</div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(i);</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;      <span class="keywordflow">if</span> (V.<a class="code" href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">isUndef</a>())</div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LaneIdx = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(i, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;      Vec = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, dl, VT, Vec, V, LaneIdx);</div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;    }</div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;    <span class="keywordflow">return</span> Vec;</div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;  }</div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;</div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;LowerBUILD_VECTOR: use default expansion, failed to find &quot;</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;                <span class="stringliteral">&quot;better alternative\n&quot;</span>);</div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;}</div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;</div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;                                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a> &amp;&amp; <span class="stringliteral">&quot;Unknown opcode!&quot;</span>);</div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;  <span class="comment">// Check for non-constant or out of range lane.</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CI = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;  <span class="keywordflow">if</span> (!CI || CI-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &gt;= VT.getVectorNumElements())</div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;</div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;</div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;  <span class="comment">// Insertion/extraction are legal for V128 types.</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> ||</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;      VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;      VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>)</div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;</div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> &amp;&amp;</div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;      VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>)</div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;</div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;  <span class="comment">// For V64 types, we perform insertion by expanding the value</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;  <span class="comment">// to a V128 type and perform the insertion on that.</span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> WideVec = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DAG);</div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> WideTy = WideVec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;</div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Node = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>, DL, WideTy, WideVec,</div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;                             Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;  <span class="comment">// Re-narrow the resultant vector.</span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a>(Node, DAG);</div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;}</div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;</div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;AArch64TargetLowering::LowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a> &amp;&amp; <span class="stringliteral">&quot;Unknown opcode!&quot;</span>);</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;</div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;  <span class="comment">// Check for non-constant or out of range lane.</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CI = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;  <span class="keywordflow">if</span> (!CI || CI-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() &gt;= VT.getVectorNumElements())</div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;</div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;</div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;  <span class="comment">// Insertion/extraction are legal for V128 types.</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">MVT::v16i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> ||</div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;      VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a> ||</div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;      VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">MVT::v8f16</a>)</div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;</div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">MVT::v8i8</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> &amp;&amp;</div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;      VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">MVT::v1i64</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">MVT::v2f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">MVT::v4f16</a>)</div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;</div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;  <span class="comment">// For V64 types, we perform extraction by expanding the value</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;  <span class="comment">// to a V128 type and perform the extraction on that.</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> WideVec = <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DAG);</div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> WideTy = WideVec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;</div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ExtrTy = WideTy.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;  <span class="keywordflow">if</span> (ExtrTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || ExtrTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;    ExtrTy = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;</div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;  <span class="comment">// For extractions, we just return the result directly.</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, ExtrTy, WideVec,</div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;                     Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;}</div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;                                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;  <span class="comment">// Just in case...</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;</div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Cst = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;  <span class="keywordflow">if</span> (!Cst)</div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;  <span class="keywordtype">unsigned</span> Val = Cst-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;</div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Op.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>();</div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;</div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;  <span class="comment">// This will get lowered to an appropriate EXTRACT_SUBREG in ISel.</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;  <span class="keywordflow">if</span> (Val == 0)</div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;</div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;  <span class="comment">// If this is extracting the upper 64-bits of a 128-bit vector, we match</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;  <span class="comment">// that directly.</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;  <span class="keywordflow">if</span> (Size == 64 &amp;&amp; Val * VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() == 64)</div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;</div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;}</div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;</div><div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0"> 8247</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">AArch64TargetLowering::isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() == 4 &amp;&amp;</div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;      (VT.<a class="code" href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">is128BitVector</a>() || VT.<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>())) {</div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;    <span class="keywordtype">unsigned</span> PFIndexes[4];</div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != 4; ++i) {</div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;      <span class="keywordflow">if</span> (M[i] &lt; 0)</div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;        PFIndexes[i] = 8;</div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;        PFIndexes[i] = M[i];</div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;    }</div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;</div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;    <span class="comment">// Compute the index in the perfect shuffle table.</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;    <span class="keywordtype">unsigned</span> PFTableIndex = PFIndexes[0] * 9 * 9 * 9 + PFIndexes[1] * 9 * 9 +</div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;                            PFIndexes[2] * 9 + PFIndexes[3];</div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;    <span class="keywordtype">unsigned</span> PFEntry = <a class="code" href="AArch64PerfectShuffle_8h.html#a461cf57a94707854fa27b598c2e7826b">PerfectShuffleTable</a>[PFTableIndex];</div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;    <span class="keywordtype">unsigned</span> Cost = (PFEntry &gt;&gt; 30);</div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;</div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;    <span class="keywordflow">if</span> (Cost &lt;= 4)</div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;  }</div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;</div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;  <span class="keywordtype">bool</span> DummyBool;</div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;  <span class="keywordtype">int</span> DummyInt;</div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;  <span class="keywordtype">unsigned</span> DummyUnsigned;</div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;</div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html#a00abad87897a8bf77c53b38666451400">ShuffleVectorSDNode::isSplatMask</a>(&amp;M[0], VT) || <a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(M, VT, 64) ||</div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(M, VT, 32) || <a class="code" href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a>(M, VT, 16) ||</div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a>(M, VT, DummyBool, DummyUnsigned) ||</div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;          <span class="comment">// isTBLMask(M, VT) || // FIXME: Port TBL support from ARM.</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a>(M, VT, DummyUnsigned) || <a class="code" href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a>(M, VT, DummyUnsigned) ||</div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a>(M, VT, DummyUnsigned) ||</div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a>(M, VT, DummyUnsigned) ||</div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a>(M, VT, DummyUnsigned) ||</div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a>(M, VT, DummyUnsigned) ||</div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a>(M, VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(), DummyBool, DummyInt) ||</div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;          <a class="code" href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a>(M, VT, VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 128));</div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;}</div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/// getVShiftImm - Check if this is a valid build_vector for the immediate</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">/// operand of a vector shift operation, where all the elements of the</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment">/// build_vector must have the same constant integer value.</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee"> 8288</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keywordtype">unsigned</span> ElementBits, int64_t &amp;Cnt) {</div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;  <span class="comment">// Ignore bit_converts.</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;  <span class="keywordflow">while</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>)</div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;    Op = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SplatBits, SplatUndef;</div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;  <span class="keywordtype">unsigned</span> SplatBitSize;</div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;  <span class="keywordtype">bool</span> HasAnyUndefs;</div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;  <span class="keywordflow">if</span> (!BVN || !BVN-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#a6f89a07c015a54253416b726e352bdc4">isConstantSplat</a>(SplatBits, SplatUndef, SplatBitSize,</div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;                                    HasAnyUndefs, ElementBits) ||</div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;      SplatBitSize &gt; ElementBits)</div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;  Cnt = SplatBits.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;}</div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">/// isVShiftLImm - Check if this is a valid build_vector for the immediate</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="comment">/// operand of a vector shift left operation.  That value must be in the range:</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="comment">///   0 &lt;= Value &lt; ElementBits for a left shift; or</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="comment">///   0 &lt;= Value &lt;= ElementBits for a long left shift.</span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af"> 8308</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> isLong, int64_t &amp;Cnt) {</div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;vector shift count is not a vector type&quot;</span>);</div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;  int64_t ElementBits = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a>(Op, ElementBits, Cnt))</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;  <span class="keywordflow">return</span> (Cnt &gt;= 0 &amp;&amp; (isLong ? Cnt - 1 : Cnt) &lt; ElementBits);</div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;}</div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment">/// isVShiftRImm - Check if this is a valid build_vector for the immediate</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="comment">/// operand of a vector shift right operation. The value must be in the range:</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">///   1 &lt;= Value &lt;= ElementBits for a right shift; or</span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604"> 8319</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> isNarrow, int64_t &amp;Cnt) {</div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; <span class="stringliteral">&quot;vector shift count is not a vector type&quot;</span>);</div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;  int64_t ElementBits = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a>(Op, ElementBits, Cnt))</div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;  <span class="keywordflow">return</span> (Cnt &gt;= 1 &amp;&amp; Cnt &lt;= (isNarrow ? ElementBits / 2 : ElementBits));</div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;}</div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;</div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVectorSRA_SRL_SHL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;                                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;  int64_t Cnt;</div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;  <span class="keywordtype">unsigned</span> EltSize = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;</div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected shift opcode&quot;</span>);</div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;</div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), VT, <span class="keyword">false</span>, Cnt) &amp;&amp; Cnt &lt; EltSize)</div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">AArch64ISD::VSHL</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Cnt, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, VT,</div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_ushl, DL,</div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;                                       <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;    <span class="comment">// Right shift immediate</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), VT, <span class="keyword">false</span>, Cnt) &amp;&amp; Cnt &lt; EltSize) {</div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;      <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;          (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">AArch64ISD::VASHR</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">AArch64ISD::VLSHR</a>;</div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Cnt, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;    }</div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;</div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;    <span class="comment">// Right shift register.  Note, there is not a shift right register</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;    <span class="comment">// instruction, but the shift left register instruction takes a signed</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;    <span class="comment">// value, where negative numbers specify a right shift.</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;    <span class="keywordtype">unsigned</span> Opc = (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>) ? Intrinsic::aarch64_neon_sshl</div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;                                                : Intrinsic::aarch64_neon_ushl;</div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;    <span class="comment">// negate the shift amount</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegShift = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">AArch64ISD::NEG</a>, DL, VT, Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NegShiftLeft =</div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, VT,</div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Opc, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0),</div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;                    NegShift);</div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;    <span class="keywordflow">return</span> NegShiftLeft;</div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;  }</div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;</div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;}</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;</div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1"> 8376</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS,</div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;                                    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <span class="keywordtype">bool</span> NoNans, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &amp;&amp;</div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;         <span class="stringliteral">&quot;function only supposed to emit natural comparisons&quot;</span>);</div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;</div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> CnstBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> UndefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;  <span class="keywordtype">bool</span> IsCnst = BVN &amp;&amp; <a class="code" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a>(BVN, CnstBits, UndefBits);</div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;  <span class="keywordtype">bool</span> IsZero = IsCnst &amp;&amp; (CnstBits == 0);</div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;</div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;  <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;    <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>: {</div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Fcmeq;</div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;        Fcmeq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">AArch64ISD::FCMEQz</a>, dl, VT, LHS);</div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;        Fcmeq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">AArch64ISD::FCMEQ</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">AArch64ISD::NOT</a>, dl, VT, Fcmeq);</div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;    }</div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>:</div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">AArch64ISD::FCMEQz</a>, dl, VT, LHS);</div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">AArch64ISD::FCMEQ</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>:</div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">AArch64ISD::FCMGEz</a>, dl, VT, LHS);</div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">AArch64ISD::FCMGE</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>:</div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">AArch64ISD::FCMGTz</a>, dl, VT, LHS);</div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">AArch64ISD::FCMGT</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>:</div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">AArch64ISD::FCMLEz</a>, dl, VT, LHS);</div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">AArch64ISD::FCMGE</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>:</div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;      <span class="keywordflow">if</span> (!NoNans)</div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;      <span class="comment">// If we ignore NaNs then we can use to the MI implementation.</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>:</div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;      <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">AArch64ISD::FCMLTz</a>, dl, VT, LHS);</div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">AArch64ISD::FCMGT</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;    }</div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;  }</div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;</div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;  <span class="keywordflow">switch</span> (CC) {</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>: {</div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmeq;</div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;      Cmeq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">AArch64ISD::CMEQz</a>, dl, VT, LHS);</div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;      Cmeq = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">AArch64ISD::CMEQ</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">AArch64ISD::NOT</a>, dl, VT, Cmeq);</div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;  }</div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>:</div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">AArch64ISD::CMEQz</a>, dl, VT, LHS);</div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">AArch64ISD::CMEQ</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>:</div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">AArch64ISD::CMGEz</a>, dl, VT, LHS);</div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">AArch64ISD::CMGE</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>:</div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">AArch64ISD::CMGTz</a>, dl, VT, LHS);</div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">AArch64ISD::CMGT</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>:</div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">AArch64ISD::CMLEz</a>, dl, VT, LHS);</div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">AArch64ISD::CMGE</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>:</div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">AArch64ISD::CMHS</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>:</div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">AArch64ISD::CMHI</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>:</div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;    <span class="keywordflow">if</span> (IsZero)</div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">AArch64ISD::CMLTz</a>, dl, VT, LHS);</div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">AArch64ISD::CMGT</a>, dl, VT, RHS, LHS);</div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>:</div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">AArch64ISD::CMHI</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>:</div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">AArch64ISD::CMHS</a>, dl, VT, LHS, RHS);</div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;  }</div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;}</div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;</div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC = cast&lt;CondCodeSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>();</div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;</div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>()) {</div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> AArch64CC = <a class="code" href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a>(CC);</div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp =</div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;        <a class="code" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a>(LHS, RHS, AArch64CC, <span class="keyword">false</span>, CmpVT, dl, DAG);</div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(Cmp, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;  }</div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;</div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> FullFP16 =</div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">getSubtarget</a>()).hasFullFP16();</div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;</div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;  <span class="comment">// Make v4f16 (only) fcmp operations utilise vector instructions</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;  <span class="comment">// v8f16 support will be a litle more complicated</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;  <span class="keywordflow">if</span> (!FullFP16 &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) {</div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;    <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() == 4) {</div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;      LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, LHS);</div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;      RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>, RHS);</div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewSetcc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">MVT::v4i16</a>, LHS, RHS, CC);</div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(Op, NewSetcc);</div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;      CmpVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>;</div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;  }</div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;</div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!FullFP16 &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>) ||</div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;          LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>);</div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;</div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;  <span class="comment">// Unfortunately, the mapping of LLVM FP CC&#39;s onto AArch64 CC&#39;s isn&#39;t totally</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;  <span class="comment">// clean.  Some of them require two branches to implement.</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC1, CC2;</div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;  <span class="keywordtype">bool</span> ShouldInvert;</div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;  <a class="code" href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a>(CC, CC1, CC2, ShouldInvert);</div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;</div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1bitc.html#abd587fc6c85f5fca5adea50beb5a040aa0b6078f1d27619490c8569776bfaea2f">NoNaNs</a> = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#aaf9cc05758a26e784f7cfa554e76f175">NoNaNsFPMath</a>;</div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp =</div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;      <a class="code" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a>(LHS, RHS, CC1, NoNaNs, CmpVT, dl, DAG);</div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;  <span class="keywordflow">if</span> (!Cmp.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;</div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;  <span class="keywordflow">if</span> (CC2 != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>) {</div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp2 =</div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;        <a class="code" href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a>(LHS, RHS, CC2, NoNaNs, CmpVT, dl, DAG);</div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;    <span class="keywordflow">if</span> (!Cmp2.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;</div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;    Cmp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>, dl, CmpVT, Cmp, Cmp2);</div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;  }</div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;</div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;  Cmp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">getSExtOrTrunc</a>(Cmp, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;</div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;  <span class="keywordflow">if</span> (ShouldInvert)</div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;    Cmp = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4adb0d9a6a73d75706dca1960dd7ec32">getNOT</a>(dl, Cmp, Cmp.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>());</div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;</div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;  <span class="keywordflow">return</span> Cmp;</div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;}</div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;</div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638"> 8535</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<span class="keywordtype">unsigned</span> Op, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp,</div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VecOp = ScalarOp.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;  <span class="keyword">auto</span> Rdx = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Op, DL, VecOp.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>(), VecOp);</div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, ScalarOp.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(), Rdx,</div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;}</div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerVECREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;  <span class="keywordflow">switch</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">ISD::VECREDUCE_ADD</a>:</div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">AArch64ISD::UADDV</a>, dl, Op, DAG);</div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2">ISD::VECREDUCE_SMAX</a>:</div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">AArch64ISD::SMAXV</a>, dl, Op, DAG);</div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70">ISD::VECREDUCE_SMIN</a>:</div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">AArch64ISD::SMINV</a>, dl, Op, DAG);</div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040">ISD::VECREDUCE_UMAX</a>:</div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">AArch64ISD::UMAXV</a>, dl, Op, DAG);</div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0">ISD::VECREDUCE_UMIN</a>:</div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">AArch64ISD::UMINV</a>, dl, Op, DAG);</div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a323856d66e2d8b1f74e528e3f9fe804d">ISD::VECREDUCE_FMAX</a>: {</div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a81fe4feceabf2a2f4d8618ce02bedf8f">hasNoNaNs</a>() &amp;&amp; <span class="stringliteral">&quot;fmax vector reduction needs NoNaN flag&quot;</span>);</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_fmaxnmv, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;  }</div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6a8980cf09891ec57cbce010ba119f79">ISD::VECREDUCE_FMIN</a>: {</div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">getFlags</a>().<a class="code" href="structllvm_1_1SDNodeFlags.html#a81fe4feceabf2a2f4d8618ce02bedf8f">hasNoNaNs</a>() &amp;&amp; <span class="stringliteral">&quot;fmin vector reduction needs NoNaN flag&quot;</span>);</div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(</div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, dl, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Intrinsic::aarch64_neon_fminnmv, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;        Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;  }</div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled reduction&quot;</span>);</div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;  }</div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;}</div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;</div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerATOMIC_LOAD_SUB(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">getSubtarget</a>());</div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.hasLSE())</div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;</div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;  <span class="comment">// LSE has an atomic load-add instruction, but not a load-sub.</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;  <a class="code" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> *AN = cast&lt;AtomicSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;  RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, VT), RHS);</div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">getAtomic</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>, dl, AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), RHS,</div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;                       AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;}</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;</div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerATOMIC_LOAD_AND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;                                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;  <span class="keyword">auto</span> &amp;Subtarget = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<span class="keyword">&gt;</span>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">getSubtarget</a>());</div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;  <span class="keywordflow">if</span> (!Subtarget.hasLSE())</div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;</div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;  <span class="comment">// LSE has an atomic load-clear instruction, but not a load-and.</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2);</div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;  <a class="code" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> *AN = cast&lt;AtomicSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;  RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>, dl, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-1ULL, dl, VT), RHS);</div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">getAtomic</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8ceaa81a8088781e5efec0886ffe86be">ISD::ATOMIC_LOAD_CLR</a>, dl, AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;                       Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1), RHS,</div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;                       AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;}</div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;</div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64TargetLowering::LowerWindowsDYNAMIC_STACKALLOC(</div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>());</div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">getTargetExternalSymbol</a>(<span class="stringliteral">&quot;__chkstk&quot;</span>, PtrVT, 0);</div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;</div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *TRI = Subtarget-&gt;getRegisterInfo();</div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a85e8a1b86fd5ae947211163016cf7b80">getWindowsStackProbePreservedMask</a>();</div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;hasCustomCallingConv())</div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;    TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>(), &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;</div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;  Size = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Size,</div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(4, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, dl, AArch64::X15, Size, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>());</div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;  Chain =</div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">AArch64ISD::CALL</a>, dl, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>),</div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;                  Chain, Callee, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::X15, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">getRegisterMask</a>(Mask), Chain.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;  <span class="comment">// To match the actual intent better, we should read the output from X15 here</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;  <span class="comment">// again (instead of potentially spilling it to the stack), but rereading Size</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;  <span class="comment">// from X15 here doesn&#39;t work at -O0, since it thinks that X15 is undefined</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;  <span class="comment">// here.</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;</div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;  Size = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Size,</div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(4, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;  <span class="keywordflow">return</span> Chain;</div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;}</div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;</div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;AArch64TargetLowering::LowerDYNAMIC_STACKALLOC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Subtarget-&gt;isTargetWindows() &amp;&amp;</div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;         <span class="stringliteral">&quot;Only Windows alloca probing supported&quot;</span>);</div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;  <span class="comment">// Get the inputs.</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node = Op.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Size = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getZExtValue();</div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;</div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(</div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;          <span class="stringliteral">&quot;no-stack-arg-probe&quot;</span>)) {</div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespaceSP.html">SP</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, dl, AArch64::SP, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;    Chain = SP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;    SP = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, SP, Size);</div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;    <span class="keywordflow">if</span> (Align)</div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;      SP = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, dl, VT, SP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0),</div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-(uint64_t)Align, dl, VT));</div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;    Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, dl, AArch64::SP, SP);</div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2] = {SP, Chain};</div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, dl);</div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;  }</div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;</div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9146909da2f666439a0a0a0a65e45100">getCALLSEQ_START</a>(Chain, 0, 0, dl);</div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;</div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;  Chain = LowerWindowsDYNAMIC_STACKALLOC(Op, Chain, Size, DAG);</div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;</div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespaceSP.html">SP</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(Chain, dl, AArch64::SP, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;  Chain = SP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1);</div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;  SP = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, SP, Size);</div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;  <span class="keywordflow">if</span> (Align)</div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;    SP = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, dl, VT, SP.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0),</div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-(uint64_t)Align, dl, VT));</div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">getCopyToReg</a>(Chain, dl, AArch64::SP, SP);</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;</div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;  Chain = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">getCALLSEQ_END</a>(Chain, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, dl, <span class="keyword">true</span>),</div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">getIntPtrConstant</a>(0, dl, <span class="keyword">true</span>), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(), dl);</div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;</div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[2] = {SP, Chain};</div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, dl);</div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;}</div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">/// getTgtMemIntrinsic - Represent NEON load and store intrinsics as</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="comment">/// MemIntrinsicNodes.  The associated MachineMemOperands record the alignment</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="comment">/// specified in the intrinsic calls.</span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819"> 8686</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">AArch64TargetLowering::getTgtMemIntrinsic</a>(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;                                               <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;                                               <span class="keywordtype">unsigned</span> Intrinsic)<span class="keyword"> const </span>{</div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;  <span class="keyword">auto</span> &amp;DL = I.<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;  <span class="keywordflow">switch</span> (Intrinsic) {</div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2:</div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3:</div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4:</div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x2:</div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x3:</div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x4:</div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2lane:</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3lane:</div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4lane:</div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2r:</div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3r:</div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4r: {</div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;    <span class="comment">// Conservatively set memVT to the entire set of vectors loaded.</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;    uint64_t NumElts = DL.getTypeSizeInBits(I.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()) / 64;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(I.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, NumElts);</div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(I.<a class="code" href="classllvm_1_1CallBase.html#aca384b9410a5d4b4fc14dcb2ec04525c">getNumArgOperands</a>() - 1);</div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;    <span class="comment">// volatile loads with NEON intrinsics not supported</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a>;</div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;  }</div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2:</div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3:</div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4:</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x2:</div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x3:</div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x4:</div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2lane:</div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3lane:</div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4lane: {</div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>;</div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;    <span class="comment">// Conservatively set memVT to the entire set of vectors stored.</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;    <span class="keywordtype">unsigned</span> NumElts = 0;</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> ArgI = 0, ArgE = I.<a class="code" href="classllvm_1_1CallBase.html#aca384b9410a5d4b4fc14dcb2ec04525c">getNumArgOperands</a>(); ArgI &lt; ArgE; ++ArgI) {</div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(ArgI)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;      <span class="keywordflow">if</span> (!ArgTy-&gt;<a class="code" href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">isVectorTy</a>())</div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;      NumElts += DL.getTypeSizeInBits(ArgTy) / 64;</div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;    }</div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(I.<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">getContext</a>(), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, NumElts);</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(I.<a class="code" href="classllvm_1_1CallBase.html#aca384b9410a5d4b4fc14dcb2ec04525c">getNumArgOperands</a>() - 1);</div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a>.<a class="code" href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">reset</a>();</div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;    <span class="comment">// volatile stores with NEON intrinsics not supported</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>;</div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;  }</div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_ldaxr:</div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_ldxr: {</div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;    <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = cast&lt;PointerType&gt;(I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>());</div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(0);</div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>(DL.getABITypeAlignment(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>()));</div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;  }</div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_stlxr:</div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_stxr: {</div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;    <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = cast&lt;PointerType&gt;(I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>());</div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(1);</div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>(DL.getABITypeAlignment(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>()));</div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;  }</div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_ldaxp:</div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_ldxp:</div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>;</div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(0);</div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_stlxp:</div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_stxp:</div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>;</div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(2);</div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">MachineMemOperand::MOVolatile</a>;</div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ldnt1: {</div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;    <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = cast&lt;PointerType&gt;(I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(1)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>());</div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(1);</div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>(DL.getABITypeAlignment(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>()));</div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081">MachineMemOperand::MONonTemporal</a>;</div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;  }</div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_stnt1: {</div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;    <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = cast&lt;PointerType&gt;(I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(2)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">opc</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>;</div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">memVT</a> = <a class="code" href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">MVT::getVT</a>(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>());</div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">ptrVal</a> = I.<a class="code" href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">getArgOperand</a>(2);</div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">offset</a> = 0;</div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">align</a> = <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a>(DL.getABITypeAlignment(PtrTy-&gt;<a class="code" href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">getElementType</a>()));</div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;    Info.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">flags</a> = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081">MachineMemOperand::MONonTemporal</a>;</div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;  }</div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;  }</div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;</div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;}</div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;</div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274"> 8808</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">AArch64TargetLowering::shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>,</div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;                                                  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;                                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT)<span class="keyword"> const </span>{</div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;  <span class="comment">// TODO: This may be worth removing. Check regression tests for diffs.</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a9a0590fb25613550cffc505a2affc293">TargetLoweringBase::shouldReduceLoadWidth</a>(Load, ExtTy, NewVT))</div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;</div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;  <span class="comment">// If we&#39;re reducing the load width in order to avoid having to use an extra</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;  <span class="comment">// instruction to do extension then it&#39;s probably a good idea.</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;  <span class="keywordflow">if</span> (ExtTy != <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>)</div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;  <span class="comment">// Don&#39;t reduce load width if it would prevent us from combining a shift into</span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;  <span class="comment">// the offset.</span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;  <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *Mem = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a>&gt;(<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>);</div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Mem);</div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a> = Mem-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a91a915ac1264d45883283d7f21960f8b">getBasePtr</a>();</div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;  <span class="keywordflow">if</span> (Base.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp;</div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;      Base.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> &amp;&amp;</div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;      Base.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;      Base.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>) {</div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;    <span class="comment">// The shift can be combined if it matches the size of the value being</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;    <span class="comment">// loaded (and so reducing the width would make it not match).</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;    uint64_t ShiftAmount = Base.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">getConstantOperandVal</a>(1);</div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;    uint64_t LoadBytes = Mem-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()/8;</div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;    <span class="keywordflow">if</span> (ShiftAmount == <a class="code" href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">Log2_32</a>(LoadBytes))</div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;  }</div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;  <span class="comment">// We have no reason to disallow reducing the load width, so allow it.</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;}</div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;</div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="comment">// Truncations from 64-bit GPR to 32-bit GPR is free.</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120"> 8840</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">AArch64TargetLowering::isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2)<span class="keyword"> const </span>{</div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;  <span class="keywordflow">if</span> (!Ty1-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>() || !Ty2-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>())</div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;  <span class="keywordtype">unsigned</span> NumBits1 = Ty1-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;  <span class="keywordtype">unsigned</span> NumBits2 = Ty2-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;  <span class="keywordflow">return</span> NumBits1 &gt; NumBits2;</div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;}</div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a3ee90d2d8bdc505c6422560cd54d4a54"> 8847</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">AArch64TargetLowering::isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2)<span class="keyword"> const </span>{</div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;  <span class="keywordflow">if</span> (VT1.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || VT2.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || !VT1.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() || !VT2.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>())</div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;  <span class="keywordtype">unsigned</span> NumBits1 = VT1.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;  <span class="keywordtype">unsigned</span> NumBits2 = VT2.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;  <span class="keywordflow">return</span> NumBits1 &gt; NumBits2;</div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;}</div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="comment">/// Check if it is profitable to hoist instruction in then/else to if.</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="comment">/// Not profitable if I and it&#39;s user can form a FMA instruction</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="comment">/// because we prefer FMSUB/FMADD.</span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58"> 8858</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">AArch64TargetLowering::isProfitableToHoist</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;  <span class="keywordflow">if</span> (I-&gt;<a class="code" href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">getOpcode</a>() != Instruction::FMul)</div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;</div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;  <span class="keywordflow">if</span> (!I-&gt;<a class="code" href="classllvm_1_1Value.html#a3a402430a1bbe70a9282dcb0e0b6a2cd">hasOneUse</a>())</div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;</div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;  <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1User.html">User</a> = I-&gt;<a class="code" href="classllvm_1_1Instruction.html#a2fd1d2dc14e22227cfa8238778ab87b8">user_back</a>();</div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;</div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;  <span class="keywordflow">if</span> (User &amp;&amp;</div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;      !(User-&gt;<a class="code" href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">getOpcode</a>() == Instruction::FSub ||</div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;        User-&gt;<a class="code" href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">getOpcode</a>() == Instruction::FAdd))</div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;</div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;Options = <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = I-&gt;<a class="code" href="classllvm_1_1Instruction.html#a6a66ebb3aa12757479a3c88de77d78f8">getFunction</a>();</div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = User-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>();</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;</div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;  <span class="keywordflow">return</span> !(<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">isFMAFasterThanFMulAndFAdd</a>(*F, Ty) &amp;&amp;</div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;           <a class="code" href="classllvm_1_1TargetLoweringBase.html#a39077a35fe4d8d5a419883d8749a667e">isOperationLegalOrCustom</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">ISD::FMA</a>, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>(DL, Ty)) &amp;&amp;</div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;           (Options.<a class="code" href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">AllowFPOpFusion</a> == <a class="code" href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">FPOpFusion::Fast</a> ||</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;            Options.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a>));</div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;}</div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;</div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;<span class="comment">// All 32-bit GPR operations implicitly zero the high-half of the corresponding</span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="comment">// 64-bit GPR.</span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976"> 8885</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2)<span class="keyword"> const </span>{</div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;  <span class="keywordflow">if</span> (!Ty1-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>() || !Ty2-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>())</div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;  <span class="keywordtype">unsigned</span> NumBits1 = Ty1-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;  <span class="keywordtype">unsigned</span> NumBits2 = Ty2-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;  <span class="keywordflow">return</span> NumBits1 == 32 &amp;&amp; NumBits2 == 64;</div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;}</div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a02e65e6f505c44832bf833b385e51ba6"> 8892</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2)<span class="keyword"> const </span>{</div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;  <span class="keywordflow">if</span> (VT1.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || VT2.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || !VT1.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() || !VT2.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>())</div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;  <span class="keywordtype">unsigned</span> NumBits1 = VT1.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;  <span class="keywordtype">unsigned</span> NumBits2 = VT2.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;  <span class="keywordflow">return</span> NumBits1 == 32 &amp;&amp; NumBits2 == 64;</div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;}</div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;</div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ac7b70a67bb5d182866c5485835286509"> 8900</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">AArch64TargetLowering::isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2)<span class="keyword"> const </span>{</div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1 = Val.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(VT1, VT2)) {</div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;  }</div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;</div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;  <span class="keywordflow">if</span> (Val.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;</div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;  <span class="comment">// 8-, 16-, and 32-bit integer loads all implicitly zero-extend.</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;  <span class="keywordflow">return</span> (VT1.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() &amp;&amp; !VT1.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; VT1.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp;</div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;          VT2.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() &amp;&amp; !VT2.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() &amp;&amp; VT2.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp;</div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;          VT1.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 32);</div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;}</div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;</div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::isExtFreeImpl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;  <span class="keywordflow">if</span> (isa&lt;FPExtInst&gt;(Ext))</div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;</div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;  <span class="comment">// Vector types are not free.</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;  <span class="keywordflow">if</span> (Ext-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">isVectorTy</a>())</div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;</div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Use.html">Use</a> &amp;U : Ext-&gt;<a class="code" href="classllvm_1_1Value.html#aecb93439702247fe5353a9966f7cefcd">uses</a>()) {</div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;    <span class="comment">// The extension is free if we can fold it with a left shift in an</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;    <span class="comment">// addressing mode or an arithmetic operation: add, sub, and cmp.</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;</div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;    <span class="comment">// Is there a shift?</span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Instr = cast&lt;Instruction&gt;(U.getUser());</div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;</div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;    <span class="comment">// Is this a constant shift?</span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;    <span class="keywordflow">switch</span> (Instr-&gt;<a class="code" href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">getOpcode</a>()) {</div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;    <span class="keywordflow">case</span> Instruction::Shl:</div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;      <span class="keywordflow">if</span> (!isa&lt;ConstantInt&gt;(Instr-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1)))</div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;    <span class="keywordflow">case</span> Instruction::GetElementPtr: {</div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;      <a class="code" href="classllvm_1_1generic__gep__type__iterator.html">gep_type_iterator</a> GTI = <a class="code" href="namespacellvm.html#ac828b9b52935f87659a4adf237f820a3">gep_type_begin</a>(Instr);</div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;      <span class="keyword">auto</span> &amp;DL = Ext-&gt;<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;      std::advance(GTI, U.getOperandNo()-1);</div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *IdxTy = GTI.<a class="code" href="classllvm_1_1generic__gep__type__iterator.html#aeb7ef34c0b96c3130c0029e648e2bd08">getIndexedType</a>();</div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;      <span class="comment">// This extension will end up with a shift because of the scaling factor.</span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;      <span class="comment">// 8-bit sized types have a scaling factor of 1, thus a shift amount of 0.</span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;      <span class="comment">// Get the shift amount based on the scaling factor:</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;      <span class="comment">// log2(sizeof(IdxTy)) - log2(8).</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;      uint64_t ShiftAmt =</div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;        <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(DL.getTypeStoreSizeInBits(IdxTy).getFixedSize()) - 3;</div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;      <span class="comment">// Is the constant foldable in the shift of the addressing mode?</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;      <span class="comment">// I.e., shift amount is between 1 and 4 inclusive.</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;      <span class="keywordflow">if</span> (ShiftAmt == 0 || ShiftAmt &gt; 4)</div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;    }</div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;    <span class="keywordflow">case</span> Instruction::Trunc:</div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;      <span class="comment">// Check if this is a noop.</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;      <span class="comment">// trunc(sext ty1 to ty2) to ty1.</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;      <span class="keywordflow">if</span> (Instr-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>() == Ext-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>())</div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;    }</div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;</div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;    <span class="comment">// At this point we can use the bfm family, so this extension is free</span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;    <span class="comment">// for that use.</span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;  }</div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;}</div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="comment"></span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="comment">/// Check if both Op1 and Op2 are shufflevector extracts of either the lower</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="comment">/// or upper half of the vector elements.</span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b"> 8971</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a>(<a class="code" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="code" href="classllvm_1_1Value.html">Value</a> *Op2) {</div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;  <span class="keyword">auto</span> areTypesHalfed = [](<a class="code" href="classllvm_1_1Value.html">Value</a> *FullV, <a class="code" href="classllvm_1_1Value.html">Value</a> *HalfV) {</div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;    <span class="keyword">auto</span> *FullVT = cast&lt;VectorType&gt;(FullV-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;    <span class="keyword">auto</span> *HalfVT = cast&lt;VectorType&gt;(HalfV-&gt;getType());</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;    <span class="keywordflow">return</span> FullVT-&gt;getBitWidth() == 2 * HalfVT-&gt;getBitWidth();</div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;  };</div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;</div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;  <span class="keyword">auto</span> extractHalf = [](<a class="code" href="classllvm_1_1Value.html">Value</a> *FullV, <a class="code" href="classllvm_1_1Value.html">Value</a> *HalfV) {</div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;    <span class="keyword">auto</span> *FullVT = cast&lt;VectorType&gt;(FullV-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;    <span class="keyword">auto</span> *HalfVT = cast&lt;VectorType&gt;(HalfV-&gt;getType());</div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;    <span class="keywordflow">return</span> FullVT-&gt;getNumElements() == 2 * HalfVT-&gt;getNumElements();</div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;  };</div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;</div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;  <a class="code" href="classllvm_1_1Constant.html">Constant</a> *M1, *M2;</div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *S1Op1, *S2Op1;</div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1PatternMatch.html#a25d956d9e0beadd47ce4bc255dfa811d">match</a>(Op1, <a class="code" href="namespacellvm_1_1PatternMatch.html#a8a8c5572f48db68f4e94f601750dcc93">m_ShuffleVector</a>(<a class="code" href="namespacellvm_1_1PatternMatch.html#a24bca8838396aa81b87de8e7ac774b19">m_Value</a>(S1Op1), <a class="code" href="namespacellvm_1_1PatternMatch.html#a6cf95c37a0f5c48f2a4d13b7bfb34b5d">m_Undef</a>(), <a class="code" href="namespacellvm_1_1PatternMatch.html#aadd209ba7e1bfa8113a609e09a7fe62f">m_Constant</a>(M1))) ||</div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;      !<a class="code" href="namespacellvm_1_1PatternMatch.html#a25d956d9e0beadd47ce4bc255dfa811d">match</a>(Op2, <a class="code" href="namespacellvm_1_1PatternMatch.html#a8a8c5572f48db68f4e94f601750dcc93">m_ShuffleVector</a>(<a class="code" href="namespacellvm_1_1PatternMatch.html#a24bca8838396aa81b87de8e7ac774b19">m_Value</a>(S2Op1), <a class="code" href="namespacellvm_1_1PatternMatch.html#a6cf95c37a0f5c48f2a4d13b7bfb34b5d">m_Undef</a>(), <a class="code" href="namespacellvm_1_1PatternMatch.html#aadd209ba7e1bfa8113a609e09a7fe62f">m_Constant</a>(M2))))</div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;</div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;  <span class="comment">// Check that the operands are half as wide as the result and we extract</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;  <span class="comment">// half of the elements of the input vectors.</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;  <span class="keywordflow">if</span> (!areTypesHalfed(S1Op1, Op1) || !areTypesHalfed(S2Op1, Op2) ||</div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;      !extractHalf(S1Op1, Op1) || !extractHalf(S2Op1, Op2))</div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;</div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;  <span class="comment">// Check the mask extracts either the lower or upper half of vector</span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;  <span class="comment">// elements.</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;  <span class="keywordtype">int</span> M1Start = -1;</div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;  <span class="keywordtype">int</span> M2Start = -1;</div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;  <span class="keywordtype">int</span> NumElements = cast&lt;VectorType&gt;(Op1-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>())-&gt;getNumElements() * 2;</div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ShuffleVectorInst.html#a841e0c83f3c14a1b0979d86a1812f335">ShuffleVectorInst::isExtractSubvectorMask</a>(M1, NumElements, M1Start) ||</div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;      !<a class="code" href="classllvm_1_1ShuffleVectorInst.html#a841e0c83f3c14a1b0979d86a1812f335">ShuffleVectorInst::isExtractSubvectorMask</a>(M2, NumElements, M2Start) ||</div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;      M1Start != M2Start || (M1Start != 0 &amp;&amp; M2Start != (NumElements / 2)))</div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;</div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;}</div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="comment">/// Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="comment">/// of the vector elements.</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c"> 9011</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a>(<a class="code" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="code" href="classllvm_1_1Value.html">Value</a> *Ext2) {</div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;  <span class="keyword">auto</span> areExtDoubled = [](<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>) {</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;    <span class="keywordflow">return</span> Ext-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a9f382207d841377156d4c7868b66b9a5">getScalarSizeInBits</a>() ==</div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;           2 * Ext-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a9f382207d841377156d4c7868b66b9a5">getScalarSizeInBits</a>();</div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;  };</div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;</div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1PatternMatch.html#a25d956d9e0beadd47ce4bc255dfa811d">match</a>(Ext1, <a class="code" href="namespacellvm_1_1PatternMatch.html#a247b6987d634040b8aa6fb9c5887b703">m_ZExtOrSExt</a>(<a class="code" href="namespacellvm_1_1PatternMatch.html#a24bca8838396aa81b87de8e7ac774b19">m_Value</a>())) ||</div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;      !<a class="code" href="namespacellvm_1_1PatternMatch.html#a25d956d9e0beadd47ce4bc255dfa811d">match</a>(Ext2, <a class="code" href="namespacellvm_1_1PatternMatch.html#a247b6987d634040b8aa6fb9c5887b703">m_ZExtOrSExt</a>(<a class="code" href="namespacellvm_1_1PatternMatch.html#a24bca8838396aa81b87de8e7ac774b19">m_Value</a>())) ||</div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;      !areExtDoubled(cast&lt;Instruction&gt;(Ext1)) ||</div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;      !areExtDoubled(cast&lt;Instruction&gt;(Ext2)))</div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;</div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;}</div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="comment">/// Check if sinking \p I&#39;s operands to I&#39;s basic block is profitable, because</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="comment">/// the operands can be folded into a target instruction, e.g.</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment">/// shufflevectors extracts and/or sext/zext can be folded into (u,s)subl(2).</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a10831f8b923cbcc73249f4a0cc246c1a"> 9029</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a10831f8b923cbcc73249f4a0cc246c1a">AArch64TargetLowering::shouldSinkOperands</a>(</div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops)<span class="keyword"> const </span>{</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;  <span class="keywordflow">if</span> (!I-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">isVectorTy</a>())</div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;</div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> *II = dyn_cast&lt;IntrinsicInst&gt;(I)) {</div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;    <span class="keywordflow">switch</span> (II-&gt;getIntrinsicID()) {</div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umull:</div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a>(II-&gt;getOperand(0), II-&gt;getOperand(1)))</div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;II-&gt;getOperandUse(0));</div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;II-&gt;getOperandUse(1));</div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;    }</div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;  }</div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;</div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;<a class="code" href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">getOpcode</a>()) {</div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;  <span class="keywordflow">case</span> Instruction::Sub:</div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Instruction::Add</a>: {</div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a>(I-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0), I-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1)))</div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;</div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;    <span class="comment">// If the exts&#39; operands extract either the lower or upper elements, we</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;    <span class="comment">// can sink them too.</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;    <span class="keyword">auto</span> Ext1 = cast&lt;Instruction&gt;(I-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0));</div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;    <span class="keyword">auto</span> Ext2 = cast&lt;Instruction&gt;(I-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1));</div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a>(Ext1, Ext2)) {</div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Ext1-&gt;getOperandUse(0));</div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;Ext2-&gt;getOperandUse(0));</div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;    }</div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;</div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;I-&gt;<a class="code" href="classllvm_1_1User.html#a53d4e14158c5056fd1ed8f7b3da82f8a">getOperandUse</a>(0));</div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;I-&gt;<a class="code" href="classllvm_1_1User.html#a53d4e14158c5056fd1ed8f7b3da82f8a">getOperandUse</a>(1));</div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;</div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;  }</div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;  }</div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;}</div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f"> 9073</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f">AArch64TargetLowering::hasPairedLoad</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedType,</div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;RequiredAligment)<span class="keyword"> const </span>{</div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;  <span class="keywordflow">if</span> (!LoadedType.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ||</div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;      (!LoadedType.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; !LoadedType.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()))</div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;  <span class="comment">// Cyclone supports unaligned accesses.</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;  RequiredAligment = 0;</div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;  <span class="keywordtype">unsigned</span> NumBits = LoadedType.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;  <span class="keywordflow">return</span> NumBits == 32 || NumBits == 64;</div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;}</div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="comment">/// A helper function for determining the number of interleaved accesses we</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="comment">/// will generate when lowering accesses of the given type.</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744"> 9087</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">AArch64TargetLowering::getNumInterleavedAccesses</a>(<a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy,</div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;  <span class="keywordflow">return</span> (DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(VecTy) + 127) / 128;</div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;}</div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;</div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a6d130f00c409a0a59aa8dd35a97569a0"> 9093</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6d130f00c409a0a59aa8dd35a97569a0">AArch64TargetLowering::getMMOFlags</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;getProcFamily() == <a class="code" href="classllvm_1_1AArch64Subtarget.html#a2908c571a60104989fdef613e8c57caeac48b07712e98982100ae8578a9fa1192">AArch64Subtarget::Falkor</a> &amp;&amp;</div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;      I.<a class="code" href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">getMetadata</a>(<a class="code" href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">FALKOR_STRIDED_ACCESS_MD</a>) != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">MOStridedAccess</a>;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>;</div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;}</div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;</div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0"> 9100</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">AArch64TargetLowering::isLegalInterleavedAccessType</a>(</div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;    <a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;</div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;  <span class="keywordtype">unsigned</span> VecSize = DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(VecTy);</div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;  <span class="keywordtype">unsigned</span> ElSize = DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(VecTy-&gt;<a class="code" href="classllvm_1_1SequentialType.html#aaf7e4d8bee1318b8352709934e19bb64">getElementType</a>());</div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;</div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;  <span class="comment">// Ensure the number of vector elements is greater than 1.</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;  <span class="keywordflow">if</span> (VecTy-&gt;<a class="code" href="classllvm_1_1SequentialType.html#ad165a36624f4374d6ea5238eaeff80b6">getNumElements</a>() &lt; 2)</div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;  <span class="comment">// Ensure the element type is legal.</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;  <span class="keywordflow">if</span> (ElSize != 8 &amp;&amp; ElSize != 16 &amp;&amp; ElSize != 32 &amp;&amp; ElSize != 64)</div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;</div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;  <span class="comment">// Ensure the total vector size is 64 or a multiple of 128. Types larger than</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;  <span class="comment">// 128 will be split into multiple interleaved accesses.</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;  <span class="keywordflow">return</span> VecSize == 64 || VecSize % 128 == 0;</div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;}</div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/// Lower an interleaved load into a ldN intrinsic.</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">/// E.g. Lower an interleaved load (Factor = 2):</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="comment">///        %wide.vec = load &lt;8 x i32&gt;, &lt;8 x i32&gt;* %ptr</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="comment">///        %v0 = shuffle %wide.vec, undef, &lt;0, 2, 4, 6&gt;  ; Extract even elements</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="comment">///        %v1 = shuffle %wide.vec, undef, &lt;1, 3, 5, 7&gt;  ; Extract odd elements</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="comment">///      Into:</span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">///        %ld2 = { &lt;4 x i32&gt;, &lt;4 x i32&gt; } call llvm.aarch64.neon.ld2(%ptr)</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="comment">///        %vec0 = extractelement { &lt;4 x i32&gt;, &lt;4 x i32&gt; } %ld2, i32 0</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">///        %vec1 = extractelement { &lt;4 x i32&gt;, &lt;4 x i32&gt; } %ld2, i32 1</span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#abe5b67691153ae19ab99768a9faa52cd"> 9130</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#abe5b67691153ae19ab99768a9faa52cd">AArch64TargetLowering::lowerInterleavedLoad</a>(</div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;    <a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices, <span class="keywordtype">unsigned</span> Factor)<span class="keyword"> const </span>{</div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Factor &gt;= 2 &amp;&amp; Factor &lt;= <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">getMaxSupportedInterleaveFactor</a>() &amp;&amp;</div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;         <span class="stringliteral">&quot;Invalid interleave factor&quot;</span>);</div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Shuffles.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Empty shufflevector input&quot;</span>);</div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Shuffles.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == Indices.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &amp;&amp;</div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;         <span class="stringliteral">&quot;Unmatched number of shufflevectors and indices&quot;</span>);</div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;</div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = LI-&gt;<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;</div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;  <a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy = Shuffles[0]-&gt;getType();</div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;</div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;  <span class="comment">// Skip if we do not have NEON and skip illegal vector types. We can</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;  <span class="comment">// &quot;legalize&quot; wide vector types into multiple interleaved accesses as long as</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;  <span class="comment">// the vector types are divisible by 128.</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;hasNEON() || !<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">isLegalInterleavedAccessType</a>(VecTy, DL))</div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;</div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;  <span class="keywordtype">unsigned</span> NumLoads = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">getNumInterleavedAccesses</a>(VecTy, DL);</div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;</div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;  <span class="comment">// A pointer vector can not be the return type of the ldN intrinsics. Need to</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;  <span class="comment">// load integer vectors first and then convert to pointer vectors.</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *EltTy = VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>();</div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;  <span class="keywordflow">if</span> (EltTy-&gt;<a class="code" href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">isPointerTy</a>())</div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;    VecTy =</div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;        <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(DL.getIntPtrType(EltTy), VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>());</div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;</div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;  <a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> Builder(LI);</div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;</div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;  <span class="comment">// The base address of the load.</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *BaseAddr = LI-&gt;<a class="code" href="classllvm_1_1LoadInst.html#ad47eefa1d094f60494b6b927061ca001">getPointerOperand</a>();</div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;</div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;  <span class="keywordflow">if</span> (NumLoads &gt; 1) {</div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;    <span class="comment">// If we&#39;re going to generate more than one load, reset the sub-vector type</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;    <span class="comment">// to something legal.</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;    VecTy = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>(),</div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;                            VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>() / NumLoads);</div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;</div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;    <span class="comment">// We will compute the pointer operand of each load from the original base</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;    <span class="comment">// address using GEPs. Cast the base address to a pointer to the scalar</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;    <span class="comment">// element type.</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;    BaseAddr = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(</div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;        BaseAddr, VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">getPointerTo</a>(</div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;                      LI-&gt;<a class="code" href="classllvm_1_1LoadInst.html#a161c2db145827f4e181e7fe662b53a81">getPointerAddressSpace</a>()));</div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;  }</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;</div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *PtrTy = VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">getPointerTo</a>(LI-&gt;<a class="code" href="classllvm_1_1LoadInst.html#a161c2db145827f4e181e7fe662b53a81">getPointerAddressSpace</a>());</div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Tys[2] = {VecTy, PtrTy};</div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classunsigned.html">Intrinsic::ID</a> LoadInts[3] = {Intrinsic::aarch64_neon_ld2,</div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;                                            Intrinsic::aarch64_neon_ld3,</div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;                                            Intrinsic::aarch64_neon_ld4};</div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *LdNFunc =</div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;      <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(LI-&gt;<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>(), LoadInts[Factor - 2], Tys);</div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;</div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;  <span class="comment">// Holds sub-vectors extracted from the load intrinsic return values. The</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;  <span class="comment">// sub-vectors are associated with the shufflevector instructions they will</span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;  <span class="comment">// replace.</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;ShuffleVectorInst *, SmallVector&lt;Value *, 4&gt;</a>&gt; SubVecs;</div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;</div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> LoadCount = 0; LoadCount &lt; NumLoads; ++LoadCount) {</div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;</div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;    <span class="comment">// If we&#39;re generating more than one load, compute the base address of</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;    <span class="comment">// subsequent loads as an offset from the previous.</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;    <span class="keywordflow">if</span> (LoadCount &gt; 0)</div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;      BaseAddr =</div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;          Builder.<a class="code" href="classllvm_1_1IRBuilder.html#acfccdc88728bd6cf5480b991d04cfc6a">CreateConstGEP1_32</a>(VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>(), BaseAddr,</div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;                                     VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>() * Factor);</div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;</div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *LdN = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(</div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;        LdNFunc, Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(BaseAddr, PtrTy), <span class="stringliteral">&quot;ldN&quot;</span>);</div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;</div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;    <span class="comment">// Extract and store the sub-vectors returned by the load intrinsic.</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Shuffles.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i++) {</div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;      <a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI = Shuffles[i];</div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = Indices[i];</div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;</div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;      <a class="code" href="classllvm_1_1Value.html">Value</a> *SubVec = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a387e93121ec21ff933f8f73862479dc8">CreateExtractValue</a>(LdN, Index);</div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;</div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;      <span class="comment">// Convert the integer vector to pointer vector if the element is pointer.</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;      <span class="keywordflow">if</span> (EltTy-&gt;<a class="code" href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">isPointerTy</a>())</div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;        SubVec = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a3dd514a273066351b15fb4c5726ba294">CreateIntToPtr</a>(</div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;            SubVec, <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(SVI-&gt;<a class="code" href="classllvm_1_1ShuffleVectorInst.html#a50fe6a61ea745fb71fa8403af6e7deed">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>(),</div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;                                    VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>()));</div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;      SubVecs[SVI].push_back(SubVec);</div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;    }</div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;  }</div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;</div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;  <span class="comment">// Replace uses of the shufflevector instructions with the sub-vectors</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;  <span class="comment">// returned by the load intrinsic. If a shufflevector instruction is</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;  <span class="comment">// associated with more than one sub-vector, those sub-vectors will be</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;  <span class="comment">// concatenated into a single wide vector.</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI : Shuffles) {</div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;    <span class="keyword">auto</span> &amp;SubVec = SubVecs[SVI];</div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;    <span class="keyword">auto</span> *WideVec =</div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;        SubVec.size() &gt; 1 ? <a class="code" href="namespacellvm.html#ae8f4dde9ad6a34394e9a379e5df4f396">concatenateVectors</a>(Builder, SubVec) : SubVec[0];</div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;    SVI-&gt;replaceAllUsesWith(WideVec);</div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;  }</div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;</div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;}</div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="comment">/// Lower an interleaved store into a stN intrinsic.</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="comment">/// E.g. Lower an interleaved store (Factor = 3):</span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="comment">///        %i.vec = shuffle &lt;8 x i32&gt; %v0, &lt;8 x i32&gt; %v1,</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="comment">///                 &lt;0, 4, 8, 1, 5, 9, 2, 6, 10, 3, 7, 11&gt;</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="comment">///        store &lt;12 x i32&gt; %i.vec, &lt;12 x i32&gt;* %ptr</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="comment">///      Into:</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="comment">///        %sub.v0 = shuffle &lt;8 x i32&gt; %v0, &lt;8 x i32&gt; v1, &lt;0, 1, 2, 3&gt;</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;<span class="comment">///        %sub.v1 = shuffle &lt;8 x i32&gt; %v0, &lt;8 x i32&gt; v1, &lt;4, 5, 6, 7&gt;</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="comment">///        %sub.v2 = shuffle &lt;8 x i32&gt; %v0, &lt;8 x i32&gt; v1, &lt;8, 9, 10, 11&gt;</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="comment">///        call void llvm.aarch64.neon.st3(%sub.v0, %sub.v1, %sub.v2, %ptr)</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="comment">/// Note that the new shufflevectors will be removed and we&#39;ll only generate one</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="comment">/// st3 instruction in CodeGen.</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="comment">/// Example for a more general valid mask (Factor 3). Lower:</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="comment">///        %i.vec = shuffle &lt;32 x i32&gt; %v0, &lt;32 x i32&gt; %v1,</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="comment">///                 &lt;4, 32, 16, 5, 33, 17, 6, 34, 18, 7, 35, 19&gt;</span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="comment">///        store &lt;12 x i32&gt; %i.vec, &lt;12 x i32&gt;* %ptr</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="comment">///      Into:</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="comment">///        %sub.v0 = shuffle &lt;32 x i32&gt; %v0, &lt;32 x i32&gt; v1, &lt;4, 5, 6, 7&gt;</span></div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="comment">///        %sub.v1 = shuffle &lt;32 x i32&gt; %v0, &lt;32 x i32&gt; v1, &lt;32, 33, 34, 35&gt;</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="comment">///        %sub.v2 = shuffle &lt;32 x i32&gt; %v0, &lt;32 x i32&gt; v1, &lt;16, 17, 18, 19&gt;</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="comment">///        call void llvm.aarch64.neon.st3(%sub.v0, %sub.v1, %sub.v2, %ptr)</span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9"> 9258</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">AArch64TargetLowering::lowerInterleavedStore</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>,</div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;                                                  <a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;                                                  <span class="keywordtype">unsigned</span> Factor)<span class="keyword"> const </span>{</div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Factor &gt;= 2 &amp;&amp; Factor &lt;= <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">getMaxSupportedInterleaveFactor</a>() &amp;&amp;</div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;         <span class="stringliteral">&quot;Invalid interleave factor&quot;</span>);</div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;</div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;  <a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy = SVI-&gt;<a class="code" href="classllvm_1_1ShuffleVectorInst.html#a50fe6a61ea745fb71fa8403af6e7deed">getType</a>();</div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>() % Factor == 0 &amp;&amp;</div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;         <span class="stringliteral">&quot;Invalid interleaved store&quot;</span>);</div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;</div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;  <span class="keywordtype">unsigned</span> LaneLen = VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>() / Factor;</div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *EltTy = VecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>();</div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;  <a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *SubVecTy = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(EltTy, LaneLen);</div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;</div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = SI-&gt;<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;  <span class="comment">// Skip if we do not have NEON and skip illegal vector types. We can</span></div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;  <span class="comment">// &quot;legalize&quot; wide vector types into multiple interleaved accesses as long as</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;  <span class="comment">// the vector types are divisible by 128.</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;hasNEON() || !<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">isLegalInterleavedAccessType</a>(SubVecTy, DL))</div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;  <span class="keywordtype">unsigned</span> NumStores = <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">getNumInterleavedAccesses</a>(SubVecTy, DL);</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;</div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *Op0 = SVI-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(0);</div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *Op1 = SVI-&gt;<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1);</div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;  <a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> Builder(SI);</div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;</div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;  <span class="comment">// StN intrinsics don&#39;t support pointer vectors as arguments. Convert pointer</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;  <span class="comment">// vectors to integer vectors.</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;  <span class="keywordflow">if</span> (EltTy-&gt;<a class="code" href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">isPointerTy</a>()) {</div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *IntTy = DL.<a class="code" href="classllvm_1_1DataLayout.html#a7a2619d0e489a4ba9c19a0d86a041d59">getIntPtrType</a>(EltTy);</div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;    <span class="keywordtype">unsigned</span> NumOpElts = Op0-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">getVectorNumElements</a>();</div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;</div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;    <span class="comment">// Convert to the corresponding integer vector.</span></div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *IntVecTy = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(IntTy, NumOpElts);</div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;    Op0 = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a3d02e6bd37e0308649c8dadbde629302">CreatePtrToInt</a>(Op0, IntVecTy);</div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;    Op1 = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a3d02e6bd37e0308649c8dadbde629302">CreatePtrToInt</a>(Op1, IntVecTy);</div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;</div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;    SubVecTy = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(IntTy, LaneLen);</div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;  }</div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;</div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;  <span class="comment">// The base address of the store.</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *BaseAddr = SI-&gt;<a class="code" href="classllvm_1_1StoreInst.html#ac03c1c093059ea000216af8dd6f2dbf4">getPointerOperand</a>();</div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;</div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;  <span class="keywordflow">if</span> (NumStores &gt; 1) {</div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;    <span class="comment">// If we&#39;re going to generate more than one store, reset the lane length</span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;    <span class="comment">// and sub-vector type to something legal.</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;    LaneLen /= NumStores;</div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;    SubVecTy = <a class="code" href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">VectorType::get</a>(SubVecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>(), LaneLen);</div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;</div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;    <span class="comment">// We will compute the pointer operand of each store from the original base</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;    <span class="comment">// address using GEPs. Cast the base address to a pointer to the scalar</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;    <span class="comment">// element type.</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;    BaseAddr = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(</div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;        BaseAddr, SubVecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">getPointerTo</a>(</div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;                      SI-&gt;<a class="code" href="classllvm_1_1StoreInst.html#acc30ca5b0dba4e43b5a9dc65153fe573">getPointerAddressSpace</a>()));</div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;  }</div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;</div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = SVI-&gt;<a class="code" href="classllvm_1_1ShuffleVectorInst.html#a6eaff12d0d3ead952f2a2a2781df56ac">getShuffleMask</a>();</div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;</div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *PtrTy = SubVecTy-&gt;<a class="code" href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">getPointerTo</a>(SI-&gt;<a class="code" href="classllvm_1_1StoreInst.html#acc30ca5b0dba4e43b5a9dc65153fe573">getPointerAddressSpace</a>());</div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Tys[2] = {SubVecTy, PtrTy};</div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classunsigned.html">Intrinsic::ID</a> StoreInts[3] = {Intrinsic::aarch64_neon_st2,</div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;                                             Intrinsic::aarch64_neon_st3,</div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;                                             Intrinsic::aarch64_neon_st4};</div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *StNFunc =</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;      <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(SI-&gt;<a class="code" href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">getModule</a>(), StoreInts[Factor - 2], Tys);</div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;</div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> StoreCount = 0; StoreCount &lt; NumStores; ++StoreCount) {</div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;</div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Value *, 5&gt;</a> Ops;</div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;</div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;    <span class="comment">// Split the shufflevector operands into sub vectors for the new stN call.</span></div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Factor; i++) {</div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;      <span class="keywordtype">unsigned</span> IdxI = StoreCount * LaneLen * Factor + i;</div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[IdxI] &gt;= 0) {</div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Builder.<a class="code" href="classllvm_1_1IRBuilder.html#ab8e750bcd59ab860a6bc1589bf4927af">CreateShuffleVector</a>(</div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;            Op0, Op1, <a class="code" href="namespacellvm.html#a8d4190aaa91bde17806922094934eb07">createSequentialMask</a>(Builder, <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[IdxI], LaneLen, 0)));</div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;        <span class="keywordtype">unsigned</span> StartMask = 0;</div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 1; j &lt; LaneLen; j++) {</div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;          <span class="keywordtype">unsigned</span> IdxJ = StoreCount * LaneLen * Factor + j;</div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[IdxJ * Factor + IdxI] &gt;= 0) {</div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;            StartMask = <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[IdxJ * Factor + IdxI] - IdxJ;</div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;          }</div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;        }</div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;        <span class="comment">// Note: Filling undef gaps with random elements is ok, since</span></div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;        <span class="comment">// those elements were being written anyway (with undefs).</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;        <span class="comment">// In the case of all undefs we&#39;re defaulting to using elems from 0</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;        <span class="comment">// Note: StartMask cannot be negative, it&#39;s checked in</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;        <span class="comment">// isReInterleaveMask</span></div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Builder.<a class="code" href="classllvm_1_1IRBuilder.html#ab8e750bcd59ab860a6bc1589bf4927af">CreateShuffleVector</a>(</div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;            Op0, Op1, <a class="code" href="namespacellvm.html#a8d4190aaa91bde17806922094934eb07">createSequentialMask</a>(Builder, StartMask, LaneLen, 0)));</div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;      }</div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;    }</div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;</div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;    <span class="comment">// If we generating more than one store, we compute the base address of</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;    <span class="comment">// subsequent stores as an offset from the previous.</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;    <span class="keywordflow">if</span> (StoreCount &gt; 0)</div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;      BaseAddr = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#acfccdc88728bd6cf5480b991d04cfc6a">CreateConstGEP1_32</a>(SubVecTy-&gt;<a class="code" href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">getVectorElementType</a>(),</div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;                                            BaseAddr, LaneLen * Factor);</div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;</div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(BaseAddr, PtrTy));</div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;    Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(StNFunc, Ops);</div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;  }</div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;}</div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;</div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5"> 9368</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5">memOpAlign</a>(<span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;                       <span class="keywordtype">unsigned</span> AlignCheck) {</div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;  <span class="keywordflow">return</span> ((SrcAlign == 0 || SrcAlign % AlignCheck == 0) &amp;&amp;</div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;          (DstAlign == 0 || DstAlign % AlignCheck == 0));</div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;}</div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;</div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a0fbf01eb21c5bbdac5ec8e8b6e33deca"> 9374</a></span>&#160;<a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a0fbf01eb21c5bbdac5ec8e8b6e33deca">AArch64TargetLowering::getOptimalMemOpType</a>(</div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;    uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign, <span class="keywordtype">bool</span> IsMemset,</div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;    <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes)<span class="keyword"> const </span>{</div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;  <span class="keywordtype">bool</span> CanImplicitFloat =</div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;      !FuncAttributes.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::NoImplicitFloat);</div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;  <span class="keywordtype">bool</span> CanUseNEON = Subtarget-&gt;hasNEON() &amp;&amp; CanImplicitFloat;</div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;  <span class="keywordtype">bool</span> CanUseFP = Subtarget-&gt;hasFPARMv8() &amp;&amp; CanImplicitFloat;</div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;  <span class="comment">// Only use AdvSIMD to implement memset of 32-byte and above. It would have</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;  <span class="comment">// taken one instruction to materialize the v2i64 zero and one store (with</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;  <span class="comment">// restrictive addressing mode). Just do i64 stores.</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;  <span class="keywordtype">bool</span> IsSmallMemset = IsMemset &amp;&amp; Size &lt; 32;</div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;  <span class="keyword">auto</span> AlignmentIsAcceptable = [&amp;](<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AlignCheck) {</div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5">memOpAlign</a>(SrcAlign, DstAlign, AlignCheck))</div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>;</div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">allowsMisalignedMemoryAccesses</a>(VT, 0, 1, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;                                          &amp;Fast) &amp;&amp;</div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;           <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>;</div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;  };</div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;</div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;  <span class="keywordflow">if</span> (CanUseNEON &amp;&amp; IsMemset &amp;&amp; !IsSmallMemset &amp;&amp;</div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;      AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, 16))</div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>;</div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;  <span class="keywordflow">if</span> (CanUseFP &amp;&amp; !IsSmallMemset &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, 16))</div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>;</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 8 &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, 8))</div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 4 &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, 4))</div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>;</div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;}</div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;</div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a853c1c5740d292ff5b9f9483e7eb28e1"> 9407</a></span>&#160;<a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a853c1c5740d292ff5b9f9483e7eb28e1">AArch64TargetLowering::getOptimalMemOpLLT</a>(</div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;    uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign, <span class="keywordtype">bool</span> IsMemset,</div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;    <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes)<span class="keyword"> const </span>{</div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;  <span class="keywordtype">bool</span> CanImplicitFloat =</div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;      !FuncAttributes.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::NoImplicitFloat);</div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;  <span class="keywordtype">bool</span> CanUseNEON = Subtarget-&gt;hasNEON() &amp;&amp; CanImplicitFloat;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;  <span class="keywordtype">bool</span> CanUseFP = Subtarget-&gt;hasFPARMv8() &amp;&amp; CanImplicitFloat;</div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;  <span class="comment">// Only use AdvSIMD to implement memset of 32-byte and above. It would have</span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;  <span class="comment">// taken one instruction to materialize the v2i64 zero and one store (with</span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;  <span class="comment">// restrictive addressing mode). Just do i64 stores.</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;  <span class="keywordtype">bool</span> IsSmallMemset = IsMemset &amp;&amp; Size &lt; 32;</div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;  <span class="keyword">auto</span> AlignmentIsAcceptable = [&amp;](<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AlignCheck) {</div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5">memOpAlign</a>(SrcAlign, DstAlign, AlignCheck))</div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>;</div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">allowsMisalignedMemoryAccesses</a>(VT, 0, 1, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;                                          &amp;Fast) &amp;&amp;</div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;           <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>;</div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;  };</div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;</div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;  <span class="keywordflow">if</span> (CanUseNEON &amp;&amp; IsMemset &amp;&amp; !IsSmallMemset &amp;&amp;</div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;      AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>, 16))</div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 64);</div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;  <span class="keywordflow">if</span> (CanUseFP &amp;&amp; !IsSmallMemset &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">MVT::f128</a>, 16))</div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(128);</div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 8 &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, 8))</div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;  <span class="keywordflow">if</span> (Size &gt;= 4 &amp;&amp; AlignmentIsAcceptable(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, 4))</div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a>();</div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;}</div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;</div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="comment">// 12-bit optionally shifted immediates are legal for adds.</span></div><div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219"> 9441</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">AArch64TargetLowering::isLegalAddImmediate</a>(int64_t Immed)<span class="keyword"> const </span>{</div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;  <span class="keywordflow">if</span> (Immed == std::numeric_limits&lt;int64_t&gt;::min()) {</div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Illegal add imm &quot;</span> &lt;&lt; Immed</div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;: avoid UB for INT64_MIN\n&quot;</span>);</div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;  }</div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;  <span class="comment">// Same encoding for add/sub, just flip the sign.</span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;  Immed = <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Immed);</div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;  <span class="keywordtype">bool</span> IsLegal = ((Immed &gt;&gt; 12) == 0 ||</div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;                  ((Immed &amp; 0xfff) == 0 &amp;&amp; Immed &gt;&gt; 24 == 0));</div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Is &quot;</span> &lt;&lt; Immed</div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot; legal add imm: &quot;</span> &lt;&lt; (IsLegal ? <span class="stringliteral">&quot;yes&quot;</span> : <span class="stringliteral">&quot;no&quot;</span>) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;  <span class="keywordflow">return</span> IsLegal;</div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;}</div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;</div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="comment">// Integer comparisons are implemented with ADDS/SUBS, so the range of valid</span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="comment">// immediates is the same as for an add or a sub.</span></div><div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3"> 9458</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">AArch64TargetLowering::isLegalICmpImmediate</a>(int64_t Immed)<span class="keyword"> const </span>{</div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a>(Immed);</div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;}</div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="comment">/// isLegalAddressingMode - Return true if the addressing mode represented</span></div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="comment">/// by AM is legal for this target, for a load/store of the specified type.</span></div><div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d"> 9464</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">AArch64TargetLowering::isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL,</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;                                                  <span class="keywordtype">unsigned</span> AS, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;  <span class="comment">// AArch64 has five basic addressing modes:</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;  <span class="comment">//  reg</span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;  <span class="comment">//  reg + 9-bit signed offset</span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;  <span class="comment">//  reg + SIZE_IN_BYTES * 12-bit unsigned offset</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;  <span class="comment">//  reg1 + reg2</span></div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;  <span class="comment">//  reg + SIZE_IN_BYTES * reg</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;</div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;  <span class="comment">// No global is ever allowed as a base.</span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;  <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">BaseGV</a>)</div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;</div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;  <span class="comment">// No reg+reg+imm addressing.</span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;  <span class="keywordflow">if</span> (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a>)</div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;</div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;  <span class="comment">// check reg + imm case:</span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;  <span class="comment">// i.e., reg + 0, reg + imm9, reg + SIZE_IN_BYTES * uimm12</span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;  uint64_t NumBytes = 0;</div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;  <span class="keywordflow">if</span> (Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a1db3db2c6a74c34944e465667e413365">isSized</a>()) {</div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;    uint64_t NumBits = DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(Ty);</div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;    NumBytes = NumBits / 8;</div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">isPowerOf2_64</a>(NumBits))</div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;      NumBytes = 0;</div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;  }</div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;</div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;  <span class="keywordflow">if</span> (!AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a>) {</div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a>;</div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;</div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;    <span class="comment">// 9-bit signed offset</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;    <span class="keywordflow">if</span> (isInt&lt;9&gt;(Offset))</div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;</div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;    <span class="comment">// 12-bit unsigned offset</span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;    <span class="keywordtype">unsigned</span> shift = <a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(NumBytes);</div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;    <span class="keywordflow">if</span> (NumBytes &amp;&amp; Offset &gt; 0 &amp;&amp; (Offset / NumBytes) &lt;= (1LL &lt;&lt; 12) - 1 &amp;&amp;</div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;        <span class="comment">// Must be a multiple of NumBytes (NumBytes is a power of 2)</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;        (Offset &gt;&gt; shift) &lt;&lt; shift == Offset)</div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;  }</div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;</div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;  <span class="comment">// Check reg1 + SIZE_IN_BYTES * reg2 and reg1 + reg2</span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;</div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;  <span class="keywordflow">return</span> AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == 1 || (AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> &gt; 0 &amp;&amp; (uint64_t)AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> == NumBytes);</div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;}</div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;</div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589"> 9513</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">AArch64TargetLowering::shouldConsiderGEPOffsetSplit</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;  <span class="comment">// Consider splitting large offset of struct or array.</span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;}</div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;</div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a2ff36edf9b6249131b41200bdea5d399"> 9518</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a2ff36edf9b6249131b41200bdea5d399">AArch64TargetLowering::getScalingFactorCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL,</div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div><div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;                                                <span class="keywordtype">unsigned</span> AS)<span class="keyword"> const </span>{</div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;  <span class="comment">// Scaling factors are not free at all.</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;  <span class="comment">// Operands                     | Rt Latency</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;  <span class="comment">// -------------------------------------------</span></div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;  <span class="comment">// Rt, [Xn, Xm]                 | 4</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;  <span class="comment">// -------------------------------------------</span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;  <span class="comment">// Rt, [Xn, Xm, lsl #imm]       | Rn: 4 Rm: 5</span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;  <span class="comment">// Rt, [Xn, Wm, &lt;extend&gt; #imm]  |</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">isLegalAddressingMode</a>(DL, AM, Ty, AS))</div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;    <span class="comment">// Scale represents reg2 * scale, thus account for 1 if</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;    <span class="comment">// it is not equal to 0 or 1.</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;    <span class="keywordflow">return</span> AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> != 0 &amp;&amp; AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">Scale</a> != 1;</div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;}</div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;</div><div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8"> 9535</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a>(</div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;  VT = VT.<a class="code" href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">getScalarType</a>();</div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;</div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;</div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>:</div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>:</div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;  }</div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;</div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;}</div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;</div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7e54ea4387c8bf1f3d8c5ebfb563c222"> 9553</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;                                                       <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const </span>{</div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;  <span class="keywordflow">switch</span> (Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a4abb39a66573f61fda80469faa5d861d">getScalarType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#ac7b0ed5c6d30bad74769c6e87ab0edb8">getTypeID</a>()) {</div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15">Type::FloatTyID</a>:</div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaabc549945f13bb5d5f5b80c550d2b92f5">Type::DoubleTyID</a>:</div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;  }</div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;}</div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;</div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *</div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2"> 9565</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">AArch64TargetLowering::getScratchRegisters</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;  <span class="comment">// LR is a callee-save register, but we must treat it as clobbered by any call</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;  <span class="comment">// site. Hence we include LR in the scratch registers, which are in turn added</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;  <span class="comment">// as implicit-defs for stackmaps and patchpoints.</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> ScratchRegs[] = {</div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;    AArch64::X16, AArch64::X17, AArch64::LR, 0</div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;  };</div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;  <span class="keywordflow">return</span> ScratchRegs;</div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;}</div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;</div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510"> 9576</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">AArch64TargetLowering::isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;                                                     <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> <a class="code" href="namespacellvm_1_1PICLevel.html#a66ddbf1bb21f90ddc44260d1ca677b6b">Level</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;  N = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;    <span class="comment">// If N is unsigned bit extraction: ((x &gt;&gt; C) &amp; mask), then do not combine</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;    <span class="comment">// it with shift to let it be lowered to UBFX.</span></div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> &amp;&amp; (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp;</div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;      isa&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;    uint64_t TruncMask = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1);</div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">isMask_64</a>(TruncMask) &amp;&amp;</div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a> &amp;&amp;</div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;      isa&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)))</div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;  }</div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;}</div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;</div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c"> 9593</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;                                                              <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const </span>{</div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty-&gt;<a class="code" href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">isIntegerTy</a>());</div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;</div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;  <span class="keywordtype">unsigned</span> BitSize = Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;  <span class="keywordflow">if</span> (BitSize == 0)</div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;</div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;  int64_t Val = Imm.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;  <span class="keywordflow">if</span> (Val == 0 || <a class="code" href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">AArch64_AM::isLogicalImmediate</a>(Val, BitSize))</div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;</div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;  <span class="keywordflow">if</span> ((int64_t)Val &lt; 0)</div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;    Val = ~Val;</div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;  <span class="keywordflow">if</span> (BitSize == 32)</div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;    Val &amp;= (1LL &lt;&lt; 32) - 1;</div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;</div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;  <span class="keywordtype">unsigned</span> LZ = <a class="code" href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">countLeadingZeros</a>((uint64_t)Val);</div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;  <span class="keywordtype">unsigned</span> Shift = (63 - LZ) / 16;</div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;  <span class="comment">// MOVZ is free so return true for one or fewer MOVK.</span></div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;  <span class="keywordflow">return</span> Shift &lt; 3;</div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;}</div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;</div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c"> 9616</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">AArch64TargetLowering::isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;                                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a39077a35fe4d8d5a419883d8749a667e">isOperationLegalOrCustom</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, ResVT))</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;</div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;  <span class="keywordflow">return</span> (Index == 0 || Index == ResVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;}</div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/// Turn vector tests of the signbit in the form of:</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="comment">///   xor (sra X, elt_size(X)-1), -1</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="comment">/// into:</span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;<span class="comment">///   cmge X, X, #0</span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2"> 9628</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() || !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;</div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;  <span class="comment">// There must be a shift right algebraic before the xor, and the xor must be a</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;  <span class="comment">// &#39;not&#39; operation.</span></div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shift = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ones = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;  <span class="keywordflow">if</span> (Shift.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">AArch64ISD::VASHR</a> || !Shift.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() ||</div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;      !<a class="code" href="namespacellvm_1_1ISD.html#ac78d4df51ca05e4fb1630a01e07de434">ISD::isBuildVectorAllOnes</a>(Ones.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()))</div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;</div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;  <span class="comment">// The shift should be smearing the sign bit across each vector element.</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;  <span class="keyword">auto</span> *ShiftAmt = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Shift.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ShiftEltTy = Shift.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>();</div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;  <span class="keywordflow">if</span> (!ShiftAmt || ShiftAmt-&gt;getZExtValue() != ShiftEltTy.getSizeInBits() - 1)</div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;</div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">AArch64ISD::CMGEz</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, Shift.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;}</div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;</div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="comment">// Generate SUBS and CSEL for integer abs.</span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed"> 9652</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed">performIntegerAbsCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;</div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;</div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;  <span class="comment">// Check pattern of XOR(ADD(X,Y), Y) where Y is SRA(X, size(X)-1)</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;  <span class="comment">// and change it to SUB and CSEL.</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a> &amp;&amp;</div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;      N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) == N1 &amp;&amp;</div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;      N1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> &amp;&amp; N1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) == N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))</div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *Y1C = dyn_cast&lt;ConstantSDNode&gt;(N1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)))</div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;      <span class="keywordflow">if</span> (Y1C-&gt;getAPIntValue() == VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() - 1) {</div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Neg = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, DL, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT),</div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;                                  N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;        <span class="comment">// Generate SUBS &amp; CSEL.</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp =</div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>, DL, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;                        N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT));</div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, DL, VT, N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), Neg,</div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Cmp.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 1));</div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;      }</div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;}</div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;</div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696"> 9679</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;</div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a>(N, DAG, Subtarget))</div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;    <span class="keywordflow">return</span> Cmp;</div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;</div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed">performIntegerAbsCombine</a>(N, DAG);</div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;}</div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;</div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;AArch64TargetLowering::BuildSDIVPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor,</div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created)<span class="keyword"> const </span>{</div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;  <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">getAttributes</a>();</div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">isIntDivCheap</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), Attr))</div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N,0); <span class="comment">// Lower SDIV as SDIV</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;</div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;  <span class="comment">// fold (sdiv X, pow2)</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;  <span class="keywordflow">if</span> ((VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) ||</div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;      !(Divisor.<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>() || (-Divisor).isPowerOf2()))</div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;</div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;  <span class="keywordtype">unsigned</span> Lg2 = Divisor.<a class="code" href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">countTrailingZeros</a>();</div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT);</div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pow2MinusOne = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>((1ULL &lt;&lt; Lg2) - 1, DL, VT);</div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;</div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;  <span class="comment">// Add (N0 &lt; 0) ? Pow2 - 1 : 0;</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(N0, Zero, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">ISD::SETLT</a>, CCVal, DAG, DL);</div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, VT, N0, Pow2MinusOne);</div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CSel = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, DL, VT, Add, N0, CCVal, Cmp);</div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;</div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;  Created.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Cmp.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;  Created.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Add.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;  Created.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(CSel.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;</div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;  <span class="comment">// Divide by pow2.</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">SRA</a> =</div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>, DL, VT, CSel, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Lg2, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;</div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;  <span class="comment">// If we&#39;re dividing by a positive value, we&#39;re done.  Otherwise, we must</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;  <span class="comment">// negate the result.</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;  <span class="keywordflow">if</span> (Divisor.<a class="code" href="classllvm_1_1APInt.html#ac8c0157adbe12649beac0009c2f6ad8d">isNonNegative</a>())</div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;    <span class="keywordflow">return</span> SRA;</div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;</div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;  Created.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SRA.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, DL, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT), <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">SRA</a>);</div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;}</div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;</div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08"> 9734</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> S) {</div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;  <span class="keywordflow">switch</span>(<a class="code" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a>(S.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())) {</div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cntb:</div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cnth:</div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cntw:</div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cntd:</div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;  }</div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;}</div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;</div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7"> 9747</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;</div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;  <span class="comment">// The below optimizations require a constant RHS.</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)))</div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;</div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;ConstValue = C-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">getAPIntValue</a>();</div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;</div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;  <span class="comment">// Allow the scaling to be folded into the `cnt` instruction by preventing</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;  <span class="comment">// the scaling to be obscured here. This makes it easier to pattern match.</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a>(N0) ||</div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;     (N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp;</div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;      (<a class="code" href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a>(N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)))))</div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;       <span class="keywordflow">if</span> (ConstValue.sge(1) &amp;&amp; ConstValue.sle(16))</div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;         <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;</div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;  <span class="comment">// Multiplication of a power of two plus/minus one can be done more</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;  <span class="comment">// cheaply as as shift+add/sub. For now, this is true unilaterally. If</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;  <span class="comment">// future CPUs have a cheaper MADD instruction, this may need to be</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;  <span class="comment">// gated on a subtarget feature. For Cyclone, 32-bit MADD is 4 cycles and</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;  <span class="comment">// 64-bit is 5 cycles, so this is always a win.</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;  <span class="comment">// More aggressively, some multiplications N0 * C can be lowered to</span></div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;  <span class="comment">// shift+add+shift if the constant C = A * B where A = 2^N + 1 and B = 2^M,</span></div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;  <span class="comment">// e.g. 6=3*2=(2+1)*2.</span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;  <span class="comment">// TODO: consider lowering more cases, e.g. C = 14, -6, -14 or even 45</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;  <span class="comment">// which equals to (1+2)*16-(1+2).</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;  <span class="comment">// TrailingZeroes is used to test if the mul can be lowered to</span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;  <span class="comment">// shift+add+shift.</span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;  <span class="keywordtype">unsigned</span> TrailingZeroes = ConstValue.countTrailingZeros();</div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;  <span class="keywordflow">if</span> (TrailingZeroes) {</div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;    <span class="comment">// Conservatively do not lower to shift+add+shift if the mul might be</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;    <span class="comment">// folded into smul or umul.</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;    <span class="keywordflow">if</span> (N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; (<a class="code" href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG) ||</div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;                            <a class="code" href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), DAG)))</div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;    <span class="comment">// Conservatively do not lower to shift+add+shift if the mul might be</span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;    <span class="comment">// folded into madd or msub.</span></div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>() &amp;&amp; (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> ||</div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>))</div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;  }</div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;  <span class="comment">// Use ShiftedConstValue instead of ConstValue to support both shift+add/sub</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;  <span class="comment">// and shift+add+shift.</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ShiftedConstValue = ConstValue.<a class="code" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(TrailingZeroes);</div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;</div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;  <span class="keywordtype">unsigned</span> ShiftAmt, AddSubOpc;</div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;  <span class="comment">// Is the shifted value the LHS operand of the add/sub?</span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;  <span class="keywordtype">bool</span> ShiftValUseIsN0 = <span class="keyword">true</span>;</div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;  <span class="comment">// Do we need to negate the result?</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;  <span class="keywordtype">bool</span> NegateResult = <span class="keyword">false</span>;</div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;</div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;  <span class="keywordflow">if</span> (ConstValue.isNonNegative()) {</div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;    <span class="comment">// (mul x, 2^N + 1) =&gt; (add (shl x, N), x)</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;    <span class="comment">// (mul x, 2^N - 1) =&gt; (sub (shl x, N), x)</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;    <span class="comment">// (mul x, (2^N + 1) * 2^M) =&gt; (shl (add (shl x, N), x), M)</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> SCVMinus1 = ShiftedConstValue - 1;</div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> CVPlus1 = ConstValue + 1;</div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;    <span class="keywordflow">if</span> (SCVMinus1.<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>()) {</div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;      ShiftAmt = SCVMinus1.<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;      AddSubOpc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CVPlus1.<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>()) {</div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;      ShiftAmt = CVPlus1.<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;      AddSubOpc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>;</div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;    <span class="comment">// (mul x, -(2^N - 1)) =&gt; (sub x, (shl x, N))</span></div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;    <span class="comment">// (mul x, -(2^N + 1)) =&gt; - (add (shl x, N), x)</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> CVNegPlus1 = -ConstValue + 1;</div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> CVNegMinus1 = -ConstValue - 1;</div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;    <span class="keywordflow">if</span> (CVNegPlus1.<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>()) {</div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;      ShiftAmt = CVNegPlus1.<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;      AddSubOpc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>;</div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;      ShiftValUseIsN0 = <span class="keyword">false</span>;</div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CVNegMinus1.<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>()) {</div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;      ShiftAmt = CVNegMinus1.<a class="code" href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">logBase2</a>();</div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;      AddSubOpc = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>;</div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;      NegateResult = <span class="keyword">true</span>;</div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;  }</div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;</div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ShiftedVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, N0,</div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ShiftAmt, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;</div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddSubN0 = ShiftValUseIsN0 ? ShiftedVal : N0;</div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddSubN1 = ShiftValUseIsN0 ? N0 : ShiftedVal;</div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(AddSubOpc, DL, VT, AddSubN0, AddSubN1);</div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(NegateResult &amp;&amp; TrailingZeroes) &amp;&amp;</div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;         <span class="stringliteral">&quot;NegateResult and TrailingZeroes cannot both be true for now.&quot;</span>);</div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;  <span class="comment">// Negate the result.</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;  <span class="keywordflow">if</span> (NegateResult)</div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, DL, VT, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, VT), Res);</div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;  <span class="comment">// Shift the result.</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;  <span class="keywordflow">if</span> (TrailingZeroes)</div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>, DL, VT, Res,</div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(TrailingZeroes, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;}</div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;</div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410"> 9855</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;                                                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;  <span class="comment">// Take advantage of vector comparisons producing 0 or -1 in each lane to</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;  <span class="comment">// optimize away operation when it&#39;s from a constant.</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;  <span class="comment">// The general transformation is:</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;  <span class="comment">//    UNARYOP(AND(VECTOR_CMP(x,y), constant)) --&gt;</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;  <span class="comment">//       AND(VECTOR_CMP(x,y), constant2)</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;  <span class="comment">//    constant2 = UNARYOP(constant)</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;  <span class="comment">// Early exit if this isn&#39;t a vector operation, the operand of the</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;  <span class="comment">// unary operation isn&#39;t a bitwise AND, or if the sizes of the operations</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;  <span class="comment">// aren&#39;t the same.</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a> ||</div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> ||</div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;      VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;</div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;  <span class="comment">// Now check that the other operand of the AND is a constant. We could</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;  <span class="comment">// make the transformation for non-constant splats as well, but it&#39;s unclear</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;  <span class="comment">// that would be a benefit as it would not eliminate any operations, just</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;  <span class="comment">// perform one more step in scalar code before moving to the vector unit.</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV =</div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;          dyn_cast&lt;BuildVectorSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;    <span class="comment">// Bail out if the vector isn&#39;t a constant.</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;    <span class="keywordflow">if</span> (!BV-&gt;isConstant())</div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;</div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;    <span class="comment">// Everything checks out. Build up the new and improved node.</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> IntVT = BV-&gt;getValueType(0);</div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;    <span class="comment">// Create a new constant of the appropriate type for the transformed</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;    <span class="comment">// DAG.</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SourceConst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), DL, VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(BV, 0));</div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;    <span class="comment">// The AND node needs bitcasts to/from an integer vector type around it.</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MaskConst = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, IntVT, SourceConst);</div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewAnd = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>, DL, IntVT,</div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;                                 N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), MaskConst);</div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, NewAnd);</div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;  }</div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;</div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;}</div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;</div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0"> 9901</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;  <span class="comment">// First try to optimize away the conversion when it&#39;s conditionally from</span></div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;  <span class="comment">// a constant. Vectors only.</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = <a class="code" href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a>(N, DAG))</div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;</div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>)</div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;</div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;  <span class="comment">// Only optimize when the source and destination types have the same width.</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>())</div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;</div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;  <span class="comment">// If the result of an integer load is only used by an integer-to-float</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;  <span class="comment">// conversion, use a fp load instead and a AdvSIMD scalar {S|U}CVTF instead.</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;  <span class="comment">// This eliminates an &quot;integer-to-vector-move&quot; UOP and improves throughput.</span></div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>() &amp;&amp; <a class="code" href="namespacellvm_1_1ISD.html#afaaeadcd82b42fc0d385a6247bf7bb52">ISD::isNormalLoad</a>(N0.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) &amp;&amp; N0.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>() &amp;&amp;</div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;      <span class="comment">// Do not change the width of a volatile load.</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;      !cast&lt;LoadSDNode&gt;(N0)-&gt;<a class="code" href="MemoryDependenceAnalysis_8cpp.html#a85744948b76f6e89e5f2157d49ffff79">isVolatile</a>()) {</div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;    <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LN0 = cast&lt;LoadSDNode&gt;(N0);</div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">getLoad</a>(VT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), LN0-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), LN0-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>(),</div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;                               LN0-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">getPointerInfo</a>(), LN0-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>(),</div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;                               LN0-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>());</div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;</div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;    <span class="comment">// Make sure successors of the original load stay after it by updating them</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;    <span class="comment">// to use the new Chain.</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">ReplaceAllUsesOfValueWith</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LN0, 1), Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;</div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;    <span class="keywordtype">unsigned</span> Opcode =</div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;        (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>) ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">AArch64ISD::SITOF</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">AArch64ISD::UITOF</a>;</div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, Load);</div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;  }</div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;</div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;}</div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="comment"></span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="comment">/// Fold a floating-point multiply by power of two into floating-point to</span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="comment">/// fixed-point conversion.</span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017"> 9942</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;                                     <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>())</div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;</div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;</div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || !Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ||</div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;      Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">ISD::FMUL</a>)</div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;</div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstVec = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;BuildVectorSDNode&gt;(ConstVec))</div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;</div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> FloatTy = Op.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>().<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>();</div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> FloatBits = FloatTy.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;  <span class="keywordflow">if</span> (FloatBits != 32 &amp;&amp; FloatBits != 64)</div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;</div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> IntTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0).<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>();</div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> IntBits = IntTy.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;  <span class="keywordflow">if</span> (IntBits != 16 &amp;&amp; IntBits != 32 &amp;&amp; IntBits != 64)</div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;</div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;  <span class="comment">// Avoid conversions where iN is larger than the float (e.g., float -&gt; i64).</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;  <span class="keywordflow">if</span> (IntBits &gt; FloatBits)</div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;</div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UndefElements;</div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV = cast&lt;BuildVectorSDNode&gt;(ConstVec);</div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;  int32_t <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = IntBits == 64 ? 64 : 32;</div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;  int32_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = BV-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#aa5d7b750612b9a523ddd10c10c1faa4d">getConstantFPSplatPow2ToLog2Int</a>(&amp;UndefElements, Bits + 1);</div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;  <span class="keywordflow">if</span> (C == -1 || C == 0 || C &gt; Bits)</div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;</div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy;</div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;  <span class="keywordflow">switch</span> (NumLanes) {</div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;    ResTy = FloatBits == 32 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>;</div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;    ResTy = FloatBits == 32 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>;</div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;  }</div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;</div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;  <span class="keywordflow">if</span> (ResTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a> &amp;&amp; DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;</div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((ResTy != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a> || DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>()) &amp;&amp;</div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;         <span class="stringliteral">&quot;Illegal vector type after legalization&quot;</span>);</div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;</div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;  <span class="keywordtype">bool</span> IsSigned = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>;</div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicOpcode = IsSigned ? Intrinsic::aarch64_neon_vcvtfp2fxs</div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;                                      : Intrinsic::aarch64_neon_vcvtfp2fxu;</div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FixConv =</div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, ResTy,</div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(IntrinsicOpcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;                  Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;  <span class="comment">// We can handle smaller integers by generating an extra trunc.</span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;  <span class="keywordflow">if</span> (IntBits &lt; FloatBits)</div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;    FixConv = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), FixConv);</div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;</div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;  <span class="keywordflow">return</span> FixConv;</div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;}</div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="comment">/// Fold a floating-point divide by power of two into fixed-point to</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">/// floating-point conversion.</span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">10017</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;                                  <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">hasNEON</a>())</div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;</div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || !Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ||</div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;      !Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() ||</div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;      (Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a> &amp;&amp; Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>))</div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;</div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstVec = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;BuildVectorSDNode&gt;(ConstVec))</div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;</div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> IntTy = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>().<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>();</div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;  int32_t IntBits = IntTy.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;  <span class="keywordflow">if</span> (IntBits != 16 &amp;&amp; IntBits != 32 &amp;&amp; IntBits != 64)</div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;</div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> FloatTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0).<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>();</div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;  int32_t FloatBits = FloatTy.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;  <span class="keywordflow">if</span> (FloatBits != 32 &amp;&amp; FloatBits != 64)</div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;</div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;  <span class="comment">// Avoid conversions where iN is larger than the float (e.g., i64 -&gt; float).</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;  <span class="keywordflow">if</span> (IntBits &gt; FloatBits)</div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;</div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> UndefElements;</div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV = cast&lt;BuildVectorSDNode&gt;(ConstVec);</div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;  int32_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = BV-&gt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html#aa5d7b750612b9a523ddd10c10c1faa4d">getConstantFPSplatPow2ToLog2Int</a>(&amp;UndefElements, FloatBits + 1);</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;  <span class="keywordflow">if</span> (C == -1 || C == 0 || C &gt; FloatBits)</div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;</div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ResTy;</div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;  <span class="keywordflow">switch</span> (NumLanes) {</div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;    ResTy = FloatBits == 32 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">MVT::v2i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>;</div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;    ResTy = FloatBits == 32 ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a>;</div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;  }</div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;</div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;  <span class="keywordflow">if</span> (ResTy == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">MVT::v4i64</a> &amp;&amp; DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;</div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConvInput = Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;  <span class="keywordtype">bool</span> IsSigned = Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>;</div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;  <span class="keywordflow">if</span> (IntBits &lt; FloatBits)</div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;    ConvInput = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(IsSigned ? <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a> : <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, DL,</div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;                            ResTy, ConvInput);</div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;</div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;  <span class="keywordtype">unsigned</span> IntrinsicOpcode = IsSigned ? Intrinsic::aarch64_neon_vcvtfxs2fp</div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;                                      : Intrinsic::aarch64_neon_vcvtfxu2fp;</div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>(),</div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(IntrinsicOpcode, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), ConvInput,</div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(C, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;}</div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="comment">/// An EXTR instruction is made up of two shifts, ORed together. This helper</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="comment">/// searches for and classifies those shifts.</span></div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">10086</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="code" href="classuint32__t.html">uint32_t</a> &amp;ShiftAmount,</div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;                         <span class="keywordtype">bool</span> &amp;FromHi) {</div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>)</div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;    FromHi = <span class="keyword">false</span>;</div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>)</div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;    FromHi = <span class="keyword">true</span>;</div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;</div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1)))</div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;</div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;  ShiftAmount = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1);</div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;  Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;}</div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="comment">/// EXTR instruction extracts a contiguous chunk of bits from two existing</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="comment">/// registers viewed as a high/low pair. This function looks for the pattern:</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="comment">/// &lt;tt&gt;(or (shl VAL1, \#N), (srl VAL2, \#RegWidth-N))&lt;/tt&gt; and replaces it</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="comment">/// with an EXTR. Can&#39;t quite be done in TableGen because the two immediates</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="comment">/// aren&#39;t independent.</span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">10108</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;                                <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;</div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> &amp;&amp; <span class="stringliteral">&quot;Unexpected root&quot;</span>);</div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;</div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;</div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS;</div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ShiftLHS = 0;</div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;  <span class="keywordtype">bool</span> LHSFromHi = <span class="keyword">false</span>;</div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), LHS, ShiftLHS, LHSFromHi))</div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;</div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS;</div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ShiftRHS = 0;</div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;  <span class="keywordtype">bool</span> RHSFromHi = <span class="keyword">false</span>;</div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), RHS, ShiftRHS, RHSFromHi))</div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;</div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;  <span class="comment">// If they&#39;re both trying to come from the high part of the register, they&#39;re</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;  <span class="comment">// not really an EXTR.</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;  <span class="keywordflow">if</span> (LHSFromHi == RHSFromHi)</div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;</div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;  <span class="keywordflow">if</span> (ShiftLHS + ShiftRHS != VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;</div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;  <span class="keywordflow">if</span> (LHSFromHi) {</div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(ShiftLHS, ShiftRHS);</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;  }</div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;</div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">AArch64ISD::EXTR</a>, DL, VT, LHS, RHS,</div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ShiftRHS, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;}</div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;</div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">10148</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;                                <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;</div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;</div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;</div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;  <span class="keywordflow">if</span> (N1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;</div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;  <span class="comment">// We only have to look for constant vectors here since the general, variable</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;  <span class="comment">// case can be handled in TableGen.</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;  uint64_t BitMask = Bits == 64 ? -1ULL : ((1ULL &lt;&lt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>) - 1);</div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1; i &gt;= 0; --i)</div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 1; j &gt;= 0; --j) {</div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;      <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN0 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i));</div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;      <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(j));</div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;      <span class="keywordflow">if</span> (!BVN0 || !BVN1)</div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;</div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;      <span class="keywordtype">bool</span> FoundMatch = <span class="keyword">true</span>;</div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> k = 0; k &lt; VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>(); ++k) {</div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;        <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN0 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(BVN0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(k));</div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;        <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN1 = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(BVN1-&gt;getOperand(k));</div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;        <span class="keywordflow">if</span> (!CN0 || !CN1 ||</div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;            CN0-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() != (BitMask &amp; ~CN1-&gt;getZExtValue())) {</div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;          FoundMatch = <span class="keyword">false</span>;</div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;        }</div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;      }</div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;</div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;      <span class="keywordflow">if</span> (FoundMatch)</div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">AArch64ISD::BSL</a>, DL, VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(BVN0, 0),</div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;                           N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1 - i), N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1 - j));</div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;    }</div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;</div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;}</div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;</div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">10195</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">performORCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;  <span class="comment">// Attempt to form an EXTR from (or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;</div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;  <span class="keywordflow">if</span> (!DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;</div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = <a class="code" href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a>(N, DCI))</div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;</div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = <a class="code" href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a>(N, DCI))</div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;    <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;</div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;}</div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;</div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">10213</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT) {</div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;  <span class="keywordflow">if</span> (!MemVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;</div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;  uint64_t MaskForTy = 0ull;</div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;  <span class="keywordflow">switch</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;    MaskForTy = 0xffull;</div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;    MaskForTy = 0xffffull;</div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;    MaskForTy = 0xffffffffull;</div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;  }</div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;</div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a> || N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>)</div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> *Op0 = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)))</div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;      <span class="keywordflow">return</span> Op0-&gt;getAPIntValue().getLimitedValue() == MaskForTy;</div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;</div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;}</div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;</div><div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">10240</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;                                    <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;</div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;</div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;  <span class="keywordflow">if</span> (!Src.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;</div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;  <span class="comment">// GLD1* instructions perform an implicit zero-extend, which makes them</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;  <span class="comment">// perfect candidates for combining.</span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;  <span class="keywordflow">switch</span> (Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002">AArch64ISD::GLD1</a>:</div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85">AArch64ISD::GLD1_SCALED</a>:</div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e">AArch64ISD::GLD1_SXTW</a>:</div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c">AArch64ISD::GLD1_SXTW_SCALED</a>:</div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9">AArch64ISD::GLD1_UXTW</a>:</div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e">AArch64ISD::GLD1_UXTW_SCALED</a>:</div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b">AArch64ISD::GLD1_IMM</a>:</div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;  }</div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;</div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = cast&lt;VTSDNode&gt;(Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4))-&gt;getVT();</div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;</div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a>(Mask.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), MemVT))</div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;    <span class="keywordflow">return</span> Src;</div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;</div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;}</div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;</div><div class="line"><a name="l10274"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">10274</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || !DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(VT))</div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;</div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>())</div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a>(N, DCI);</div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;</div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;  <a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN =</div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;      <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;  <span class="keywordflow">if</span> (!BVN)</div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;</div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;  <span class="comment">// AND does not accept an immediate, so check if we can use a BIC immediate</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;  <span class="comment">// instruction instead. We do this here instead of using a (and x, (mvni imm))</span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;  <span class="comment">// pattern in isel, because some immediates may be lowered to the preferred</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;  <span class="comment">// (and x, (movi imm)) form, even though an mvni representation also exists.</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> DefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> UndefBits(VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>(), 0);</div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a>(BVN, DefBits, UndefBits)) {</div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewOp;</div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;</div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;    DefBits = ~DefBits;</div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">AArch64ISD::BICi</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG,</div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;                                    DefBits, &amp;LHS)) ||</div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">AArch64ISD::BICi</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG,</div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;                                    DefBits, &amp;LHS)))</div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;</div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;    UndefBits = ~UndefBits;</div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;    <span class="keywordflow">if</span> ((NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">AArch64ISD::BICi</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG,</div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;                                    UndefBits, &amp;LHS)) ||</div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;        (NewOp = <a class="code" href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">AArch64ISD::BICi</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG,</div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;                                    UndefBits, &amp;LHS)))</div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;      <span class="keywordflow">return</span> NewOp;</div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;  }</div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;</div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;}</div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;</div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a1b3bcdae16fdf5e4138a9e35211c514c">10317</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a1b3bcdae16fdf5e4138a9e35211c514c">performSRLCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;  <span class="keywordflow">if</span> (VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; VT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;</div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;  <span class="comment">// Canonicalize (srl (bswap i32 x), 16) to (rotr (bswap i32 x), 16), if the</span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;  <span class="comment">// high 16-bits of x are zero. Similarly, canonicalize (srl (bswap i64 x), 32)</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;  <span class="comment">// to (rotr (bswap i64 x), 32), if the high 32-bits of x are zero.</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">ISD::BSWAP</a>) {</div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N00 = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;ConstantSDNode&gt;(N1)) {</div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;      uint64_t ShiftAmt = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; ShiftAmt == 16 &amp;&amp;</div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad5386f4196a9eab5701c451469f2e20e">MaskedValueIsZero</a>(N00, <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(32, 16)))</div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>, DL, VT, N0, N1);</div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;      <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> &amp;&amp; ShiftAmt == 32 &amp;&amp;</div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;          DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad5386f4196a9eab5701c451469f2e20e">MaskedValueIsZero</a>(N00, <a class="code" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(64, 32)))</div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;        <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">ISD::ROTR</a>, DL, VT, N0, N1);</div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;    }</div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;  }</div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;}</div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;</div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">10345</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;                                           <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;</div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;  <span class="comment">// Optimize concat_vectors of truncated vectors, where the intermediate</span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;  <span class="comment">// type is illegal, to avoid said illegality,  e.g.,</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;  <span class="comment">//   (v4i16 (concat_vectors (v2i16 (truncate (v2i64))),</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;  <span class="comment">//                          (v2i16 (truncate (v2i64)))))</span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;  <span class="comment">// -&gt;</span></div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;  <span class="comment">//   (v4i16 (truncate (vector_shuffle (v4i32 (bitcast (v2i64))),</span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;  <span class="comment">//                                    (v4i32 (bitcast (v2i64))),</span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;  <span class="comment">//                                    &lt;0, 2, 4, 6&gt;)))</span></div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;  <span class="comment">// This isn&#39;t really target-specific, but ISD::TRUNCATE legality isn&#39;t keyed</span></div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;  <span class="comment">// on both input and result type, so we might generate worse code.</span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;  <span class="comment">// On AArch64 we know it&#39;s fine for v2i64-&gt;v4i16 and v4i32-&gt;v8i8.</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>() == 2 &amp;&amp;</div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;      N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp;</div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;      N1-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>) {</div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N00 = N0-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N10 = N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> N00VT = N00.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;</div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;    <span class="keywordflow">if</span> (N00VT == N10.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() &amp;&amp;</div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;        (N00VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> || N00VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>) &amp;&amp;</div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;        N00VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() == 4 * VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>()) {</div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;      <a class="code" href="classllvm_1_1MVT.html">MVT</a> MidVT = (N00VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a> ? <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a> : <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">MVT::v8i16</a>);</div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int, 8&gt;</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>(MidVT.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>());</div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>.size(); ++i)</div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;        <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>[i] = i * 2;</div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, dl, VT,</div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afa7e233051b9ed8ebc0191f42698cb14">getVectorShuffle</a>(</div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;                             MidVT, dl,</div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, MidVT, N00),</div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;                             DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, MidVT, N10), <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>));</div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;    }</div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;  }</div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;</div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;  <span class="comment">// Wait &#39;til after everything is legalized to try this. That way we have</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;  <span class="comment">// legal vector types and such.</span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;</div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;  <span class="comment">// If we see a (concat_vectors (v1x64 A), (v1x64 A)) it&#39;s really a vector</span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;  <span class="comment">// splat. The indexed instructions are going to be expecting a DUPLANE64, so</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;  <span class="comment">// canonicalise to that.</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;  <span class="keywordflow">if</span> (N0 == N1 &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() == 2) {</div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() == 64);</div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">AArch64ISD::DUPLANE64</a>, dl, VT, <a class="code" href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a>(N0, DAG),</div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;  }</div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;</div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;  <span class="comment">// Canonicalise concat_vectors so that the right-hand vector has as few</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;  <span class="comment">// bit-casts as possible before its real operation. The primary matching</span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;  <span class="comment">// destination for these operations will be the narrowing &quot;2&quot; instructions,</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;  <span class="comment">// which depend on the operation being performed on this right-hand vector.</span></div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;  <span class="comment">// For example,</span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;  <span class="comment">//    (concat_vectors LHS,  (v1i64 (bitconvert (v4i16 RHS))))</span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;  <span class="comment">// becomes</span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;  <span class="comment">//    (bitconvert (concat_vectors (v4i16 (bitconvert LHS)), RHS))</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;</div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;  <span class="keywordflow">if</span> (N1-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>)</div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N1-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> RHSTy = RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;  <span class="comment">// If the RHS is not a vector, this is not the pattern we&#39;re looking for.</span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;  <span class="keywordflow">if</span> (!RHSTy.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>())</div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;</div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;aarch64-lower: concat_vectors bitcast simplification\n&quot;</span>);</div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ConcatTy = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(RHSTy.<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>(),</div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;                                  RHSTy.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>() * 2);</div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, VT,</div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, dl, ConcatTy,</div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;                                 DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, RHSTy, N0),</div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;                                 RHS));</div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;}</div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;</div><div class="line"><a name="l10427"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">10427</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;                                           <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;  <span class="comment">// Wait until after everything is legalized to try this. That way we have</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;  <span class="comment">// legal vector types and such.</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;  <span class="comment">// Transform a scalar conversion of a value from a lane extract into a</span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;  <span class="comment">// lane extract of a vector conversion. E.g., from foo1 to foo2:</span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;  <span class="comment">// double foo1(int64x2_t a) { return vcvtd_n_f64_s64(a[1], 9); }</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;  <span class="comment">// double foo2(int64x2_t a) { return vcvtq_n_f64_s64(a, 9)[1]; }</span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;  <span class="comment">// The second form interacts better with instruction selection and the</span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;  <span class="comment">// register allocator to avoid cross-class register copies that aren&#39;t</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;  <span class="comment">// coalescable due to a lane reference.</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;</div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;  <span class="comment">// Check the operand and see if it originates from a lane extract.</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;  <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>) {</div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;    <span class="comment">// Yep, no additional predication needed. Perform the transform.</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IID = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Shift = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Vec = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lane = Op1.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecResTy;</div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;</div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;    <span class="comment">// The vector width should be 128 bits by the time we get here, even</span></div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;    <span class="comment">// if it started as 64 bits (the extract_vector handling will have</span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;    <span class="comment">// done so).</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Vec.<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>() == 128 &amp;&amp;</div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;           <span class="stringliteral">&quot;unexpected vector size on extract_vector_elt!&quot;</span>);</div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;    <span class="keywordflow">if</span> (Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">MVT::v4i32</a>)</div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;      VecResTy = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">MVT::v4f32</a>;</div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Vec.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>)</div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;      VecResTy = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">MVT::v2f64</a>;</div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected vector type!&quot;</span>);</div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;</div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Convert =</div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, VecResTy, IID, Vec, Shift);</div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, DL, ResTy, Convert, Lane);</div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;  }</div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;}</div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;</div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="comment">// AArch64 high-vector &quot;long&quot; operations are formed by performing the non-high</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="comment">// version on an extract_subvector of each operand which gets the high half:</span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="comment">//  (longop2 LHS, RHS) == (longop (extract_high LHS), (extract_high RHS))</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="comment">// However, there are cases which don&#39;t have an extract_high explicitly, but</span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="comment">// have another operation that can be made compatible with one for free. For</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="comment">// example:</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="comment">//  (dupv64 scalar) --&gt; (extract_high (dup128 scalar))</span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="comment">// This routine does the actual conversion of such DUPs, once outer routines</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="comment">// have determined that everything else is in order.</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="comment">// It also supports immediate DUP-like nodes (MOVI/MVNi), which we can fold</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="comment">// similarly here.</span></div><div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">10489</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;  <span class="keywordflow">switch</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>()) {</div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>:</div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">AArch64ISD::DUPLANE8</a>:</div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">AArch64ISD::DUPLANE16</a>:</div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">AArch64ISD::DUPLANE32</a>:</div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">AArch64ISD::DUPLANE64</a>:</div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">AArch64ISD::MOVI</a>:</div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">AArch64ISD::MOVIshift</a>:</div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">AArch64ISD::MOVIedit</a>:</div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">AArch64ISD::MOVImsl</a>:</div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">AArch64ISD::MVNIshift</a>:</div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">AArch64ISD::MVNImsl</a>:</div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;    <span class="comment">// FMOV could be supported, but isn&#39;t very useful, as it would only occur</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;    <span class="comment">// if you passed a bitcast&#39; floating point immediate to an eligible long</span></div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;    <span class="comment">// integer op (addl, smull, ...).</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;  }</div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;</div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> NarrowTy = N.<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>();</div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;  <span class="keywordflow">if</span> (!NarrowTy.<a class="code" href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">is64BitVector</a>())</div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;</div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ElementTy = NarrowTy.<a class="code" href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>();</div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;  <span class="keywordtype">unsigned</span> NumElems = NarrowTy.<a class="code" href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">getVectorNumElements</a>();</div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> NewVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(ElementTy, NumElems * 2);</div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;</div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, dl, NarrowTy,</div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), dl, NewVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa368e4b34124a77d58b53a2e131c92ae">ops</a>()),</div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NumElems, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;}</div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;</div><div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">10524</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N) {</div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>)</div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;    N = N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;  <span class="keywordflow">if</span> (N.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>)</div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;  <span class="keywordflow">return</span> cast&lt;ConstantSDNode&gt;(N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1))-&gt;getAPIntValue() ==</div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;         N.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() / 2;</div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;}</div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="comment">/// Helper structure to keep track of ISD::SET_CC operands.</span></div><div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="structGenericSetCCInfo.html">10534</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structGenericSetCCInfo.html">GenericSetCCInfo</a> {</div><div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">10535</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="code" href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">Opnd0</a>;</div><div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="structGenericSetCCInfo.html#ac7f878642027e179f6f91f456be03759">10536</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="code" href="structGenericSetCCInfo.html#ac7f878642027e179f6f91f456be03759">Opnd1</a>;</div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="structGenericSetCCInfo.html#a57d53bee2656af2c2b6230627451c043">10537</a></span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code" href="structGenericSetCCInfo.html#a57d53bee2656af2c2b6230627451c043">CC</a>;</div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;};</div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="comment">/// Helper structure to keep track of a SET_CC lowered into AArch64 code.</span></div><div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="structAArch64SetCCInfo.html">10541</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a> {</div><div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">10542</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="code" href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">Cmp</a>;</div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">10543</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="code" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">CC</a>;</div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;};</div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="comment">/// Helper structure to keep track of SetCC information.</span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="unionSetCCInfo.html">10547</a></span>&#160;<span class="comment"></span><span class="keyword">union </span><a class="code" href="unionSetCCInfo.html">SetCCInfo</a> {</div><div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">10548</a></span>&#160;  <a class="code" href="structGenericSetCCInfo.html">GenericSetCCInfo</a> <a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>;</div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">10549</a></span>&#160;  <a class="code" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a> <a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>;</div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;};</div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="comment">/// Helper structure to be able to read SetCC information.  If set to</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="comment">/// true, IsAArch64 field, Info is a AArch64SetCCInfo, otherwise Info is a</span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="comment">/// GenericSetCCInfo.</span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="structSetCCInfoAndKind.html">10555</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> {</div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">10556</a></span>&#160;  <a class="code" href="unionSetCCInfo.html">SetCCInfo</a> <a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>;</div><div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">10557</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">IsAArch64</a>;</div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;};</div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="comment">/// Check whether or not \p Op is a SET_CC operation, either a generic or</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="comment">/// an</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="comment">/// AArch64 lowered one.</span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="comment">/// \p SetCCInfo is filled accordingly.</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="comment">/// \post SetCCInfo is meanginfull only when this function returns true.</span></div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="comment">/// \return True when Op is a kind of SET_CC operation.</span></div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">10566</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="code" href="unionSetCCInfo.html">SetCCInfo</a>) {</div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;  <span class="comment">// If this is a setcc, this is straight forward.</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>) {</div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;    SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">Opnd0</a> = &amp;Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;    SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#ac7f878642027e179f6f91f456be03759">Opnd1</a> = &amp;Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;    SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#a57d53bee2656af2c2b6230627451c043">CC</a> = cast&lt;CondCodeSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>();</div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;    SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">IsAArch64</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;  }</div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;  <span class="comment">// Otherwise, check if this is a matching csel instruction.</span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;  <span class="comment">// In other words:</span></div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;  <span class="comment">// - csel 1, 0, cc</span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;  <span class="comment">// - csel 0, 1, !cc</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>)</div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;  <span class="comment">// Set the information about the operands.</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;  <span class="comment">// TODO: we want the operands of the Cmp not the csel</span></div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;  SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">Cmp</a> = &amp;Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(3);</div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;  SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">IsAArch64</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;  SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">CC</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a><span class="keyword">&gt;</span>(</div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;      cast&lt;ConstantSDNode&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;getZExtValue());</div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;</div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;  <span class="comment">// Check that the operands matches the constraints:</span></div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;  <span class="comment">// (1) Both operands must be constants.</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;  <span class="comment">// (2) One must be 1 and the other must be 0.</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *TValue = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *FValue = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;</div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;  <span class="comment">// Check (1).</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;  <span class="keywordflow">if</span> (!TValue || !FValue)</div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;</div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;  <span class="comment">// Check (2).</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;  <span class="keywordflow">if</span> (!TValue-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>()) {</div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;    <span class="comment">// Update the comparison when we are interested in !cc.</span></div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TValue, FValue);</div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;    SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">CC</a> =</div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(SetCCInfo.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">CC</a>);</div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;  }</div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;  <span class="keywordflow">return</span> TValue-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">isOne</a>() &amp;&amp; FValue-&gt;isNullValue();</div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;}</div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;</div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="comment">// Returns true if Op is setcc or zext of setcc.</span></div><div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">10609</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>&amp; Op, <a class="code" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a>(Op, Info))</div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;  <span class="keywordflow">return</span> ((Op.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>) &amp;&amp;</div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>));</div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;}</div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;</div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="comment">// The folding we want to perform is:</span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="comment">// (add x, [zext] (setcc cc ...) )</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="comment">//   --&gt;</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="comment">// (csel x, (add x, 1), !cc ...)</span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="comment">// The latter will get matched to a CSINC instruction.</span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">10622</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; <span class="stringliteral">&quot;Unexpected operation!&quot;</span>);</div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;  <a class="code" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> InfoAndKind;</div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;</div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;  <span class="comment">// If neither operand is a SET_CC, give up.</span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a>(LHS, InfoAndKind)) {</div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a>(LHS, InfoAndKind))</div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;  }</div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;</div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;  <span class="comment">// FIXME: This could be generatized to work for FP comparisons.</span></div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">IsAArch64</a></div><div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;                  ? InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">Cmp</a>-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()</div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;                  : InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">Opnd0</a>-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>();</div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;  <span class="keywordflow">if</span> (CmpVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; CmpVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;</div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal;</div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp;</div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Op);</div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;  <span class="keywordflow">if</span> (InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">IsAArch64</a>) {</div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;    CCVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(</div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">AArch64CC::getInvertedCondCode</a>(InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">CC</a>), dl,</div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;    Cmp = *InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">AArch64</a>.<a class="code" href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">Cmp</a>;</div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;    Cmp = <a class="code" href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a>(</div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;        *InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">Opnd0</a>, *InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#ac7f878642027e179f6f91f456be03759">Opnd1</a>,</div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;        <a class="code" href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">ISD::getSetCCInverse</a>(InfoAndKind.<a class="code" href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">Info</a>.<a class="code" href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">Generic</a>.<a class="code" href="structGenericSetCCInfo.html#a57d53bee2656af2c2b6230627451c043">CC</a>, CmpVT), CCVal, DAG,</div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;        dl);</div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;</div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;  LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, dl, VT, RHS, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, dl, VT));</div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, dl, VT, RHS, LHS, CCVal, Cmp);</div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;}</div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;</div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;<span class="comment">// The basic add/sub long vector instructions have variants with &quot;2&quot; on the end</span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="comment">// which act on the high-half of their inputs. They are normally matched by</span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="comment">// patterns like:</span></div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="comment">// (add (zeroext (extract_high LHS)),</span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="comment">//      (zeroext (extract_high RHS)))</span></div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="comment">// -&gt; uaddl2 vD, vN, vM</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;<span class="comment">// However, if one of the extracts is something like a duplicate, this</span></div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="comment">// instruction can still be used profitably. This function puts the DAG into a</span></div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;<span class="comment">// more appropriate form for those patterns to trigger.</span></div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">10672</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;                                        <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;</div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0);</div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">is128BitVector</a>()) {</div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a>(N, DAG);</div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;  }</div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;</div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;  <span class="comment">// Make sure both branches are extended in the same way.</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;  <span class="keywordflow">if</span> ((LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> &amp;&amp;</div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;       LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>) ||</div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;      LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != RHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>())</div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;</div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a> = LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;</div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;  <span class="comment">// It&#39;s not worth doing if at least one of the inputs isn&#39;t already an</span></div><div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;  <span class="comment">// extract, but we don&#39;t know which it&#39;ll be so we have to try both.</span></div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;    RHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a>(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DAG);</div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;    <span class="keywordflow">if</span> (!RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;</div><div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;    RHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtType, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, RHS);</div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a>(RHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;    LHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), DAG);</div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;    <span class="keywordflow">if</span> (!LHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;</div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;    LHS = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(ExtType, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, LHS);</div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;  }</div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;</div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VT, LHS, RHS);</div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;}</div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;</div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="comment">// Massage DAGs which we can use the high-half &quot;long&quot; operations on into</span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;<span class="comment">// something isel will recognize better. E.g.</span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="comment">// (aarch64_neon_umull (extract_high vec) (dupv64 scalar)) --&gt;</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="comment">//   (aarch64_neon_umull (extract_high (v2i64 vec)))</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="comment">//                     (extract_high (v2i64 (dup128 scalar)))))</span></div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">10721</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a>(<span class="keywordtype">unsigned</span> IID, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;                                       <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;</div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() &amp;&amp;</div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;         RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">is64BitVector</a>() &amp;&amp;</div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;         <span class="stringliteral">&quot;unexpected shape for long operation&quot;</span>);</div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;</div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;  <span class="comment">// Either node could be a DUP, but it&#39;s not worth doing both of them (you&#39;d</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;  <span class="comment">// just as well use the non-high version) so look for a corresponding extract</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;  <span class="comment">// operation on the other &quot;wing&quot;.</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a>(LHS)) {</div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;    RHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a>(RHS, DAG);</div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;    <span class="keywordflow">if</span> (!RHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a>(RHS)) {</div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;    LHS = <a class="code" href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a>(LHS, DAG);</div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;    <span class="keywordflow">if</span> (!LHS.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;  }</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;</div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;                     N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), LHS, RHS);</div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;}</div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;</div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">10750</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a>(<span class="keywordtype">unsigned</span> IID, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> ElemTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">getSimpleValueType</a>(0).<a class="code" href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">getScalarType</a>();</div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;  <span class="keywordtype">unsigned</span> ElemBits = ElemTy.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;</div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;  int64_t ShiftAmount;</div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN = dyn_cast&lt;BuildVectorSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))) {</div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;    <a class="code" href="classllvm_1_1APInt.html">APInt</a> SplatValue, SplatUndef;</div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;    <span class="keywordtype">unsigned</span> SplatBitSize;</div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;    <span class="keywordtype">bool</span> HasAnyUndefs;</div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;    <span class="keywordflow">if</span> (!BVN-&gt;isConstantSplat(SplatValue, SplatUndef, SplatBitSize,</div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;                              HasAnyUndefs, ElemBits) ||</div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;        SplatBitSize != ElemBits)</div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;</div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;    ShiftAmount = SplatValue.<a class="code" href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">getSExtValue</a>();</div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CVN = dyn_cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))) {</div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;    ShiftAmount = CVN-&gt;getSExtValue();</div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;</div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;  <span class="keywordtype">bool</span> IsRightShift;</div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;  <span class="keywordflow">switch</span> (IID) {</div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown shift intrinsic&quot;</span>);</div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sqshl:</div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">AArch64ISD::SQSHL_I</a>;</div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;    IsRightShift = <span class="keyword">false</span>;</div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_uqshl:</div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">AArch64ISD::UQSHL_I</a>;</div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;    IsRightShift = <span class="keyword">false</span>;</div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_srshl:</div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">AArch64ISD::SRSHR_I</a>;</div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;    IsRightShift = <span class="keyword">true</span>;</div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_urshl:</div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">AArch64ISD::URSHR_I</a>;</div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;    IsRightShift = <span class="keyword">true</span>;</div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sqshlu:</div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">AArch64ISD::SQSHLU_I</a>;</div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;    IsRightShift = <span class="keyword">false</span>;</div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sshl:</div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ushl:</div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;    <span class="comment">// For positive shift amounts we can use SHL, as ushl/sshl perform a regular</span></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;    <span class="comment">// left shift for positive shift amounts. Below, we only replace the current</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;    <span class="comment">// node with VSHL, if this condition is met.</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">AArch64ISD::VSHL</a>;</div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;    IsRightShift = <span class="keyword">false</span>;</div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;  }</div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;</div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;  <span class="keywordflow">if</span> (IsRightShift &amp;&amp; ShiftAmount &lt;= -1 &amp;&amp; ShiftAmount &gt;= -(<span class="keywordtype">int</span>)ElemBits) {</div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(-ShiftAmount, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!IsRightShift &amp;&amp; ShiftAmount &gt;= 0 &amp;&amp; ShiftAmount &lt; ElemBits) {</div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, dl, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1),</div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ShiftAmount, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;  }</div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;</div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;}</div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;</div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;<span class="comment">// The CRC32[BH] instructions ignore the high bits of their data operand. Since</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="comment">// the intrinsics must be legal and take an i32, this means there&#39;s almost</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="comment">// certainly going to be a zext in the DAG which we can eliminate.</span></div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">10821</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AndN = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;  <span class="keywordflow">if</span> (AndN.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;</div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CMask = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(AndN.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;  <span class="keywordflow">if</span> (!CMask || CMask-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>() != <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>)</div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;</div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;                     N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), AndN.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;}</div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;</div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">10834</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, dl, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl,</div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;                                 N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1).<a class="code" href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">getSimpleValueType</a>(),</div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;                                 N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1)),</div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;}</div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;</div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">10844</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>();</div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;</div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DataVT = Data.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;</div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;  <span class="keywordflow">if</span> (DataVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>() &amp;&amp;</div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;      (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)) {</div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;    <span class="keywordflow">if</span> (!TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(DataVT))</div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;</div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> OutputVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Ctx, VT,</div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64.html#a41df2d736114f293041e6119f7fdcea1">AArch64::NeonBitsPerVector</a> / VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>());</div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Reduce = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opc, dl, OutputVT, Pred, Data);</div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Zero = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">ISD::EXTRACT_VECTOR_ELT</a>, dl, VT, Reduce, Zero);</div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;</div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;  }</div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;</div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;}</div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;</div><div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">10872</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = *DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>();</div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;</div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp; <span class="stringliteral">&quot;Expected a scalable vector.&quot;</span>);</div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;</div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;  <span class="comment">// Current lowering only supports the SVE-ACLE types.</span></div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1TypeSize.html#a19b34eca0f292025c1c34a48d93824ec">getKnownMinSize</a>() != <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a>)</div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;</div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;  <span class="keywordtype">unsigned</span> ElemSize = VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;  <span class="keywordtype">unsigned</span> ByteSize = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1TypeSize.html#a19b34eca0f292025c1c34a48d93824ec">getKnownMinSize</a>() / 8;</div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ByteVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(Ctx, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>, { ByteSize, <span class="keyword">true</span> });</div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;</div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;  <span class="comment">// Convert everything to the domain of EXT (i.e bytes).</span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, ByteVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, ByteVT, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ElemSize, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;</div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">EXT</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">AArch64ISD::EXT</a>, dl, ByteVT, Op0, Op1, Op2);</div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, dl, VT, EXT);</div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;}</div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;</div><div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">10897</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> ReplacementIID,</div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;                                        <span class="keywordtype">bool</span> Invert,</div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;                                        <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;                                        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">isBeforeLegalize</a>())</div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;</div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Comparator = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;  <span class="keywordflow">if</span> (Comparator.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a> ||</div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;      Comparator.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>) {</div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;    <span class="keywordtype">unsigned</span> IID = <a class="code" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a>(N);</div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pred = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Imm;</div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;    <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;</div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;    <span class="keywordflow">switch</span> (IID) {</div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Called with wrong intrinsic!&quot;</span>);</div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;</div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;    <span class="comment">// Signed comparisons</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpeq_wide:</div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpne_wide:</div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpge_wide:</div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpgt_wide:</div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmplt_wide:</div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmple_wide: {</div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CN = dyn_cast&lt;ConstantSDNode&gt;(Comparator.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;        int64_t ImmVal = CN-&gt;getSExtValue();</div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;        <span class="keywordflow">if</span> (ImmVal &gt;= -16 &amp;&amp; ImmVal &lt;= 15)</div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;          Imm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ImmVal, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;      }</div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;    }</div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;    <span class="comment">// Unsigned comparisons</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmphs_wide:</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmphi_wide:</div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmplo_wide:</div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpls_wide:  {</div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">auto</span> *CN = dyn_cast&lt;ConstantSDNode&gt;(Comparator.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0))) {</div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;        uint64_t ImmVal = CN-&gt;getZExtValue();</div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;        <span class="keywordflow">if</span> (ImmVal &lt;= 127)</div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;          Imm = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(ImmVal, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;          <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;      }</div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;    }</div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;    }</div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;</div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Splat = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">ISD::SPLAT_VECTOR</a>, DL, CmpVT, Imm);</div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(ReplacementIID, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0, Op1;</div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;    <span class="keywordflow">if</span> (Invert) {</div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;      Op0 = Splat;</div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;      Op1 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;      Op0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;      Op1 = Splat;</div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;    }</div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>, DL, VT,</div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;                       ID, Pred, Op0, Op1);</div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;  }</div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;</div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;}</div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;</div><div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">10968</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;                        <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Cond) {</div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;</div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Op);</div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;         TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()) &amp;&amp;</div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;         <span class="stringliteral">&quot;Expected legal scalable vector type!&quot;</span>);</div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;</div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;  <span class="comment">// Ensure target specific opcodes are using legal type.</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> OutVT = TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ba2f73b3289e3ad0954c1dc3b58503a">getTypeToTransformTo</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), VT);</div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(1, DL, OutVT);</div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, OutVT);</div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;</div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;  <span class="comment">// Set condition code (CC) flags.</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">Test</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">AArch64ISD::PTEST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Pg, Op);</div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;</div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;  <span class="comment">// Convert CC to integer based on requested condition.</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;  <span class="comment">// NOTE: Cond is inverted to promote CSEL&#39;s removal when it feeds a compare.</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(<a class="code" href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">getInvertedCondCode</a>(Cond), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Res = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>, DL, OutVT, FVal, TVal, CC, Test);</div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">getZExtOrTrunc</a>(Res, DL, VT);</div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;}</div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;</div><div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">10992</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;                                       <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;  <span class="keywordtype">unsigned</span> IID = <a class="code" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a>(N);</div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;  <span class="keywordflow">switch</span> (IID) {</div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_vcvtfxs2fp:</div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_vcvtfxu2fp:</div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a>(N, DCI, DAG);</div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_saddv:</div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">AArch64ISD::SADDV</a>, N, DAG);</div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_uaddv:</div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">AArch64ISD::UADDV</a>, N, DAG);</div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sminv:</div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">AArch64ISD::SMINV</a>, N, DAG);</div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_uminv:</div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">AArch64ISD::UMINV</a>, N, DAG);</div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_smaxv:</div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">AArch64ISD::SMAXV</a>, N, DAG);</div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umaxv:</div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">AArch64ISD::UMAXV</a>, N, DAG);</div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_fmax:</div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">ISD::FMAXIMUM</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_fmin:</div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">ISD::FMINIMUM</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_fmaxnm:</div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">ISD::FMAXNUM</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_fminnm:</div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;    <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">ISD::FMINNUM</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;                       N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_smull:</div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_umull:</div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_pmull:</div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sqdmull:</div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a>(IID, N, DCI, DAG);</div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sqshl:</div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_uqshl:</div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sqshlu:</div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_srshl:</div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_urshl:</div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_sshl:</div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ushl:</div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a>(IID, N, DAG);</div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_crc32b:</div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_crc32cb:</div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a>(0xff, N, DAG);</div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_crc32h:</div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_crc32ch:</div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a>(0xffff, N, DAG);</div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_smaxv:</div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">AArch64ISD::SMAXV_PRED</a>, DAG);</div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_umaxv:</div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">AArch64ISD::UMAXV_PRED</a>, DAG);</div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_sminv:</div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">AArch64ISD::SMINV_PRED</a>, DAG);</div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_uminv:</div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">AArch64ISD::UMINV_PRED</a>, DAG);</div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_orv:</div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">AArch64ISD::ORV_PRED</a>, DAG);</div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_eorv:</div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">AArch64ISD::EORV_PRED</a>, DAG);</div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_andv:</div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a>(N, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">AArch64ISD::ANDV_PRED</a>, DAG);</div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ext:</div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a>(N, DAG);</div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpeq_wide:</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpeq,</div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpne_wide:</div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpne,</div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpge_wide:</div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpge,</div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpgt_wide:</div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpgt,</div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmplt_wide:</div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpgt,</div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;                                    <span class="keyword">true</span>, DCI, DAG);</div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmple_wide:</div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmpge,</div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;                                    <span class="keyword">true</span>, DCI, DAG);</div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmphs_wide:</div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmphs,</div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmphi_wide:</div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmphi,</div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;                                    <span class="keyword">false</span>, DCI, DAG);</div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmplo_wide:</div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmphi, <span class="keyword">true</span>,</div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;                                    DCI, DAG);</div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_cmpls_wide:</div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a>(N, Intrinsic::aarch64_sve_cmphs, <span class="keyword">true</span>,</div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;                                    DCI, DAG);</div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ptest_any:</div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a>(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;                    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28adb8287192c5585b20e3ea2c98993bebd">AArch64CC::ANY_ACTIVE</a>);</div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ptest_first:</div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a>(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;                    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab1cfdce38915d998074cf27a5ec3f074">AArch64CC::FIRST_ACTIVE</a>);</div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;  <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ptest_last:</div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a>(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;                    <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a6593179bd61073e54da03c9cda51f836">AArch64CC::LAST_ACTIVE</a>);</div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;  }</div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;}</div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;</div><div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">11105</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;                                    <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;  <span class="comment">// If we see something like (zext (sabd (extract_high ...), (DUP ...))) then</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;  <span class="comment">// we can convert that DUP into another extract_high (of a bigger DUP), which</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;  <span class="comment">// helps the backend to decide that an sabdl2 would be useful, saving a real</span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;  <span class="comment">// extract_high operation.</span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;  <span class="keywordflow">if</span> (!DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>() &amp;&amp; N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a> &amp;&amp;</div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;      N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>) {</div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ABDNode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;    <span class="keywordtype">unsigned</span> IID = <a class="code" href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a>(ABDNode);</div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;    <span class="keywordflow">if</span> (IID == Intrinsic::aarch64_neon_sabd ||</div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;        IID == Intrinsic::aarch64_neon_uabd) {</div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewABD = <a class="code" href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a>(IID, ABDNode, DCI, DAG);</div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;      <span class="keywordflow">if</span> (!NewABD.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())</div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;</div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;      <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;                         NewABD);</div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;    }</div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;  }</div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;</div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;  <span class="comment">// This is effectively a custom type legalization for AArch64.</span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;  <span class="comment">// Type legalization will split an extend of a small, legal, type to a larger</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;  <span class="comment">// illegal type by first splitting the destination type, often creating</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;  <span class="comment">// illegal source types, which then get legalized in isel-confusing ways,</span></div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;  <span class="comment">// leading to really terrible codegen. E.g.,</span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;  <span class="comment">//   %result = v8i32 sext v8i8 %value</span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;  <span class="comment">// becomes</span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;  <span class="comment">//   %losrc = extract_subreg %value, ...</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;  <span class="comment">//   %hisrc = extract_subreg %value, ...</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;  <span class="comment">//   %lo = v4i32 sext v4i8 %losrc</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;  <span class="comment">//   %hi = v4i32 sext v4i8 %hisrc</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;  <span class="comment">// Things go rapidly downhill from there.</span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;  <span class="comment">// For AArch64, the [sz]ext vector instructions can only go up one element</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;  <span class="comment">// size, so we can, e.g., extend from i8 to i16, but to go from i8 to i32</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;  <span class="comment">// take two instructions.</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;  <span class="comment">// This implies that the most efficient way to do the extend from v8i8</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;  <span class="comment">// to two v4i32 values is to first extend the v8i8 to v8i16, then do</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;  <span class="comment">// the normal splitting to happen for the v8i16-&gt;v8i32.</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;</div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;  <span class="comment">// This is pre-legalization to catch some cases where the default</span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;  <span class="comment">// type legalization will create ill-tempered code.</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;  <span class="keywordflow">if</span> (!DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;</div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;  <span class="comment">// We&#39;re only interested in cleaning things up for non-legal vector types</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;  <span class="comment">// here. If both the source and destination are legal, things will just</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;  <span class="comment">// work naturally without any fiddling.</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;  <span class="keywordflow">if</span> (!ResVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || TLI.<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(ResVT))</div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;  <span class="comment">// If the vector type isn&#39;t a simple VT, it&#39;s beyond the scope of what</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;  <span class="comment">// we&#39;re  worried about here. Let legalization do its thing and hope for</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;  <span class="comment">// the best.</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;  <span class="keywordflow">if</span> (!ResVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() || !SrcVT.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>())</div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;</div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;  <span class="comment">// If the source VT is a 64-bit vector, we can play games and get the</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;  <span class="comment">// better results we want.</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;  <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != 64)</div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;</div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;  <span class="keywordtype">unsigned</span> SrcEltSize = SrcVT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>();</div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ElementCount.html">ElementCount</a> = SrcVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;  SrcVT = <a class="code" href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">MVT::getVectorVT</a>(<a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(SrcEltSize * 2), ElementCount);</div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;  Src = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), DL, SrcVT, Src);</div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;</div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;  <span class="comment">// Now split the rest of the operation into two halves, each with a 64</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;  <span class="comment">// bit source.</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoVT, HiVT;</div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>;</div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;  <span class="keywordtype">unsigned</span> NumElements = ResVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(NumElements &amp; 1) &amp;&amp; <span class="stringliteral">&quot;Splitting vector, but not in half!&quot;</span>);</div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;  LoVT = HiVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(),</div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;                                 ResVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>(), NumElements / 2);</div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;</div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> InNVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), SrcVT.getVectorElementType(),</div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;                               LoVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>());</div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;  Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, InNVT, Src,</div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;  Hi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, InNVT, Src,</div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(InNVT.getVectorNumElements(), DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;  Lo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), DL, LoVT, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>);</div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;  Hi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>(), DL, HiVT, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>);</div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;</div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;  <span class="comment">// Now combine the parts back together so we still have a single result</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;  <span class="comment">// like the combiner expects.</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>, DL, ResVT, Lo, Hi);</div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;}</div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;</div><div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">11203</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St,</div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <span class="keywordtype">unsigned</span> NumVecElts) {</div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!St.<a class="code" href="classllvm_1_1StoreSDNode.html#aa749a22473eb96b69739110332910e4e">isTruncatingStore</a>() &amp;&amp; <span class="stringliteral">&quot;cannot split truncating vector store&quot;</span>);</div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;  <span class="keywordtype">unsigned</span> OrigAlignment = St.<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>();</div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;  <span class="keywordtype">unsigned</span> EltOffset = SplatVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;</div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;  <span class="comment">// Create scalar stores. This is at least as good as the code sequence for a</span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;  <span class="comment">// split unaligned store which is a dup.s, ext.b, and two stores.</span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;  <span class="comment">// Most of the time the three stores should be replaced by store pair</span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;  <span class="comment">// instructions (stp).</span></div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(&amp;St);</div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BasePtr = St.<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>();</div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;  uint64_t BaseOffset = 0;</div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;</div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;PtrInfo = St.<a class="code" href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">getPointerInfo</a>();</div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewST1 =</div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(St.<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), DL, SplatVal, BasePtr, PtrInfo,</div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;                   OrigAlignment, St.<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>());</div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;</div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;  <span class="comment">// As this in ISel, we will not merge this add which may degrade results.</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;  <span class="keywordflow">if</span> (BasePtr-&gt;getOpcode() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp;</div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;      isa&lt;ConstantSDNode&gt;(BasePtr-&gt;getOperand(1))) {</div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;    BaseOffset = cast&lt;ConstantSDNode&gt;(BasePtr-&gt;getOperand(1))-&gt;getSExtValue();</div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;    BasePtr = BasePtr-&gt;getOperand(0);</div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;  }</div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;</div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = EltOffset;</div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;  <span class="keywordflow">while</span> (--NumVecElts) {</div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;    <span class="keywordtype">unsigned</span> Alignment = <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(OrigAlignment, Offset);</div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OffsetPtr =</div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, BasePtr,</div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;                    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(BaseOffset + Offset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;    NewST1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(NewST1.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), DL, SplatVal, OffsetPtr,</div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;                          PtrInfo.getWithOffset(Offset), Alignment,</div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;                          St.<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>());</div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;    Offset += EltOffset;</div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;  }</div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;  <span class="keywordflow">return</span> NewST1;</div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;}</div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;</div><div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">11243</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;</div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT = VT;</div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;    LoadVT = VT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>();</div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;</div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;  <span class="keyword">auto</span> *MINode = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PassThru = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, LoadVT);</div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> L = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af2a48350a921ca25a0939a82228555f4">getMaskedLoad</a>(LoadVT, DL, MINode-&gt;getChain(),</div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;                                MINode-&gt;getOperand(3), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(PtrTy),</div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;                                MINode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), PassThru,</div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;                                MINode-&gt;getMemoryVT(), MINode-&gt;getMemOperand(),</div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;                                <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;</div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;   <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>()) {</div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, VT, L), L.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1) };</div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;     <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>(Ops, DL);</div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;   }</div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;</div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;  <span class="keywordflow">return</span> L;</div><div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;}</div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;</div><div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">11268</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;</div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DataVT = Data.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;</div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;  <span class="keywordflow">if</span> (DataVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;    Data = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, DataVT.<a class="code" href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">changeTypeToInteger</a>(), <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>);</div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;</div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;  <span class="keyword">auto</span> *MINode = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa83e0455dcd3f0feb08e08ebb0a18db0">getMaskedStore</a>(MINode-&gt;getChain(), DL, <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>, MINode-&gt;getOperand(4),</div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;                            DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(PtrTy), MINode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3),</div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;                            MINode-&gt;getMemoryVT(), MINode-&gt;getMemOperand(),</div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;                            <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">ISD::UNINDEXED</a>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;}</div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="comment">/// Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  The</span></div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="comment">/// load store optimizer pass will merge them to store pair stores.  This should</span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="comment">/// be better than a movi to create the vector zero followed by a vector store</span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="comment">/// if the zero constant is not re-used, since one instructions and one register</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="comment">/// live range will be removed.</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="comment">/// For example, the final generated code should be:</span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="comment">///   stp xzr, xzr, [x0]</span></div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="comment">/// instead of:</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="comment">///   movi v0.2d, #0</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="comment">///   str q0, [x0]</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">11300</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St) {</div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StVal = St.<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>();</div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = StVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;</div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;  <span class="comment">// It is beneficial to scalarize a zero splat store for 2 or 3 i64 elements or</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;  <span class="comment">// 2, 3 or 4 i32 elements.</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;  <span class="keywordtype">int</span> NumVecElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;  <span class="keywordflow">if</span> (!(((NumVecElts == 2 || NumVecElts == 3) &amp;&amp;</div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;         VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 64) ||</div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;        ((NumVecElts == 2 || NumVecElts == 3 || NumVecElts == 4) &amp;&amp;</div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;         VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 32)))</div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;</div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;  <span class="keywordflow">if</span> (StVal.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">ISD::BUILD_VECTOR</a>)</div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;</div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;  <span class="comment">// If the zero constant has more than one use then the vector store could be</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;  <span class="comment">// better since the constant mov will be amortized and stp q instructions</span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;  <span class="comment">// should be able to be formed.</span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;  <span class="keywordflow">if</span> (!StVal.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;</div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;  <span class="comment">// If the store is truncating then it&#39;s going down to i16 or smaller, which</span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;  <span class="comment">// means it can be implemented in a single store anyway.</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;  <span class="keywordflow">if</span> (St.<a class="code" href="classllvm_1_1StoreSDNode.html#aa749a22473eb96b69739110332910e4e">isTruncatingStore</a>())</div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;</div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;  <span class="comment">// If the immediate offset of the address operand is too large for the stp</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;  <span class="comment">// instruction, then bail out.</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac520c40bfb7047936bcc2709c2153ebf">isBaseWithConstantOffset</a>(St.<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>())) {</div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = St.<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">getConstantOperandVal</a>(1);</div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;    <span class="keywordflow">if</span> (Offset &lt; -512 || Offset &gt; 504)</div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;  }</div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;</div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumVecElts; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EltVal = StVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(EltVal) &amp;&amp; !<a class="code" href="namespacellvm.html#acfd2e840c7c480f45753b81b504ff587">isNullFPConstant</a>(EltVal))</div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;  }</div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;</div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;  <span class="comment">// Use a CopyFromReg WZR/XZR here to prevent</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;  <span class="comment">// DAGCombiner::MergeConsecutiveStores from undoing this transformation.</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(&amp;St);</div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;  <span class="keywordtype">unsigned</span> ZeroReg;</div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ZeroVT;</div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() == 32) {</div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;    ZeroReg = AArch64::WZR;</div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;    ZeroVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;    ZeroReg = AArch64::XZR;</div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;    ZeroVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;  }</div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal =</div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">getCopyFromReg</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>(), DL, ZeroReg, ZeroVT);</div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a>(DAG, St, SplatVal, NumVecElts);</div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;}</div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="comment">/// Replace a splat of a scalar to a vector store by scalar stores of the scalar</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="comment">/// value. The load store optimizer pass will merge them to store pair stores.</span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="comment">/// This has better performance than a splat of the scalar followed by a split</span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="comment">/// vector store. Even if the stores are not merged it is four stores vs a dup,</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="comment">/// followed by an ext.b and two stores.</span></div><div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">11363</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St) {</div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StVal = St.<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>();</div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = StVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;</div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;  <span class="comment">// Don&#39;t replace floating point stores, they possibly won&#39;t be transformed to</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;  <span class="comment">// stp because of the store pair suppress pass.</span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;</div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;  <span class="comment">// We can express a splat as store pair(s) for 2 or 4 elements.</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;  <span class="keywordtype">unsigned</span> NumVecElts = VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;  <span class="keywordflow">if</span> (NumVecElts != 4 &amp;&amp; NumVecElts != 2)</div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;</div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;  <span class="comment">// If the store is truncating then it&#39;s going down to i16 or smaller, which</span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;  <span class="comment">// means it can be implemented in a single store anyway.</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;  <span class="keywordflow">if</span> (St.<a class="code" href="classllvm_1_1StoreSDNode.html#aa749a22473eb96b69739110332910e4e">isTruncatingStore</a>())</div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;</div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;  <span class="comment">// Check that this is a splat.</span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;  <span class="comment">// Make sure that each of the relevant vector element locations are inserted</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;  <span class="comment">// to, i.e. 0 and 1 for v2i64 and 0, 1, 2, 3 for v4i32.</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;  std::bitset&lt;4&gt; IndexNotInserted((1 &lt;&lt; NumVecElts) - 1);</div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal;</div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumVecElts; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;    <span class="comment">// Check for insert vector elements.</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;    <span class="keywordflow">if</span> (StVal.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>)</div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;</div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;    <span class="comment">// Check that same value is inserted at each vector element.</span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == 0)</div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;      SplatVal = StVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (StVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1) != SplatVal)</div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;</div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;    <span class="comment">// Check insert element index.</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CIndex = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(StVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;    <span class="keywordflow">if</span> (!CIndex)</div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;    uint64_t IndexVal = CIndex-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>();</div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;    <span class="keywordflow">if</span> (IndexVal &gt;= NumVecElts)</div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;    IndexNotInserted.reset(IndexVal);</div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;</div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;    StVal = StVal.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;  }</div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;  <span class="comment">// Check that all vector element locations were inserted to.</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;  <span class="keywordflow">if</span> (IndexNotInserted.any())</div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;</div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a>(DAG, St, SplatVal, NumVecElts);</div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;}</div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;</div><div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">11416</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;</div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;  <a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *S = cast&lt;StoreSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;  <span class="keywordflow">if</span> (S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">isVolatile</a>() || S-&gt;<a class="code" href="classllvm_1_1LSBaseSDNode.html#a71105d487621e12a82312412b5aa95e4">isIndexed</a>())</div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;</div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StVal = S-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">getValue</a>();</div><div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = StVal.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;  <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;</div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;  <span class="comment">// If we get a splat of zeros, convert this vector store to a store of</span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;  <span class="comment">// scalars. They will be merged into store pairs of xzr thereby removing one</span></div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;  <span class="comment">// instruction and one register.</span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReplacedZeroSplat = <a class="code" href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a>(DAG, *S))</div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;    <span class="keywordflow">return</span> ReplacedZeroSplat;</div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;</div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;  <span class="comment">// FIXME: The logic for deciding if an unaligned store should be split should</span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;  <span class="comment">// be included in TLI.allowsMisalignedMemoryAccesses(), and there should be</span></div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;  <span class="comment">// a call to that function here.</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;</div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;  <span class="keywordflow">if</span> (!Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a2439ae15631bb535935cd5528e263ca7">isMisaligned128StoreSlow</a>())</div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;</div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;  <span class="comment">// Don&#39;t split at -Oz.</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;</div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;  <span class="comment">// Don&#39;t split v2i64 vectors. Memcpy lowering produces those and splitting</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;  <span class="comment">// those up regresses performance on micro-benchmarks and olden/bh.</span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() &lt; 2 || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">MVT::v2i64</a>)</div><div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;</div><div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;  <span class="comment">// Split unaligned 16B stores. They are terrible for performance.</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;  <span class="comment">// Don&#39;t split stores with alignment of 1 or 2. Code that uses clang vector</span></div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;  <span class="comment">// extensions can use this to mark that it does not want splitting to happen</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;  <span class="comment">// (by underspecifying alignment to be 1 or 2). Furthermore, the chance of</span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;  <span class="comment">// eliminating alignment hazards is only 1 in 8 for alignment of 2.</span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;  <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != 128 || S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &gt;= 16 ||</div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;      S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>() &lt;= 2)</div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;</div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;  <span class="comment">// If we get a splat of a scalar convert this vector store to a store of</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;  <span class="comment">// scalars. They will be merged into store pairs thereby removing two</span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;  <span class="comment">// instructions.</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReplacedSplat = <a class="code" href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a>(DAG, *S))</div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;    <span class="keywordflow">return</span> ReplacedSplat;</div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;</div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(S);</div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;</div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;  <span class="comment">// Split VT into two.</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> HalfVT = VT.<a class="code" href="structllvm_1_1EVT.html#aee35a362966ced72913881d8a2dc3be8">getHalfNumVectorElementsVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>());</div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;  <span class="keywordtype">unsigned</span> NumElts = HalfVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubVector0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, HalfVT, StVal,</div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(0, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubVector1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">ISD::EXTRACT_SUBVECTOR</a>, DL, HalfVT, StVal,</div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;                                   DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(NumElts, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BasePtr = S-&gt;<a class="code" href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">getBasePtr</a>();</div><div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewST1 =</div><div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), DL, SubVector0, BasePtr, S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">getPointerInfo</a>(),</div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;                   S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>(), S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>());</div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OffsetPtr = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, BasePtr,</div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;                                  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(8, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">getStore</a>(NewST1.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), DL, SubVector1, OffsetPtr,</div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;                      S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">getPointerInfo</a>(), S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">getAlignment</a>(),</div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;                      S-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>()-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">getFlags</a>());</div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;}</div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="comment"></span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="comment">/// Target-specific DAG combine function for post-increment LD1 (lane) and</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="comment">/// post-increment LD1R.</span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">11488</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;                                     <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;                                     <span class="keywordtype">bool</span> IsLaneOp) {</div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;</div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;</div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;  <span class="keywordtype">unsigned</span> LoadIdx = IsLaneOp ? 1 : 0;</div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(LoadIdx).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;  <span class="comment">// If it is not LOAD, can not do such combine.</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;  <span class="keywordflow">if</span> (LD-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>)</div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;</div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;  <span class="comment">// The vector lane must be a constant in the LD1LANE opcode.</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Lane;</div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;  <span class="keywordflow">if</span> (IsLaneOp) {</div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;    Lane = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;    <span class="keyword">auto</span> *LaneC = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Lane);</div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;    <span class="keywordflow">if</span> (!LaneC || LaneC-&gt;getZExtValue() &gt;= VT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>())</div><div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;  }</div><div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;</div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;  <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LoadSDN = cast&lt;LoadSDNode&gt;(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>);</div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT = LoadSDN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>();</div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;  <span class="comment">// Check if memory operand is the same type as the vector element.</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;  <span class="keywordflow">if</span> (MemVT != VT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>())</div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;</div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;  <span class="comment">// Check if there are other uses. If so, do not combine as it will introduce</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;  <span class="comment">// an extra load.</span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = LD-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(), UE = LD-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>(); UI != UE;</div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;       ++UI) {</div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;    <span class="keywordflow">if</span> (UI.getUse().getResNo() == 1) <span class="comment">// Ignore uses of the chain result.</span></div><div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;    <span class="keywordflow">if</span> (*UI != N)</div><div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;  }</div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;</div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr = LD-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">Vector</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160;  <span class="comment">// Search for a use of the address operand that is an increment.</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(), UE =</div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;       Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>(); UI != UE; ++UI) {</div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *UI;</div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;    <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;        || UI.getUse().getResNo() != Addr.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>())</div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;</div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;    <span class="comment">// If the increment is a constant, it must match the memory ref size.</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = User-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) == Addr ? 1 : 0);</div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CInc = dyn_cast&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())) {</div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> IncVal = CInc-&gt;getZExtValue();</div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;      <span class="keywordtype">unsigned</span> NumBytes = VT.<a class="code" href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">getScalarSizeInBits</a>() / 8;</div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;      <span class="keywordflow">if</span> (IncVal != NumBytes)</div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;      Inc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::XZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;    }</div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;</div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;    <span class="comment">// To avoid cycle construction make sure that neither the load nor the add</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;    <span class="comment">// are predecessors to each other or the Vector.</span></div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const SDNode *, 32&gt;</a> Visited;</div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const SDNode *, 16&gt;</a> Worklist;</div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;    Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(User);</div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LD);</div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Vector.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDNode.html#a3ad23f47c67b85355760c08be0bc7ee1">SDNode::hasPredecessorHelper</a>(LD, Visited, Worklist) ||</div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;        <a class="code" href="classllvm_1_1SDNode.html#a3ad23f47c67b85355760c08be0bc7ee1">SDNode::hasPredecessorHelper</a>(User, Visited, Worklist))</div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;</div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LD-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));  <span class="comment">// Chain</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;    <span class="keywordflow">if</span> (IsLaneOp) {</div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Vector);           <span class="comment">// The vector to be inserted</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Lane);             <span class="comment">// The lane to be inserted in the vector</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;    }</div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Addr);</div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Inc);</div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;</div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> Tys[3] = { VT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> };</div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> SDTys = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(Tys);</div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;    <span class="keywordtype">unsigned</span> NewOp = IsLaneOp ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">AArch64ISD::LD1LANEpost</a> : <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">AArch64ISD::LD1DUPpost</a>;</div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpdN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(NewOp, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), SDTys, Ops,</div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;                                           MemVT,</div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;                                           LoadSDN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;</div><div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;    <span class="comment">// Update the uses.</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewResults[] = {</div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LD, 0),            <span class="comment">// The result of load</span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 2) <span class="comment">// Chain</span></div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;    };</div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(LD, NewResults);</div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 0));     <span class="comment">// Dup/Inserted Result</span></div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(User, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 1));  <span class="comment">// Write back register</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;</div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;  }</div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;}</div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="comment"></span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="comment">/// Simplify ``Addr`` given that the top byte of it is ignored by HW during</span></div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="comment">/// address translation.</span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">11592</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr,</div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;                                     <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> DemandedMask = <a class="code" href="classllvm_1_1APInt.html#ad960e1ff48d25c382b6d28e7961f074e">APInt::getLowBitsSet</a>(64, 56);</div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;  <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> Known;</div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;  <a class="code" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> TLO(DAG, !DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">isBeforeLegalize</a>(),</div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;                                        !DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>());</div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;  <span class="keywordflow">if</span> (TLI.SimplifyDemandedBits(Addr, DemandedMask, Known, TLO)) {</div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aeecdb6a29a24d717a83fc1c948e00d98">CommitTargetLoweringOpt</a>(TLO);</div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;  }</div><div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;}</div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;</div><div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">11607</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;                                   <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Split = <a class="code" href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a>(N, DCI, DAG, Subtarget))</div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;    <span class="keywordflow">return</span> Split;</div><div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;</div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#a76fdf3d877571240f3d86a7a9af696e7">supportsAddressTopByteIgnored</a>() &amp;&amp;</div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;      <a class="code" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), DCI, DAG))</div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0);</div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;</div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;}</div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;</div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="comment"></span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="comment">/// Target-specific DAG combine function for NEON load/store intrinsics</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="comment">/// to merge base address updates.</span></div><div class="line"><a name="l11624"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">11624</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;                                          <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;                                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">isBeforeLegalize</a>() || DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aa571393f242ebc7da5682b7e85394d60">isCalledByLegalizer</a>())</div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;</div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>() - 1;</div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Addr = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(AddrOpIdx);</div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;</div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;  <span class="comment">// Search for a use of the address operand that is an increment.</span></div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode_1_1use__iterator.html">SDNode::use_iterator</a> UI = Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>(),</div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;       UE = Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">use_end</a>(); UI != UE; ++UI) {</div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a> = *UI;</div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;    <span class="keywordflow">if</span> (User-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> ||</div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;        UI.getUse().getResNo() != Addr.<a class="code" href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">getResNo</a>())</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;</div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;    <span class="comment">// Check that the add is independent of the load/store.  Otherwise, folding</span></div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;    <span class="comment">// it would create a cycle.</span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const SDNode *, 32&gt;</a> Visited;</div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const SDNode *, 16&gt;</a> Worklist;</div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;    Visited.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(Addr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N);</div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;    Worklist.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(User);</div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDNode.html#a3ad23f47c67b85355760c08be0bc7ee1">SDNode::hasPredecessorHelper</a>(N, Visited, Worklist) ||</div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;        <a class="code" href="classllvm_1_1SDNode.html#a3ad23f47c67b85355760c08be0bc7ee1">SDNode::hasPredecessorHelper</a>(User, Visited, Worklist))</div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;</div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;    <span class="comment">// Find the new opcode for the updating load/store.</span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;    <span class="keywordtype">bool</span> IsStore = <span class="keyword">false</span>;</div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;    <span class="keywordtype">bool</span> IsLaneOp = <span class="keyword">false</span>;</div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;    <span class="keywordtype">bool</span> IsDupOp = <span class="keyword">false</span>;</div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;    <span class="keywordtype">unsigned</span> NumVecs = 0;</div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected intrinsic for Neon base update&quot;</span>);</div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">AArch64ISD::LD2post</a>;</div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;      NumVecs = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">AArch64ISD::LD3post</a>;</div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;      NumVecs = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">AArch64ISD::LD4post</a>;</div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;      NumVecs = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">AArch64ISD::ST2post</a>;</div><div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;      NumVecs = 2; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">AArch64ISD::ST3post</a>;</div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;      NumVecs = 3; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4:       NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">AArch64ISD::ST4post</a>;</div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;      NumVecs = 4; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x2:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">AArch64ISD::LD1x2post</a>;</div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;      NumVecs = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x3:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">AArch64ISD::LD1x3post</a>;</div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;      NumVecs = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x4:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">AArch64ISD::LD1x4post</a>;</div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;      NumVecs = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x2:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">AArch64ISD::ST1x2post</a>;</div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;      NumVecs = 2; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x3:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">AArch64ISD::ST1x3post</a>;</div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;      NumVecs = 3; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x4:     NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">AArch64ISD::ST1x4post</a>;</div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;      NumVecs = 4; IsStore = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2r:      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">AArch64ISD::LD2DUPpost</a>;</div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;      NumVecs = 2; IsDupOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3r:      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">AArch64ISD::LD3DUPpost</a>;</div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;      NumVecs = 3; IsDupOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4r:      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">AArch64ISD::LD4DUPpost</a>;</div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;      NumVecs = 4; IsDupOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">AArch64ISD::LD2LANEpost</a>;</div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;      NumVecs = 2; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">AArch64ISD::LD3LANEpost</a>;</div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;      NumVecs = 3; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">AArch64ISD::LD4LANEpost</a>;</div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;      NumVecs = 4; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">AArch64ISD::ST2LANEpost</a>;</div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;      NumVecs = 2; IsStore = <span class="keyword">true</span>; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">AArch64ISD::ST3LANEpost</a>;</div><div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;      NumVecs = 3; IsStore = <span class="keyword">true</span>; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4lane:   NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">AArch64ISD::ST4LANEpost</a>;</div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;      NumVecs = 4; IsStore = <span class="keyword">true</span>; IsLaneOp = <span class="keyword">true</span>; <span class="keywordflow">break</span>;</div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;    }</div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;</div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VecTy;</div><div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;    <span class="keywordflow">if</span> (IsStore)</div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;      VecTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;      VecTy = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;</div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;    <span class="comment">// If the increment is a constant, it must match the memory ref size.</span></div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = User-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(User-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0) == Addr ? 1 : 0);</div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CInc = dyn_cast&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())) {</div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> IncVal = CInc-&gt;getZExtValue();</div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;      <span class="keywordtype">unsigned</span> NumBytes = NumVecs * VecTy.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / 8;</div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;      <span class="keywordflow">if</span> (IsLaneOp || IsDupOp)</div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;        NumBytes /= VecTy.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>();</div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;      <span class="keywordflow">if</span> (IncVal != NumBytes)</div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;      Inc = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">getRegister</a>(AArch64::XZR, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;    }</div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 8&gt;</a> Ops;</div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)); <span class="comment">// Incoming chain</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;    <span class="comment">// Load lane and store have vector list as input.</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;    <span class="keywordflow">if</span> (IsLaneOp || IsStore)</div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2; i &lt; AddrOpIdx; ++i)</div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;        Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(i));</div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Addr); <span class="comment">// Base register</span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Inc);</div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;</div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;    <span class="comment">// Return Types.</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> Tys[6];</div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;    <span class="keywordtype">unsigned</span> NumResultVecs = (IsStore ? 0 : NumVecs);</div><div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;    <span class="keywordtype">unsigned</span> n;</div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;    <span class="keywordflow">for</span> (n = 0; n &lt; NumResultVecs; ++n)</div><div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;      Tys[n] = VecTy;</div><div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;    Tys[n++] = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;  <span class="comment">// Type of write back register</span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;    Tys[n] = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>;  <span class="comment">// Type of the chain</span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;    <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> SDTys = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Tys, NumResultVecs + 2));</div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;</div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;    <a class="code" href="classllvm_1_1MemIntrinsicSDNode.html">MemIntrinsicSDNode</a> *MemInt = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> UpdN = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(NewOpc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), SDTys, Ops,</div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;                                           MemInt-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;                                           MemInt-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;</div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;    <span class="comment">// Update the uses.</span></div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;    std::vector&lt;SDValue&gt; NewResults;</div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumResultVecs; ++i) {</div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;      NewResults.push_back(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.getNode(), i));</div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;    }</div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;    NewResults.push_back(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.getNode(), NumResultVecs + 1));</div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(N, NewResults);</div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;    DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(User, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(UpdN.getNode(), NumResultVecs));</div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;</div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;  }</div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;}</div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;</div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="comment">// Checks to see if the value is the prescribed width and returns information</span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="comment">// about its extension mode.</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">11763</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V, <span class="keywordtype">unsigned</span> width, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;<a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>) {</div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;  ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>;</div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;  <span class="keywordflow">switch</span>(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;    <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LoadNode = cast&lt;LoadSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;    <span class="keywordflow">if</span> ((LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8)</div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;       || (LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) {</div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;      ExtType = LoadNode-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">getExtensionType</a>();</div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;    }</div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;  }</div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">ISD::AssertSext</a>: {</div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;    <a class="code" href="classllvm_1_1VTSDNode.html">VTSDNode</a> *TypeNode = cast&lt;VTSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;    <span class="keywordflow">if</span> ((TypeNode-&gt;<a class="code" href="classllvm_1_1VTSDNode.html#ae285495371e2346dc39ef38ba1895838">getVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8)</div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;       || (TypeNode-&gt;<a class="code" href="classllvm_1_1VTSDNode.html#ae285495371e2346dc39ef38ba1895838">getVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) {</div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;      ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;    }</div><div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;  }</div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">ISD::AssertZext</a>: {</div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;    <a class="code" href="classllvm_1_1VTSDNode.html">VTSDNode</a> *TypeNode = cast&lt;VTSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;    <span class="keywordflow">if</span> ((TypeNode-&gt;<a class="code" href="classllvm_1_1VTSDNode.html#ae285495371e2346dc39ef38ba1895838">getVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> &amp;&amp; width == 8)</div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;       || (TypeNode-&gt;<a class="code" href="classllvm_1_1VTSDNode.html#ae285495371e2346dc39ef38ba1895838">getVT</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> &amp;&amp; width == 16)) {</div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;      ExtType = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>;</div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;    }</div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;  }</div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>:</div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac479e53ca98903b1028ec80e12fb0af8">ISD::TargetConstant</a>: {</div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(cast&lt;ConstantSDNode&gt;(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())-&gt;getSExtValue()) &lt;</div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;           1LL &lt;&lt; (width - 1);</div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;  }</div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;  }</div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;</div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;}</div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;</div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="comment">// This function does a whole lot of voodoo to determine if the tests are</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="comment">// equivalent without and with a mask. Essentially what happens is that given a</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="comment">// DAG resembling:</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="comment">//  +-------------+ +-------------+ +-------------+ +-------------+</span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="comment">//  |    Input    | | AddConstant | | CompConstant| |     CC      |</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="comment">//  +-------------+ +-------------+ +-------------+ +-------------+</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="comment">//           |           |           |               |</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="comment">//           V           V           |    +----------+</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="comment">//          +-------------+  +----+  |    |</span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="comment">//          |     ADD     |  |0xff|  |    |</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="comment">//          +-------------+  +----+  |    |</span></div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="comment">//                  |           |    |    |</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="comment">//                  V           V    |    |</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="comment">//                 +-------------+   |    |</span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="comment">//                 |     AND     |   |    |</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="comment">//                 +-------------+   |    |</span></div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="comment">//                      |            |    |</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="comment">//                      +-----+      |    |</span></div><div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="comment">//                            |      |    |</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="comment">//                            V      V    V</span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="comment">//                           +-------------+</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="comment">//                           |     CMP     |</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="comment">//                           +-------------+</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="comment">// The AND node may be safely removed for some combinations of inputs. In</span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="comment">// particular we need to take into account the extension type of the Input,</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="comment">// the exact values of AddConstant, CompConstant, and CC, along with the nominal</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="comment">// width of the input (this can work for any width inputs, the above graph is</span></div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="comment">// specific to 8 bits.</span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">// The specific equations were worked out by generating output tables for each</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment">// AArch64CC value in terms of and AddConstant (w1), CompConstant(w2). The</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="comment">// problem was simplified by working with 4 bit inputs, which means we only</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="comment">// needed to reason about 24 distinct bit patterns: 8 patterns unique to zero</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="comment">// extension (8,15), 8 patterns unique to sign extensions (-8,-1), and 8</span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="comment">// patterns present in both extensions (0,7). For every distinct set of</span></div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="comment">// AddConstant and CompConstants bit patterns we can consider the masked and</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="comment">// unmasked versions to be equivalent if the result of this function is true for</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="comment">// all 16 distinct bit patterns of for the current extension type of Input (w0).</span></div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="comment">//   sub      w8, w0, w1</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="comment">//   and      w10, w8, #0x0f</span></div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="comment">//   cmp      w8, w2</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="comment">//   cset     w9, AArch64CC</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="comment">//   cmp      w10, w2</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="comment">//   cset     w11, AArch64CC</span></div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="comment">//   cmp      w9, w11</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="comment">//   cset     w0, eq</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">//   ret</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="comment">// Since the above function shows when the outputs are equivalent it defines</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="comment">// when it is safe to remove the AND. Unfortunately it only runs on AArch64 and</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="comment">// would be expensive to run during compiles. The equations below were written</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="comment">// in a test harness that confirmed they gave equivalent outputs to the above</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;<span class="comment">// for all inputs function, so they can be used determine if the removal is</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="comment">// legal instead.</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="comment">// isEquivalentMaskless() is the code for testing if the AND can be removed</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="comment">// factored out of the DAG recognition as the DAG can take several forms.</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;</div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">11866</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a>(<span class="keywordtype">unsigned</span> CC, <span class="keywordtype">unsigned</span> width,</div><div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>, <span class="keywordtype">int</span> AddConstant,</div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;                                 <span class="keywordtype">int</span> CompConstant) {</div><div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;  <span class="comment">// By being careful about our equations and only writing the in term</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;  <span class="comment">// symbolic values and well known constants (0, 1, -1, MaxUInt) we can</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;  <span class="comment">// make them generally applicable to all bit widths.</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;  <span class="keywordtype">int</span> MaxUInt = (1 &lt;&lt; width);</div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;</div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;  <span class="comment">// For the purposes of these comparisons sign extending the type is</span></div><div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;  <span class="comment">// equivalent to zero extending the add and displacing it by half the integer</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;  <span class="comment">// width. Provided we are careful and make sure our equations are valid over</span></div><div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;  <span class="comment">// the whole range we can just adjust the input and avoid writing equations</span></div><div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;  <span class="comment">// for sign extended inputs.</span></div><div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;  <span class="keywordflow">if</span> (ExtType == <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>)</div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;    AddConstant -= (1 &lt;&lt; (width-1));</div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;</div><div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;  <span class="keywordflow">switch</span>(CC) {</div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">AArch64CC::LE</a>:</div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">AArch64CC::GT</a>:</div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;    <span class="keywordflow">if</span> ((AddConstant == 0) ||</div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;        (CompConstant == MaxUInt - 1 &amp;&amp; AddConstant &lt; 0) ||</div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;        (AddConstant &gt;= 0 &amp;&amp; CompConstant &lt; 0) ||</div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;        (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt;= 0 &amp;&amp; CompConstant &lt; AddConstant))</div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">AArch64CC::LT</a>:</div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">AArch64CC::GE</a>:</div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;    <span class="keywordflow">if</span> ((AddConstant == 0) ||</div><div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;        (AddConstant &gt;= 0 &amp;&amp; CompConstant &lt;= 0) ||</div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;        (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt;= 0 &amp;&amp; CompConstant &lt;= AddConstant))</div><div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">AArch64CC::HI</a>:</div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">AArch64CC::LS</a>:</div><div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;    <span class="keywordflow">if</span> ((AddConstant &gt;= 0 &amp;&amp; CompConstant &lt; 0) ||</div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;       (AddConstant &lt;= 0 &amp;&amp; CompConstant &gt;= -1 &amp;&amp;</div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;        CompConstant &lt; AddConstant + MaxUInt))</div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">AArch64CC::PL</a>:</div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">AArch64CC::MI</a>:</div><div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;    <span class="keywordflow">if</span> ((AddConstant == 0) ||</div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;        (AddConstant &gt; 0 &amp;&amp; CompConstant &lt;= 0) ||</div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;        (AddConstant &lt; 0 &amp;&amp; CompConstant &lt;= AddConstant))</div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">AArch64CC::LO</a>:</div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">AArch64CC::HS</a>:</div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;    <span class="keywordflow">if</span> ((AddConstant &gt;= 0 &amp;&amp; CompConstant &lt;= 0) ||</div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;        (AddConstant &lt;= 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp;</div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;         CompConstant &lt;= AddConstant + MaxUInt))</div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>:</div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>:</div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;    <span class="keywordflow">if</span> ((AddConstant &gt; 0 &amp;&amp; CompConstant &lt; 0) ||</div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;        (AddConstant &lt; 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp;</div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;         CompConstant &lt; AddConstant + MaxUInt) ||</div><div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;        (AddConstant &gt;= 0 &amp;&amp; CompConstant &gt;= 0 &amp;&amp;</div><div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;         CompConstant &gt;= AddConstant) ||</div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;        (AddConstant &lt;= 0 &amp;&amp; CompConstant &lt; 0 &amp;&amp; CompConstant &lt; AddConstant))</div><div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">AArch64CC::VS</a>:</div><div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">AArch64CC::VC</a>:</div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">AArch64CC::AL</a>:</div><div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28af30bd33ca066862c72c3dd3bd128443d">AArch64CC::NV</a>:</div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a>:</div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;  }</div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;</div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;}</div><div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;</div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">11942</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;                           <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> CCIndex,</div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;                           <span class="keywordtype">unsigned</span> CmpIndex) {</div><div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;  <span class="keywordtype">unsigned</span> CC = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(CCIndex))-&gt;getSExtValue();</div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SubsNode = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(CmpIndex).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;  <span class="keywordtype">unsigned</span> CondOpcode = SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;</div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;  <span class="keywordflow">if</span> (CondOpcode != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>)</div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;</div><div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;  <span class="comment">// There is a SUBS feeding this condition. Is it fed by a mask we can</span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;  <span class="comment">// use?</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;</div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AndNode = SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>();</div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;  <span class="keywordtype">unsigned</span> MaskBits = 0;</div><div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;</div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;  <span class="keywordflow">if</span> (AndNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>)</div><div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;</div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = dyn_cast&lt;ConstantSDNode&gt;(AndNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> CNV = CN-&gt;getZExtValue();</div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;    <span class="keywordflow">if</span> (CNV == 255)</div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;      MaskBits = 8;</div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CNV == 65535)</div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;      MaskBits = 16;</div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;  }</div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;</div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;  <span class="keywordflow">if</span> (!MaskBits)</div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;</div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddValue = AndNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;</div><div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;  <span class="keywordflow">if</span> (AddValue.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;</div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;  <span class="comment">// The basic dag structure is correct, grab the inputs and validate them.</span></div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;</div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddInputValue1 = AddValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddInputValue2 = AddValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubsInputValue = SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;</div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;  <span class="comment">// The mask is present and the provenance of all the values is a smaller type,</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;  <span class="comment">// lets see if the mask is superfluous.</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;</div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;  <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(AddInputValue2.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()) ||</div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;      !isa&lt;ConstantSDNode&gt;(SubsInputValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>()))</div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;</div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> <a class="code" href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a>;</div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;</div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a>(SubsInputValue, MaskBits, ExtType) ||</div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;      !<a class="code" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a>(AddInputValue2, MaskBits, ExtType) ||</div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;      !<a class="code" href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a>(AddInputValue1, MaskBits, ExtType) )</div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;</div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a>(CC, MaskBits, ExtType,</div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;                cast&lt;ConstantSDNode&gt;(AddInputValue2.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())-&gt;getSExtValue(),</div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;                cast&lt;ConstantSDNode&gt;(SubsInputValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>())-&gt;getSExtValue()))</div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;</div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;  <span class="comment">// The AND is not necessary, remove it.</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;</div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0),</div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;                               SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(1));</div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { AddValue, SubsNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1) };</div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;</div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewValue = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(CondOpcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(SubsNode), VTs, Ops);</div><div class="line"><a name="l12010"></a><span class="lineno">12010</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">ReplaceAllUsesWith</a>(SubsNode, NewValue.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;</div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0);</div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;}</div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;</div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="comment">// Optimize compare with zero and branch.</span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">12016</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;                                    <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>();</div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;  <span class="comment">// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z instructions</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;  <span class="comment">// will not be produced, as they are conditional branch instructions that do</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;  <span class="comment">// not set flags.</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::SpeculativeLoadHardening))</div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;</div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a> = <a class="code" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a>(N, DCI, DAG, 2, 3))</div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;    N = <a class="code" href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">NV</a>.getNode();</div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Dest = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CCVal = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Cmp = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;</div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isa&lt;ConstantSDNode&gt;(CCVal) &amp;&amp; <span class="stringliteral">&quot;Expected a ConstantSDNode here!&quot;</span>);</div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;  <span class="keywordtype">unsigned</span> CC = cast&lt;ConstantSDNode&gt;(CCVal)-&gt;getZExtValue();</div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;  <span class="keywordflow">if</span> (CC != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a> &amp;&amp; CC != <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">AArch64CC::NE</a>)</div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;</div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;  <span class="keywordtype">unsigned</span> CmpOpc = Cmp.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>();</div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;  <span class="keywordflow">if</span> (CmpOpc != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">AArch64ISD::ADDS</a> &amp;&amp; CmpOpc != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">AArch64ISD::SUBS</a>)</div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;</div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;  <span class="comment">// Only attempt folding if there is only one use of the flag and no use of the</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;  <span class="comment">// value.</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;  <span class="keywordflow">if</span> (!Cmp-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(0, 0) || !Cmp-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(1, 1))</div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;</div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS = Cmp.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0);</div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS = Cmp.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1);</div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;</div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == RHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() &amp;&amp;</div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;         <span class="stringliteral">&quot;Expected the value type to be the same for both operands!&quot;</span>);</div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> &amp;&amp; LHS.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;</div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(LHS))</div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(LHS, RHS);</div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;</div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">isNullConstant</a>(RHS))</div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;</div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;  <span class="keywordflow">if</span> (LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a> || LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a> ||</div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;      LHS.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>)</div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;</div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;  <span class="comment">// Fold the compare into the branch instruction.</span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">BR</a>;</div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">AArch64CC::EQ</a>)</div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;    BR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">AArch64ISD::CBZ</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS, Dest);</div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;    BR = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">AArch64ISD::CBNZ</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, Chain, LHS, Dest);</div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;</div><div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;  <span class="comment">// Do not add new nodes to DAG combiner worklist.</span></div><div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;  DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(N, BR, <span class="keyword">false</span>);</div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;</div><div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;}</div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;</div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="comment">// Optimize some simple tbz/tbnz cases.  Returns the new operand and bit to test</span></div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="comment">// as well as whether the test should be inverted.  This code is required to</span></div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="comment">// catch these cases (as opposed to standard dag combines) because</span></div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="comment">// AArch64ISD::TBZ is matched during legalization.</span></div><div class="line"><a name="l12082"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">12082</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, <span class="keywordtype">bool</span> &amp;Invert,</div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;</div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;  <span class="keywordflow">if</span> (!Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">hasOneUse</a>())</div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;</div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;  <span class="comment">// We don&#39;t handle undef/constant-fold cases below, as they should have</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;  <span class="comment">// already been taken care of (e.g. and of 0, test of undefined shifted bits,</span></div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;  <span class="comment">// etc.)</span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;</div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;  <span class="comment">// (tbz (trunc x), b) -&gt; (tbz x, b)</span></div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;  <span class="comment">// This case is just here to enable more of the below cases to be caught.</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;  <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp;</div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;      Bit &lt; Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0).<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>()) {</div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;  }</div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;</div><div class="line"><a name="l12099"></a><span class="lineno">12099</span>&#160;  <span class="comment">// (tbz (any_ext x), b) -&gt; (tbz x, b) if we don&#39;t use the extended bits.</span></div><div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;  <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a> &amp;&amp;</div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;      Bit &lt; Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">getValueSizeInBits</a>()) {</div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;  }</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;</div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;  <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>() != 2)</div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;    <span class="keywordflow">return</span> Op;</div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;</div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;</div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;  <span class="keywordflow">switch</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;</div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;  <span class="comment">// (tbz (and x, m), b) -&gt; (tbz x, b)</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue() &gt;&gt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>) &amp; 1)</div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;</div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;  <span class="comment">// (tbz (shl x, c), b) -&gt; (tbz x, b-c)</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>:</div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue() &lt;= Bit &amp;&amp;</div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;        (Bit - <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue()) &lt; Op-&gt;getValueType(0).getSizeInBits()) {</div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;      Bit = Bit - <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;getOperand(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;    }</div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;</div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;  <span class="comment">// (tbz (sra x, c), b) -&gt; (tbz x, b+c) or (tbz x, msb) if b+c is &gt; # bits in x</span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">ISD::SRA</a>:</div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;    Bit = Bit + <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;    <span class="keywordflow">if</span> (Bit &gt;= Op-&gt;getValueType(0).getSizeInBits())</div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;      Bit = Op-&gt;getValueType(0).getSizeInBits() - 1;</div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;getOperand(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;</div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;  <span class="comment">// (tbz (srl x, c), b) -&gt; (tbz x, b+c)</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;    <span class="keywordflow">if</span> ((Bit + <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue()) &lt; Op-&gt;getValueType(0).getSizeInBits()) {</div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;      Bit = Bit + <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue();</div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;getOperand(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;    }</div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;</div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;  <span class="comment">// (tbz (xor x, -1), b) -&gt; (tbnz x, b)</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue() &gt;&gt; <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>) &amp; 1)</div><div class="line"><a name="l12149"></a><span class="lineno">12149</span>&#160;      Invert = !Invert;</div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(Op-&gt;getOperand(0), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a>, Invert, DAG);</div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;  }</div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;}</div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;</div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="comment">// Optimize test single bit zero/non-zero and branch.</span></div><div class="line"><a name="l12155"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">12155</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">Bit</a> = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2))-&gt;getZExtValue();</div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;  <span class="keywordtype">bool</span> Invert = <span class="keyword">false</span>;</div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TestSrc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> NewTestSrc = <a class="code" href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a>(TestSrc, Bit, Invert, DAG);</div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;</div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;  <span class="keywordflow">if</span> (TestSrc == NewTestSrc)</div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;</div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;  <span class="keywordflow">if</span> (Invert) {</div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;    <span class="keywordflow">if</span> (NewOpc == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>)</div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>;</div><div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewOpc == <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>);</div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;      NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>;</div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;    }</div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;  }</div><div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;</div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOpc, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), NewTestSrc,</div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(Bit, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;}</div><div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;</div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="comment">// vselect (v1i1 setcc) -&gt;</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="comment">//     vselect (v1iXX setcc)  (XX is the size of the compared operand type)</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="comment">// FIXME: Currently the type legalizer can&#39;t handle VSELECT having v1i1 as</span></div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="comment">// condition. If it can legalize &quot;VSELECT v1i1&quot; correctly, no need to combine</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="comment">// such VSELECT.</span></div><div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">12186</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CCVT = N0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;</div><div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a> || CCVT.<a class="code" href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">getVectorNumElements</a>() != 1 ||</div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;      CCVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;</div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CmpVT = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;  <span class="comment">// Only combine when the result type is of the same size as the compared</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;  <span class="comment">// operands.</span></div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;  <span class="keywordflow">if</span> (ResVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() != CmpVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;</div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IfTrue = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> IfFalse = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SetCC =</div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">getSetCC</a>(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), CmpVT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>(),</div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;                   N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0), N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1),</div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;                   cast&lt;CondCodeSDNode&gt;(N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2))-&gt;<span class="keyword">get</span>());</div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">ISD::VSELECT</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), ResVT, SetCC,</div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;                     IfTrue, IfFalse);</div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;}</div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="comment"></span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;<span class="comment">/// A vector select: &quot;(select vL, vR, (setcc LHS, RHS))&quot; is best performed with</span></div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="comment">/// the compare-mask instructions rather than going via NZCV, even if LHS and</span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="comment">/// RHS are really scalar. This replaces any scalar setcc in the above pattern</span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;<span class="comment">/// with a vector one followed by a DUP shuffle on the result.</span></div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">12215</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;                                    <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI) {</div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0 = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;</div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;  <span class="keywordflow">if</span> (N0.<a class="code" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>)</div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;</div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;  <span class="comment">// Make sure the SETCC result is either i1 (initial DAG), or i32, the lowered</span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;  <span class="comment">// scalar SetCCResultType. We also don&#39;t expect vectors, because we assume</span></div><div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;  <span class="comment">// that selects fed by vector SETCCs are canonicalized to VSELECT.</span></div><div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((N0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a> || N0.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) &amp;&amp;</div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;         <span class="stringliteral">&quot;Scalar-SETCC feeding SELECT has unexpected result type!&quot;</span>);</div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;</div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;  <span class="comment">// If NumMaskElts == 0, the comparison is larger than select result. The</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;  <span class="comment">// largest real NEON comparison is 64-bits per lane, which means the result is</span></div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;  <span class="comment">// at most 32-bits and an illegal vector. Just bail out for now.</span></div><div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>();</div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;</div><div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;  <span class="comment">// Don&#39;t try to do this optimization when the setcc itself has i1 operands.</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;  <span class="comment">// There are no legal vectors of i1, so this would be pointless.</span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;  <span class="keywordflow">if</span> (SrcVT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>)</div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;</div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;  <span class="keywordtype">int</span> NumMaskElts = ResVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() / SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;  <span class="keywordflow">if</span> (!ResVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>() || NumMaskElts == 0)</div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;</div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;  SrcVT = <a class="code" href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">EVT::getVectorVT</a>(*DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">getContext</a>(), SrcVT, NumMaskElts);</div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> CCVT = SrcVT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>();</div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;</div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;  <span class="comment">// Also bail out if the vector CCVT isn&#39;t the same size as ResVT.</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;  <span class="comment">// This can happen if the SETCC operand size doesn&#39;t divide the ResVT size</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;  <span class="comment">// (e.g., f64 vs v3f32).</span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;  <span class="keywordflow">if</span> (CCVT.getSizeInBits() != ResVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>())</div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12252"></a><span class="lineno">12252</span>&#160;</div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;  <span class="comment">// Make sure we didn&#39;t create illegal types, if we&#39;re not supposed to.</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">isBeforeLegalize</a>() ||</div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>().<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(SrcVT));</div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;</div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;  <span class="comment">// First perform a vector comparison, where lane 0 is the one we&#39;re interested</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;  <span class="comment">// in.</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N0);</div><div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS =</div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, DL, SrcVT, N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0));</div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS =</div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">ISD::SCALAR_TO_VECTOR</a>, DL, SrcVT, N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(1));</div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SetCC = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>, DL, CCVT, LHS, RHS, N0.<a class="code" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(2));</div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;</div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;  <span class="comment">// Now duplicate the comparison mask we want across all other lanes.</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int, 8&gt;</a> DUPMask(CCVT.getVectorNumElements(), 0);</div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#afa7e233051b9ed8ebc0191f42698cb14">getVectorShuffle</a>(CCVT, DL, SetCC, SetCC, DUPMask);</div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;  Mask = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL,</div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;                     ResVT.<a class="code" href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">changeVectorElementTypeToInteger</a>(), <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;</div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">getSelect</a>(DL, ResVT, Mask, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;}</div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l12275"></a><span class="lineno">12275</span>&#160;<span class="comment">/// Get rid of unnecessary NVCASTs (that don&#39;t change the type).</span></div><div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">12276</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) {</div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0).<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>())</div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;    <span class="keywordflow">return</span> N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;</div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;}</div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;</div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;<span class="comment">// If all users of the globaladdr are of the form (globaladdr + constant), find</span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="comment">// the smallest constant, fold it into the globaladdr&#39;s offset and rewrite the</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="comment">// globaladdr as (globaladdr + constant) - constant.</span></div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">12286</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget,</div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM) {</div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;  <span class="keyword">auto</span> *GN = cast&lt;GlobalAddressSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">ClassifyGlobalReference</a>(GN-&gt;getGlobal(), TM) !=</div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;      <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO_NO_FLAG</a>)</div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;</div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;  uint64_t MinOffset = -1ull;</div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N : GN-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>()) {</div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;    <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>)</div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;    <span class="keyword">auto</span> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;      <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1));</div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;    MinOffset = std::min(MinOffset, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getZExtValue());</div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;  }</div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = MinOffset + GN-&gt;getOffset();</div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;</div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;  <span class="comment">// Require that the new offset is larger than the existing one. Otherwise, we</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;  <span class="comment">// can end up oscillating between two possible DAGs, for example,</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;  <span class="comment">// (add (add globaladdr + 10, -1), 1) and (add globaladdr + 9, 1).</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;  <span class="keywordflow">if</span> (Offset &lt;= uint64_t(GN-&gt;getOffset()))</div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;</div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;  <span class="comment">// Check whether folding this offset is legal. It must not go out of bounds of</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;  <span class="comment">// the referenced object to avoid violating the code model, and must be</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;  <span class="comment">// smaller than 2^21 because this is the largest offset expressible in all</span></div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;  <span class="comment">// object formats.</span></div><div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;  <span class="comment">// This check also prevents us from folding negative offsets, which will end</span></div><div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;  <span class="comment">// up being treated in the same way as large positive ones. They could also</span></div><div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;  <span class="comment">// cause code model violations, and aren&#39;t really common enough to matter.</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;  <span class="keywordflow">if</span> (Offset &gt;= (1 &lt;&lt; 21))</div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;</div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = GN-&gt;getGlobal();</div><div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *<a class="code" href="classT.html">T</a> = GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">getValueType</a>();</div><div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;  <span class="keywordflow">if</span> (!T-&gt;<a class="code" href="classllvm_1_1Type.html#a1db3db2c6a74c34944e465667e413365">isSized</a>() ||</div><div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;      Offset &gt; GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">getTypeAllocSize</a>(T))</div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;</div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(GN);</div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7ee632093c5fc25ca22faa353105aa74">getGlobalAddress</a>(GV, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Offset);</div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, Result,</div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;                     DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(MinOffset, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>));</div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;}</div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;</div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="comment">// Returns an SVE type that ContentTy can be trivially sign or zero extended</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="comment">// into.</span></div><div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">12338</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ContentTy) {</div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ContentTy.<a class="code" href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">isSimple</a>() &amp;&amp; <span class="stringliteral">&quot;No SVE containers for extended types&quot;</span>);</div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;</div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;  <span class="keywordflow">switch</span> (ContentTy.<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div><div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;No known SVE container for this MVT type&quot;</span>);</div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae5e80a1b5505191f617fff686bf992d9">MVT::nxv2i8</a>:</div><div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af723776b98322b3075bb295f3b82d53e">MVT::nxv2i16</a>:</div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>:</div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>:</div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9ddd9ee1f6e0cbdb9dc83e72fa9f080d">MVT::nxv2f32</a>:</div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>:</div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>;</div><div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a653b50544a10960bb00a202119029cc6">MVT::nxv4i8</a>:</div><div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a317db637d1b7fbcf180ebba6669e2fcd">MVT::nxv4i16</a>:</div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a>:</div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>:</div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">MVT::nxv4i32</a>;</div><div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;  }</div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;}</div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;</div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">12359</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;                                        <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;                                        <span class="keywordtype">bool</span> OnlyPackedOffsets = <span class="keyword">true</span>) {</div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2);</div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT = Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;         <span class="stringliteral">&quot;Scatter stores are only possible for SVE vectors&quot;</span>);</div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;</div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> SrcElVT = SrcVT.<a class="code" href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">getVectorElementType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>();</div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;</div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;  <span class="comment">// Make sure that source data will fit into an SVE register</span></div><div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;  <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1TypeSize.html#a19b34eca0f292025c1c34a48d93824ec">getKnownMinSize</a>() &gt; <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a>)</div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;</div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;  <span class="comment">// For FPs, ACLE only supports _packed_ single and double precision types.</span></div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;  <span class="keywordflow">if</span> (SrcElVT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>())</div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;    <span class="keywordflow">if</span> ((SrcVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">MVT::nxv4f32</a>) &amp;&amp; (SrcVT != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">MVT::nxv2f64</a>))</div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;</div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;  <span class="comment">// Depending on the addressing mode, this is either a pointer or a vector of</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;  <span class="comment">// pointers (that fits into one register)</span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Base.html">Base</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;  <span class="comment">// Depending on the addressing mode, this is either a single offset or a</span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;  <span class="comment">// vector of offsets  (that fits into one register)</span></div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(5);</div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;</div><div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;  <span class="keyword">auto</span> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;  <span class="keywordflow">if</span> (!TLI.isTypeLegal(Base.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;</div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;  <span class="comment">// Some scatter store variants allow unpacked offsets, but only as nxv2i32</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;  <span class="comment">// vectors. These are implicitly sign (sxtw) or zero (zxtw) extend to</span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;  <span class="comment">// nxv2i64. Legalize accordingly.</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;  <span class="keywordflow">if</span> (!OnlyPackedOffsets &amp;&amp;</div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;      Offset.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>)</div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;    Offset = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>, Offset).<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0);</div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;</div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;  <span class="keywordflow">if</span> (!TLI.isTypeLegal(Offset.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;</div><div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;  <span class="comment">// Source value type that is representable in hardware</span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> HwSrcVt = <a class="code" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a>(SrcVT);</div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;</div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;  <span class="comment">// Keep the original type of the input data to store - this is needed to</span></div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;  <span class="comment">// differentiate between ST1B, ST1H, ST1W and ST1D. For FP values we want the</span></div><div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;  <span class="comment">// integer equivalent, so just use HwSrcVt.</span></div><div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InputVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(SrcVT);</div><div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;  <span class="keywordflow">if</span> (SrcVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;    InputVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(HwSrcVt);</div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;</div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcNew;</div><div class="line"><a name="l12412"></a><span class="lineno">12412</span>&#160;</div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;  <span class="keywordflow">if</span> (Src.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;    SrcNew = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, HwSrcVt, Src);</div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;    SrcNew = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, HwSrcVt, Src);</div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;</div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;                   SrcNew,</div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;                   N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), <span class="comment">// Pg</span></div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;                   Base,</div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;                   <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;                   InputVT};</div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;</div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, DL, VTs, Ops);</div><div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;}</div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;</div><div class="line"><a name="l12428"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">12428</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;                                       <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;                                       <span class="keywordtype">bool</span> OnlyPackedOffsets = <span class="keyword">true</span>) {</div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> RetVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RetVT.<a class="code" href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">isScalableVector</a>() &amp;&amp;</div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;         <span class="stringliteral">&quot;Gather loads are only possible for SVE vectors&quot;</span>);</div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;</div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;  <span class="keywordflow">if</span> (RetVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>().<a class="code" href="classllvm_1_1TypeSize.html#a19b34eca0f292025c1c34a48d93824ec">getKnownMinSize</a>() &gt; <a class="code" href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">AArch64::SVEBitsPerBlock</a>)</div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;</div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;  <span class="comment">// Depending on the addressing mode, this is either a pointer or a vector of</span></div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;  <span class="comment">// pointers (that fits into one register)</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1Base.html">Base</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3);</div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;  <span class="comment">// Depending on the addressing mode, this is either a single offset or a</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;  <span class="comment">// vector of offsets  (that fits into one register)</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4);</div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;</div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;  <span class="keyword">auto</span> &amp;TLI = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">getTargetLoweringInfo</a>();</div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;  <span class="keywordflow">if</span> (!TLI.isTypeLegal(Base.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>()))</div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;</div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;  <span class="comment">// Some gather load variants allow unpacked offsets, but only as nxv2i32</span></div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;  <span class="comment">// vectors. These are implicitly sign (sxtw) or zero (zxtw) extend to</span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;  <span class="comment">// nxv2i64. Legalize accordingly.</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;  <span class="keywordflow">if</span> (!OnlyPackedOffsets &amp;&amp;</div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;      Offset.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">getSimpleVT</a>().<a class="code" href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a> == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">MVT::nxv2i32</a>)</div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;    Offset = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">MVT::nxv2i64</a>, Offset).<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0);</div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;</div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;  <span class="comment">// Return value type that is representable in hardware</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> HwRetVt = <a class="code" href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a>(RetVT);</div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;</div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;  <span class="comment">// Keep the original output value type around - this will better inform</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;  <span class="comment">// optimisations (e.g. instruction folding when load is followed by</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;  <span class="comment">// zext/sext). This will only be used for ints, so the value for FPs</span></div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;  <span class="comment">// doesn&#39;t matter.</span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> OutVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(RetVT);</div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;  <span class="keywordflow">if</span> (RetVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;    OutVT = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">getValueType</a>(HwRetVt);</div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;</div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(HwRetVt, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <span class="comment">// Chain</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;                   N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), <span class="comment">// Pg</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;                   Base, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, OutVT};</div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;</div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(Opcode, DL, VTs, Ops);</div><div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LoadChain = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Load.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), 1);</div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;</div><div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;  <span class="keywordflow">if</span> (RetVT.<a class="code" href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">isInteger</a>() &amp;&amp; (RetVT != HwRetVt))</div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;    Load = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, RetVT, Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0));</div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;</div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;  <span class="comment">// If the original return value was FP, bitcast accordingly. Doing it here</span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;  <span class="comment">// means that we can avoid adding TableGen patterns for FPs.</span></div><div class="line"><a name="l12481"></a><span class="lineno">12481</span>&#160;  <span class="keywordflow">if</span> (RetVT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>())</div><div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;    Load = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, RetVT, Load.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0));</div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;</div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;  <span class="keywordflow">return</span> DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">getMergeValues</a>({<a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>, LoadChain}, DL);</div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;}</div><div class="line"><a name="l12486"></a><span class="lineno">12486</span>&#160;</div><div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;</div><div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">12489</a></span>&#160;<a class="code" href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;  <span class="keywordflow">if</span> (DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">isBeforeLegalizeOps</a>())</div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12493"></a><span class="lineno">12493</span>&#160;</div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Src = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>();</div><div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;</div><div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;  <span class="comment">// Gather load nodes (e.g. AArch64ISD::GLD1) are straightforward candidates</span></div><div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;  <span class="comment">// for DAG Combine with SIGN_EXTEND_INREG. Bail out for all other nodes.</span></div><div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc;</div><div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002">AArch64ISD::GLD1</a>:</div><div class="line"><a name="l12502"></a><span class="lineno">12502</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb35d09df72726a10f0cdc770329300b">AArch64ISD::GLD1S</a>;</div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85">AArch64ISD::GLD1_SCALED</a>:</div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab6a5ec7b8db7cd04a9625f41ba6c5fe3">AArch64ISD::GLD1S_SCALED</a>;</div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12507"></a><span class="lineno">12507</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e">AArch64ISD::GLD1_SXTW</a>:</div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade11acd9293e619ac8ee1550b92bf654">AArch64ISD::GLD1S_SXTW</a>;</div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c">AArch64ISD::GLD1_SXTW_SCALED</a>:</div><div class="line"><a name="l12511"></a><span class="lineno">12511</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac073b7a07ee6d00f56ea1866a972f83a">AArch64ISD::GLD1S_SXTW_SCALED</a>;</div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9">AArch64ISD::GLD1_UXTW</a>:</div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1e93dc28a37396cbff1c286e1cfb754">AArch64ISD::GLD1S_UXTW</a>;</div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e">AArch64ISD::GLD1_UXTW_SCALED</a>:</div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade970a77e2709ada224032050f07f03e">AArch64ISD::GLD1S_UXTW_SCALED</a>;</div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b">AArch64ISD::GLD1_IMM</a>:</div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;    NewOpc = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a86a19bdc978278a03579f8f56089bcbc">AArch64ISD::GLD1S_IMM</a>;</div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;  }</div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;</div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> SignExtSrcVT = cast&lt;VTSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getVT();</div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> GLD1SrcMemVT = cast&lt;VTSDNode&gt;(Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4))-&gt;getVT();</div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;</div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;  <span class="keywordflow">if</span> ((SignExtSrcVT != GLD1SrcMemVT) || !Src.<a class="code" href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">hasOneUse</a>())</div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;</div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;  <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTs = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(DstVT, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>);</div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2),</div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;                   Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), Src-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(4)};</div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;</div><div class="line"><a name="l12537"></a><span class="lineno">12537</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtLoad = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(NewOpc, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), VTs, Ops);</div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;  DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(N, ExtLoad);</div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;  DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">CombineTo</a>(Src.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), ExtLoad, ExtLoad.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;</div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;  <span class="comment">// Return N so it doesn&#39;t get rechecked</span></div><div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0);</div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;}</div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;</div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">12545</a></span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">AArch64TargetLowering::PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;                                                 <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI)<span class="keyword"> const </span>{</div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG = DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>;</div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Custom combining: skipping\n&quot;</span>);</div><div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>:</div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>:</div><div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">ISD::XOR</a>:</div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a>(N, DAG, DCI, Subtarget);</div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">ISD::MUL</a>:</div><div class="line"><a name="l12558"></a><span class="lineno">12558</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a>(N, DAG, DCI, Subtarget);</div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">ISD::SINT_TO_FP</a>:</div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">ISD::UINT_TO_FP</a>:</div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a>(N, DAG, Subtarget);</div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>:</div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>:</div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a>(N, DAG, DCI, Subtarget);</div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">ISD::FDIV</a>:</div><div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a>(N, DAG, DCI, Subtarget);</div><div class="line"><a name="l12567"></a><span class="lineno">12567</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a>:</div><div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">performORCombine</a>(N, DCI, Subtarget);</div><div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">ISD::AND</a>:</div><div class="line"><a name="l12570"></a><span class="lineno">12570</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a>(N, DCI);</div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>:</div><div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a1b3bcdae16fdf5e4138a9e35211c514c">performSRLCombine</a>(N, DCI);</div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>:</div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a>(N, DCI, Subtarget);</div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>:</div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>:</div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>:</div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">ISD::SIGN_EXTEND_INREG</a>:</div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">ISD::CONCAT_VECTORS</a>:</div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">ISD::SELECT</a>:</div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a>(N, DCI);</div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">ISD::VSELECT</a>:</div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a>(N, DCI.<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">DAG</a>);</div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>:</div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), DCI, DAG))</div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0);</div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">ISD::STORE</a>:</div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a>(N, DCI, DAG, Subtarget);</div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">AArch64ISD::BRCOND</a>:</div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">AArch64ISD::TBNZ</a>:</div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">AArch64ISD::TBZ</a>:</div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">AArch64ISD::CSEL</a>:</div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a>(N, DCI, DAG, 2, 3);</div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">AArch64ISD::DUP</a>:</div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a>(N, DCI, <span class="keyword">false</span>);</div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">AArch64ISD::NVCAST</a>:</div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a>(N);</div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">ISD::INSERT_VECTOR_ELT</a>:</div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a>(N, DCI, <span class="keyword">true</span>);</div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>:</div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>:</div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;    <span class="keywordflow">switch</span> (cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))-&gt;getZExtValue()) {</div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2:</div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3:</div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4:</div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x2:</div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x3:</div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld1x4:</div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2lane:</div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3lane:</div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4lane:</div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld2r:</div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld3r:</div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_ld4r:</div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2:</div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3:</div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4:</div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x2:</div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x3:</div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st1x4:</div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st2lane:</div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st3lane:</div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_neon_st4lane:</div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a>(N, DCI, DAG);</div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ldnt1:</div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a>(N, DAG);</div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_stnt1:</div><div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a>(N, DAG);</div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather:</div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002">AArch64ISD::GLD1</a>);</div><div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_index:</div><div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85">AArch64ISD::GLD1_SCALED</a>);</div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_sxtw:</div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e">AArch64ISD::GLD1_SXTW</a>,</div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_uxtw:</div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9">AArch64ISD::GLD1_UXTW</a>,</div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_sxtw_index:</div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c">AArch64ISD::GLD1_SXTW_SCALED</a>,</div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_uxtw_index:</div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e">AArch64ISD::GLD1_UXTW_SCALED</a>,</div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_ld1_gather_imm:</div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b">AArch64ISD::GLD1_IMM</a>);</div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter:</div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02464d70b22d66cabc44e2188dc47f18">AArch64ISD::SST1</a>);</div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_index:</div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d4550e8d21fc6ca3fb6e5e63f8a904e">AArch64ISD::SST1_SCALED</a>);</div><div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_sxtw:</div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95a2311b878875455fc01a341edf58d5">AArch64ISD::SST1_SXTW</a>,</div><div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_uxtw:</div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7f24b29a85c56123dacae5108071c92f">AArch64ISD::SST1_UXTW</a>,</div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_sxtw_index:</div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1513029f1e88a2916559a3bd5d78f5e1">AArch64ISD::SST1_SXTW_SCALED</a>,</div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_uxtw_index:</div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5277cb85a9e7e457e952a9e8673c41e">AArch64ISD::SST1_UXTW_SCALED</a>,</div><div class="line"><a name="l12668"></a><span class="lineno">12668</span>&#160;                                      <span class="comment">/*OnlyPackedOffsets=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_st1_scatter_imm:</div><div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a>(N, DAG, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a891dda15d41a73d2aa5ec27720757dce">AArch64ISD::SST1_IMM</a>);</div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;    }</div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">ISD::GlobalAddress</a>:</div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a>(N, DAG, Subtarget, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>());</div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;  }</div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>();</div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;}</div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;</div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="comment">// Check if the return value is used as only a return value, as otherwise</span></div><div class="line"><a name="l12682"></a><span class="lineno">12682</span>&#160;<span class="comment">// we can&#39;t perform a tail-call. In particular, we need to check for</span></div><div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="comment">// target ISD nodes that are returns and any other &quot;odd&quot; constructs</span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="comment">// that the generic analysis code won&#39;t necessarily catch.</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::isUsedByReturnOnly(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;                                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain)<span class="keyword"> const </span>{</div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">getNumValues</a>() != 1)</div><div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;  <span class="keywordflow">if</span> (!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">hasNUsesOfValue</a>(1, 0))</div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;</div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TCChain = Chain;</div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Copy = *N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">use_begin</a>();</div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;  <span class="keywordflow">if</span> (Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">ISD::CopyToReg</a>) {</div><div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;    <span class="comment">// If the copy has a glue operand, we conservatively assume it isn&#39;t safe to</span></div><div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;    <span class="comment">// perform a tail call.</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;    <span class="keywordflow">if</span> (Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">getNumOperands</a>() - 1).<a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>() ==</div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;        <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">MVT::Glue</a>)</div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;    TCChain = Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">ISD::FP_EXTEND</a>)</div><div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;</div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;  <span class="keywordtype">bool</span> HasRet = <span class="keyword">false</span>;</div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node : Copy-&gt;<a class="code" href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">uses</a>()) {</div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;    <span class="keywordflow">if</span> (Node-&gt;getOpcode() != <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">AArch64ISD::RET_FLAG</a>)</div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;    HasRet = <span class="keyword">true</span>;</div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;  }</div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;</div><div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;  <span class="keywordflow">if</span> (!HasRet)</div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;</div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;  Chain = TCChain;</div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;}</div><div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;</div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="comment">// Return whether the an instruction can potentially be optimized to a tail</span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="comment">// call. This will cause the optimizers to attempt to move, or duplicate,</span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="comment">// return instructions to help enable tail call optimizations for this</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="comment">// instruction.</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::mayBeEmittedAsTailCall(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI)<span class="keyword"> const </span>{</div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;  <span class="keywordflow">return</span> CI-&gt;<a class="code" href="classllvm_1_1CallInst.html#a52104f0d6ca7bd74add63deb0cb7e2a7">isTailCall</a>();</div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;}</div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;</div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::getIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;                                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;                                                   <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;                                                   <span class="keywordtype">bool</span> &amp;IsInc,</div><div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;                                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;  <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a> &amp;&amp; Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;</div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;  Base = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;  <span class="comment">// All of the indexed addressing mode instructions take a signed</span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;  <span class="comment">// 9 bit immediate offset.</span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *RHS = dyn_cast&lt;ConstantSDNode&gt;(Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1))) {</div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;    int64_t RHSC = RHS-&gt;getSExtValue();</div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;    <span class="keywordflow">if</span> (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>)</div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;      RHSC = -(uint64_t)RHSC;</div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;    <span class="keywordflow">if</span> (!isInt&lt;9&gt;(RHSC))</div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;    IsInc = (Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>() == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>);</div><div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;    Offset = Op-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1);</div><div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;  }</div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;}</div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;</div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::getPreIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;                                                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;                                                      <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;                                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT;</div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr;</div><div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = dyn_cast&lt;LoadSDNode&gt;(N)) {</div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;    VT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMemoryVT();</div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;    Ptr = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getBasePtr();</div><div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = dyn_cast&lt;StoreSDNode&gt;(N)) {</div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;    VT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>-&gt;getMemoryVT();</div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;    Ptr = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>-&gt;getBasePtr();</div><div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;</div><div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;  <span class="keywordtype">bool</span> IsInc;</div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;  <span class="keywordflow">if</span> (!getIndexedAddressParts(Ptr.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>(), Base, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, AM, IsInc, DAG))</div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;  AM = IsInc ? <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">ISD::PRE_INC</a> : <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">ISD::PRE_DEC</a>;</div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;}</div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;</div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::getPostIndexedAddressParts(</div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;    <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT;</div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ptr;</div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a> = dyn_cast&lt;LoadSDNode&gt;(N)) {</div><div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;    VT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getMemoryVT();</div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;    Ptr = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">LD</a>-&gt;getBasePtr();</div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = dyn_cast&lt;StoreSDNode&gt;(N)) {</div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;    VT = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>-&gt;getMemoryVT();</div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;    Ptr = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>-&gt;getBasePtr();</div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;</div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;  <span class="keywordtype">bool</span> IsInc;</div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;  <span class="keywordflow">if</span> (!getIndexedAddressParts(Op, Base, Offset, AM, IsInc, DAG))</div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;  <span class="comment">// Post-indexing updates the base, so it&#39;s not a valid transform</span></div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;  <span class="comment">// if that&#39;s not the same as the load&#39;s pointer.</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;  <span class="keywordflow">if</span> (Ptr != Base)</div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;  AM = IsInc ? <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">ISD::POST_INC</a> : <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203">ISD::POST_DEC</a>;</div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;}</div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;</div><div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a5cc79d910ff0fc7b422504d298d33e27">12797</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a5cc79d910ff0fc7b422504d298d33e27">ReplaceBITCASTResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0);</div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;</div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;  <span class="keywordflow">if</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || Op.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">MVT::f16</a>)</div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;</div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;  Op = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::INSERT_SUBREG, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a>,</div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">getUNDEF</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>), <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;                         DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::hsub, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)),</div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;      0);</div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;  Op = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, Op);</div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;  Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>, Op));</div><div class="line"><a name="l12812"></a><span class="lineno">12812</span>&#160;}</div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;</div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">12814</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12815"></a><span class="lineno">12815</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> InterOp,</div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;                                    <span class="keywordtype">unsigned</span> AcrossOp) {</div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoVT, HiVT;</div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>;</div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l12821"></a><span class="lineno">12821</span>&#160;  std::tie(LoVT, HiVT) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a576060235339ed4cc1615a55ed869bf0">GetSplitDestVTs</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0));</div><div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;  std::tie(Lo, Hi) = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">SplitVectorOperand</a>(N, 0);</div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InterVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(InterOp, dl, LoVT, Lo, Hi);</div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SplitVal = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(AcrossOp, dl, LoVT, InterVal);</div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;  Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SplitVal);</div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;}</div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;</div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">12828</a></span>&#160;<span class="keyword">static</span> std::pair&lt;SDValue, SDValue&gt; <a class="code" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) {</div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, N);</div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;                           DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, N,</div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;                                       DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(64, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)));</div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Lo, Hi);</div><div class="line"><a name="l12835"></a><span class="lineno">12835</span>&#160;}</div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;</div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="comment">// Create an even/odd pair of X registers holding integer value V.</span></div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">12838</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) {</div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(V.<a class="code" href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">getNode</a>());</div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VLo = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(V, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VHi = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">getAnyExtOrTrunc</a>(</div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">ISD::SRL</a>, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>, V, DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">getConstant</a>(64, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)),</div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;      dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a84c1d72001dd5f34d9a55b3a7bb8a474">isBigEndian</a>())</div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a> (VLo, VHi);</div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RegClass =</div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::XSeqPairsClassRegClassID, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg0 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::sube64, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SubReg1 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">getTargetConstant</a>(AArch64::subo64, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = { RegClass, VLo, SubReg0, VHi, SubReg1 };</div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(</div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(TargetOpcode::REG_SEQUENCE, dl, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops), 0);</div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;}</div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;</div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">12855</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N,</div><div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;                                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget) {</div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a> &amp;&amp;</div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;         <span class="stringliteral">&quot;AtomicCmpSwap on types less than 128 should be legal&quot;</span>);</div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;</div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;<a class="code" href="classllvm_1_1AArch64Subtarget.html#ae6a36a39ba58483cf572055425488946">hasLSE</a>()) {</div><div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;    <span class="comment">// LSE has a 128-bit compare and swap (CASP), but i128 is not a legal type,</span></div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;    <span class="comment">// so lower it here, wrapped in REG_SEQUENCE and EXTRACT_SUBREG.</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {</div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;        <a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2)), <span class="comment">// Compare value</span></div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;        <a class="code" href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a>(DAG, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3)), <span class="comment">// Store value</span></div><div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), <span class="comment">// Ptr</span></div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;        N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0), <span class="comment">// Chain in</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;    };</div><div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;</div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l12873"></a><span class="lineno">12873</span>&#160;</div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;    <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l12875"></a><span class="lineno">12875</span>&#160;    <span class="keywordflow">switch</span> (MemOp-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7950812483c77344fedc3ba198655a17">getOrdering</a>()) {</div><div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a14194d0b2e6c6680067975517cd58eac">AtomicOrdering::Monotonic</a>:</div><div class="line"><a name="l12877"></a><span class="lineno">12877</span>&#160;      Opcode = AArch64::CASPX;</div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a993ca650a85e8e69b8f7eaa4809c4862">AtomicOrdering::Acquire</a>:</div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;      Opcode = AArch64::CASPAX;</div><div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ab8e7b465df7c5979dc731d06e84ce2cf">AtomicOrdering::Release</a>:</div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;      Opcode = AArch64::CASPLX;</div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a960fbd067612ca87e16d5dfdb12fe40a">AtomicOrdering::AcquireRelease</a>:</div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2">AtomicOrdering::SequentiallyConsistent</a>:</div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;      Opcode = AArch64::CASPALX;</div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l12889"></a><span class="lineno">12889</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l12890"></a><span class="lineno">12890</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected ordering!&quot;</span>);</div><div class="line"><a name="l12891"></a><span class="lineno">12891</span>&#160;    }</div><div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;</div><div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;    <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *CmpSwap = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;        Opcode, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops);</div><div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;    DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(CmpSwap, {MemOp});</div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;</div><div class="line"><a name="l12897"></a><span class="lineno">12897</span>&#160;    <span class="keywordtype">unsigned</span> SubReg1 = AArch64::sube64, SubReg2 = AArch64::subo64;</div><div class="line"><a name="l12898"></a><span class="lineno">12898</span>&#160;    <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">getDataLayout</a>().<a class="code" href="classllvm_1_1DataLayout.html#a84c1d72001dd5f34d9a55b3a7bb8a474">isBigEndian</a>())</div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubReg1, SubReg2);</div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(SubReg1, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 0)));</div><div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">getTargetExtractSubreg</a>(SubReg2, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;                                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 0)));</div><div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 1)); <span class="comment">// Chain out</span></div><div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;  }</div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;</div><div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;  <span class="keyword">auto</span> Desired = <a class="code" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2), DAG);</div><div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;  <span class="keyword">auto</span> New = <a class="code" href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3), DAG);</div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[] = {N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Desired.first, Desired.second,</div><div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;                   New.first,        New.second,    N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0)};</div><div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *CmpSwap = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">getMachineNode</a>(</div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;      AArch64::CMP_SWAP_128, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;      DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>(<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a>), Ops);</div><div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;</div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MemOp = cast&lt;MemSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;  DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">setNodeMemRefs</a>(cast&lt;MachineSDNode&gt;(CmpSwap), {MemOp});</div><div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;</div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;  Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 0));</div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;  Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 1));</div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;  Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(CmpSwap, 3));</div><div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;}</div><div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;</div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::ReplaceNodeResults(</div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;  <span class="keywordflow">switch</span> (N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">getOpcode</a>()) {</div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Don&#39;t know how to custom expand this&quot;</span>);</div><div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a>:</div><div class="line"><a name="l12930"></a><span class="lineno">12930</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a5cc79d910ff0fc7b422504d298d33e27">ReplaceBITCASTResults</a>(N, Results, DAG);</div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">ISD::VECREDUCE_ADD</a>:</div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2">ISD::VECREDUCE_SMAX</a>:</div><div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70">ISD::VECREDUCE_SMIN</a>:</div><div class="line"><a name="l12935"></a><span class="lineno">12935</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040">ISD::VECREDUCE_UMAX</a>:</div><div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0">ISD::VECREDUCE_UMIN</a>:</div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(LowerVECREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0), DAG));</div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;</div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">AArch64ISD::SADDV</a>:</div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">AArch64ISD::SADDV</a>);</div><div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">AArch64ISD::UADDV</a>:</div><div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">ISD::ADD</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">AArch64ISD::UADDV</a>);</div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">AArch64ISD::SMINV</a>:</div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">ISD::SMIN</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">AArch64ISD::SMINV</a>);</div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">AArch64ISD::UMINV</a>:</div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">ISD::UMIN</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">AArch64ISD::UMINV</a>);</div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">AArch64ISD::SMAXV</a>:</div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">ISD::SMAX</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">AArch64ISD::SMAXV</a>);</div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">AArch64ISD::UMAXV</a>:</div><div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a>(N, Results, DAG, <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">ISD::UMAX</a>, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">AArch64ISD::UMAXV</a>);</div><div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">ISD::FP_TO_UINT</a>:</div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">ISD::FP_TO_SINT</a>:</div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0) == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a> &amp;&amp; <span class="stringliteral">&quot;unexpected illegal conversion&quot;</span>);</div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;    <span class="comment">// Let normal code take care of it by not adding anything to Results.</span></div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div><div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;    <a class="code" href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a>(N, Results, DAG, Subtarget);</div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">ISD::LOAD</a>: {</div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0).<a class="code" href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">getValueType</a>() == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a> &amp;&amp;</div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;           <span class="stringliteral">&quot;unexpected load&#39;s value type&quot;</span>);</div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;    <a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LoadNode = cast&lt;LoadSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;    <span class="keywordflow">if</span> (!LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">isVolatile</a>() || LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>() != <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>) {</div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;      <span class="comment">// Non-volatile loads are optimized later in AArch64&#39;s load/store</span></div><div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;      <span class="comment">// optimizer.</span></div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;    }</div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;</div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Result = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">getMemIntrinsicNode</a>(</div><div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">AArch64ISD::LDP</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N),</div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;        DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">getVTList</a>({MVT::i64, MVT::i64, MVT::Other}),</div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;        {LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">getChain</a>(), LoadNode-&gt;<a class="code" href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">getBasePtr</a>()}, LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">getMemoryVT</a>(),</div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;        LoadNode-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">getMemOperand</a>());</div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;</div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Pair = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf">ISD::BUILD_PAIR</a>, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(N), <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">MVT::i128</a>,</div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;                               Result.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(0), Result.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(1));</div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;    Results.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">append</a>({Pair, Result.<a class="code" href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">getValue</a>(2) <span class="comment">/* Chain */</span>});</div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;  }</div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">getValueType</a>(0);</div><div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>) &amp;&amp;</div><div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;           <span class="stringliteral">&quot;custom lowering for unexpected type&quot;</span>);</div><div class="line"><a name="l12991"></a><span class="lineno">12991</span>&#160;</div><div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;    <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(0));</div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;    <a class="code" href="classunsigned.html">Intrinsic::ID</a> IntID = <span class="keyword">static_cast&lt;</span><a class="code" href="classunsigned.html">Intrinsic::ID</a><span class="keyword">&gt;</span>(CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">getZExtValue</a>());</div><div class="line"><a name="l12994"></a><span class="lineno">12994</span>&#160;    <span class="keywordflow">switch</span> (IntID) {</div><div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l12997"></a><span class="lineno">12997</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_clasta_n: {</div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;      <span class="keyword">auto</span> Op2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;      <span class="keyword">auto</span> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">AArch64ISD::CLASTA_N</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Op2, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VT, V));</div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;    }</div><div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_clastb_n: {</div><div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;      <span class="keyword">auto</span> Op2 = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;      <span class="keyword">auto</span> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">AArch64ISD::CLASTB_N</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l13009"></a><span class="lineno">13009</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), Op2, N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(3));</div><div class="line"><a name="l13010"></a><span class="lineno">13010</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VT, V));</div><div class="line"><a name="l13011"></a><span class="lineno">13011</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l13012"></a><span class="lineno">13012</span>&#160;    }</div><div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_lasta: {</div><div class="line"><a name="l13014"></a><span class="lineno">13014</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;      <span class="keyword">auto</span> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">AArch64ISD::LASTA</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VT, V));</div><div class="line"><a name="l13018"></a><span class="lineno">13018</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;    }</div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;    <span class="keywordflow">case</span> Intrinsic::aarch64_sve_lastb: {</div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(N);</div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;      <span class="keyword">auto</span> V = DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">AArch64ISD::LASTB</a>, DL, <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>,</div><div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;                           N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(1), N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">getOperand</a>(2));</div><div class="line"><a name="l13024"></a><span class="lineno">13024</span>&#160;      Results.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">getNode</a>(<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a>, DL, VT, V));</div><div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;    }</div><div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;    }</div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;  }</div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;  }</div><div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;}</div><div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;</div><div class="line"><a name="l13032"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">13032</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">AArch64TargetLowering::useLoadStackGuardNode</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetAndroid() || Subtarget-&gt;isTargetFuchsia())</div><div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a2a9cf0a3d25f7ae2ea7689c0324988e0">TargetLowering::useLoadStackGuardNode</a>();</div><div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;}</div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;</div><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;<span class="keywordtype">unsigned</span> AArch64TargetLowering::combineRepeatedFPDivisors()<span class="keyword"> const </span>{</div><div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;  <span class="comment">// Combine multiple FDIVs with the same divisor into multiple FMULs by the</span></div><div class="line"><a name="l13040"></a><span class="lineno">13040</span>&#160;  <span class="comment">// reciprocal if there are three or more FDIVs.</span></div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;  <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;}</div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;</div><div class="line"><a name="l13044"></a><span class="lineno">13044</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div><div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">13045</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">AArch64TargetLowering::getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l13046"></a><span class="lineno">13046</span>&#160;  <span class="comment">// During type legalization, we prefer to widen v1i8, v1i16, v1i32  to v8i8,</span></div><div class="line"><a name="l13047"></a><span class="lineno">13047</span>&#160;  <span class="comment">// v4i16, v2i32 instead of to promote.</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8b765dab64e393d3003bbb3e13527a64">MVT::v1i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2fbddaf5533297ffad6da0285219a7ac">MVT::v1i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5b729c23e158ab1c69a86ae5dae85822">MVT::v1i32</a> ||</div><div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;      VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aca28bb1c01eb29bd3b13a88bd51823cd">MVT::v1f32</a>)</div><div class="line"><a name="l13050"></a><span class="lineno">13050</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">TypeWidenVector</a>;</div><div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;</div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">TargetLoweringBase::getPreferredVectorAction</a>(VT);</div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;}</div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;</div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="comment">// Loads and stores less than 128-bits are already atomic; ones above that</span></div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="comment">// are doomed anyway, so defer to the default libcall and blame the OS when</span></div><div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;<span class="comment">// things go wrong.</span></div><div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">13058</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">AArch64TargetLowering::shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;  <span class="keywordtype">unsigned</span> Size = SI-&gt;<a class="code" href="classllvm_1_1StoreInst.html#a14298313bdf734e2db5a921cc6e861a0">getValueOperand</a>()-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;  <span class="keywordflow">return</span> Size == 128;</div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;}</div><div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;</div><div class="line"><a name="l13063"></a><span class="lineno">13063</span>&#160;<span class="comment">// Loads and stores less than 128-bits are already atomic; ones above that</span></div><div class="line"><a name="l13064"></a><span class="lineno">13064</span>&#160;<span class="comment">// are doomed anyway, so defer to the default libcall and blame the OS when</span></div><div class="line"><a name="l13065"></a><span class="lineno">13065</span>&#160;<span class="comment">// things go wrong.</span></div><div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div><div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">13067</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">AArch64TargetLowering::shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI)<span class="keyword"> const </span>{</div><div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;  <span class="keywordtype">unsigned</span> Size = LI-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;  <span class="keywordflow">return</span> Size == 128 ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a> : <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>;</div><div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;}</div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;</div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;<span class="comment">// For the real atomic operations, we have ldxr/stxr up to 128 bits,</span></div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div><div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">13074</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">AArch64TargetLowering::shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI)<span class="keyword"> const </span>{</div><div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;  <span class="keywordflow">if</span> (AI-&gt;<a class="code" href="classllvm_1_1AtomicRMWInst.html#a667d327df48643f4d2111a0065b192f2">isFloatingPointOperation</a>())</div><div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">AtomicExpansionKind::CmpXChg</a>;</div><div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;</div><div class="line"><a name="l13078"></a><span class="lineno">13078</span>&#160;  <span class="keywordtype">unsigned</span> Size = AI-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>();</div><div class="line"><a name="l13079"></a><span class="lineno">13079</span>&#160;  <span class="keywordflow">if</span> (Size &gt; 128) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>;</div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;  <span class="comment">// Nand not supported in LSE.</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;  <span class="keywordflow">if</span> (AI-&gt;<a class="code" href="classllvm_1_1AtomicRMWInst.html#a99fd4ef84981d6a2774c14c741b5ed65">getOperation</a>() == <a class="code" href="classllvm_1_1AtomicRMWInst.html#adbf3dd67a56ac91e0d98970d31e053c0afdcdc631cf4fa6829fd7499cd06a306b">AtomicRMWInst::Nand</a>) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a>;</div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;  <span class="comment">// Leave 128 bits to LLSC.</span></div><div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;  <span class="keywordflow">return</span> (Subtarget-&gt;hasLSE() &amp;&amp; Size &lt; 128) ? <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a> : <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a>;</div><div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;}</div><div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;</div><div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;<a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div><div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">13087</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR</a>(</div><div class="line"><a name="l13088"></a><span class="lineno">13088</span>&#160;    <a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI)<span class="keyword"> const </span>{</div><div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;  <span class="comment">// If subtarget has LSE, leave cmpxchg intact for codegen.</span></div><div class="line"><a name="l13090"></a><span class="lineno">13090</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;hasLSE())</div><div class="line"><a name="l13091"></a><span class="lineno">13091</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>;</div><div class="line"><a name="l13092"></a><span class="lineno">13092</span>&#160;  <span class="comment">// At -O0, fast-regalloc cannot cope with the live vregs necessary to</span></div><div class="line"><a name="l13093"></a><span class="lineno">13093</span>&#160;  <span class="comment">// implement cmpxchg without spilling. If the address being exchanged is also</span></div><div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;  <span class="comment">// on the stack and close enough to the spill slot, this can lead to a</span></div><div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;  <span class="comment">// situation where the monitor always gets cleared and the atomic operation</span></div><div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;  <span class="comment">// can never succeed. So at -O0 we need a late-expanded pseudo-inst instead.</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() == 0)</div><div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">AtomicExpansionKind::None</a>;</div><div class="line"><a name="l13099"></a><span class="lineno">13099</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">AtomicExpansionKind::LLSC</a>;</div><div class="line"><a name="l13100"></a><span class="lineno">13100</span>&#160;}</div><div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;</div><div class="line"><a name="l13102"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">13102</a></span>&#160;<a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">AArch64TargetLowering::emitLoadLinked</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code" href="classllvm_1_1Value.html">Value</a> *Addr,</div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;                                             <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord)<span class="keyword"> const </span>{</div><div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;  <a class="code" href="classllvm_1_1Module.html">Module</a> *M = Builder.<a class="code" href="classllvm_1_1IRBuilderBase.html#ae3f9633c349ede5341aa376d9c97dd8f">GetInsertBlock</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>()-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div><div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *ValTy = cast&lt;PointerType&gt;(Addr-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>())-&gt;getElementType();</div><div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;  <span class="keywordtype">bool</span> IsAcquire = <a class="code" href="namespacellvm.html#a4247a967fa03dc2b69e210b3466c6858">isAcquireOrStronger</a>(Ord);</div><div class="line"><a name="l13107"></a><span class="lineno">13107</span>&#160;</div><div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;  <span class="comment">// Since i128 isn&#39;t legal and intrinsics don&#39;t get type-lowered, the ldrexd</span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;  <span class="comment">// intrinsic must return {i64, i64} and we have to recombine them into a</span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;  <span class="comment">// single i128 here.</span></div><div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;  <span class="keywordflow">if</span> (ValTy-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>() == 128) {</div><div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;    <a class="code" href="classunsigned.html">Intrinsic::ID</a> Int =</div><div class="line"><a name="l13113"></a><span class="lineno">13113</span>&#160;        IsAcquire ? Intrinsic::aarch64_ldaxp : Intrinsic::aarch64_ldxp;</div><div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;    <a class="code" href="classllvm_1_1Function.html">Function</a> *Ldxr = <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Int);</div><div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;</div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;    Addr = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(Addr, <a class="code" href="classllvm_1_1Type.html#a7fe9ccd4893f4e2caa826126c09545ea">Type::getInt8PtrTy</a>(M-&gt;<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>()));</div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *LoHi = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(Ldxr, Addr, <span class="stringliteral">&quot;lohi&quot;</span>);</div><div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;</div><div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a387e93121ec21ff933f8f73862479dc8">CreateExtractValue</a>(LoHi, 0, <span class="stringliteral">&quot;lo&quot;</span>);</div><div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a387e93121ec21ff933f8f73862479dc8">CreateExtractValue</a>(LoHi, 1, <span class="stringliteral">&quot;hi&quot;</span>);</div><div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;    Lo = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a882b7f5af1cd3f231faa442a637ff257">CreateZExt</a>(Lo, ValTy, <span class="stringliteral">&quot;lo64&quot;</span>);</div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;    Hi = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a882b7f5af1cd3f231faa442a637ff257">CreateZExt</a>(Hi, ValTy, <span class="stringliteral">&quot;hi64&quot;</span>);</div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;    <span class="keywordflow">return</span> Builder.<a class="code" href="classllvm_1_1IRBuilder.html#ab1475cfd218c3655256eec53a9d6b1dd">CreateOr</a>(</div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;        Lo, Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a009ae136d22248354227df4e67906b46">CreateShl</a>(Hi, <a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(ValTy, 64)), <span class="stringliteral">&quot;val64&quot;</span>);</div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;  }</div><div class="line"><a name="l13126"></a><span class="lineno">13126</span>&#160;</div><div class="line"><a name="l13127"></a><span class="lineno">13127</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Tys[] = { Addr-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>() };</div><div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;  <a class="code" href="classunsigned.html">Intrinsic::ID</a> Int =</div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;      IsAcquire ? Intrinsic::aarch64_ldaxr : Intrinsic::aarch64_ldxr;</div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *Ldxr = <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Int, Tys);</div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;</div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *EltTy = cast&lt;PointerType&gt;(Addr-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>())-&gt;getElementType();</div><div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;</div><div class="line"><a name="l13134"></a><span class="lineno">13134</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = M-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l13135"></a><span class="lineno">13135</span>&#160;  <a class="code" href="classllvm_1_1IntegerType.html">IntegerType</a> *IntEltTy = Builder.<a class="code" href="classllvm_1_1IRBuilderBase.html#a2cf4a6979d6f79ae5b901aa5f6bacb0d">getIntNTy</a>(DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(EltTy));</div><div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *Trunc = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#aff3b5855dbab4411bacb8bb358042451">CreateTrunc</a>(Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(Ldxr, Addr), IntEltTy);</div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;</div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;  <span class="keywordflow">return</span> Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(Trunc, EltTy);</div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;}</div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;</div><div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a0e164fc66718d6244bcf698d24f245fb">13141</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a0e164fc66718d6244bcf698d24f245fb">AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a>(</div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;    <a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder)<span class="keyword"> const </span>{</div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;  <a class="code" href="classllvm_1_1Module.html">Module</a> *M = Builder.<a class="code" href="classllvm_1_1IRBuilderBase.html#ae3f9633c349ede5341aa376d9c97dd8f">GetInsertBlock</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>()-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;  Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(<a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Intrinsic::aarch64_clrex));</div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;}</div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;</div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">13147</a></span>&#160;<a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">AArch64TargetLowering::emitStoreConditional</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder,</div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;                                                   <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1Value.html">Value</a> *Addr,</div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;                                                   <a class="code" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord)<span class="keyword"> const </span>{</div><div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;  <a class="code" href="classllvm_1_1Module.html">Module</a> *M = Builder.<a class="code" href="classllvm_1_1IRBuilderBase.html#ae3f9633c349ede5341aa376d9c97dd8f">GetInsertBlock</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>()-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div><div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160;  <span class="keywordtype">bool</span> IsRelease = <a class="code" href="namespacellvm.html#ac6ea65cb0505755855a80fbc54682ddb">isReleaseOrStronger</a>(Ord);</div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;</div><div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;  <span class="comment">// Since the intrinsics must have legal type, the i128 intrinsics take two</span></div><div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;  <span class="comment">// parameters: &quot;i64, i64&quot;. We must marshal Val into the appropriate form</span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;  <span class="comment">// before the call.</span></div><div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;  <span class="keywordflow">if</span> (Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">getPrimitiveSizeInBits</a>() == 128) {</div><div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;    <a class="code" href="classunsigned.html">Intrinsic::ID</a> Int =</div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;        IsRelease ? Intrinsic::aarch64_stlxp : Intrinsic::aarch64_stxp;</div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;    <a class="code" href="classllvm_1_1Function.html">Function</a> *Stxr = <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Int);</div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Int64Ty = <a class="code" href="classllvm_1_1Type.html#a05186fa23e4d11b9855a9599ba87a4b7">Type::getInt64Ty</a>(M-&gt;<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>());</div><div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;</div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#aff3b5855dbab4411bacb8bb358042451">CreateTrunc</a>(Val, Int64Ty, <span class="stringliteral">&quot;lo&quot;</span>);</div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#aff3b5855dbab4411bacb8bb358042451">CreateTrunc</a>(Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a791f659bc62d2c5785b08e84dfe2b29f">CreateLShr</a>(Val, 64), Int64Ty, <span class="stringliteral">&quot;hi&quot;</span>);</div><div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;    Addr = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(Addr, <a class="code" href="classllvm_1_1Type.html#a7fe9ccd4893f4e2caa826126c09545ea">Type::getInt8PtrTy</a>(M-&gt;<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>()));</div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;    <span class="keywordflow">return</span> Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(Stxr, {<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>, Addr});</div><div class="line"><a name="l13166"></a><span class="lineno">13166</span>&#160;  }</div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;</div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;  <a class="code" href="classunsigned.html">Intrinsic::ID</a> Int =</div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;      IsRelease ? Intrinsic::aarch64_stlxr : Intrinsic::aarch64_stxr;</div><div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;  <a class="code" href="classllvm_1_1Type.html">Type</a> *Tys[] = { Addr-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>() };</div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *Stxr = <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Int, Tys);</div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;</div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = M-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;  <a class="code" href="classllvm_1_1IntegerType.html">IntegerType</a> *IntValTy = Builder.<a class="code" href="classllvm_1_1IRBuilderBase.html#a2cf4a6979d6f79ae5b901aa5f6bacb0d">getIntNTy</a>(DL.<a class="code" href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">getTypeSizeInBits</a>(Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>()));</div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;  Val = Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">CreateBitCast</a>(Val, IntValTy);</div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;</div><div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;  <span class="keywordflow">return</span> Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(Stxr,</div><div class="line"><a name="l13178"></a><span class="lineno">13178</span>&#160;                            {Builder.<a class="code" href="classllvm_1_1IRBuilder.html#a9257a5ff85a1191287f381ce77c3826d">CreateZExtOrBitCast</a>(</div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;                                 Val, Stxr-&gt;<a class="code" href="classllvm_1_1Function.html#adf50671db83d2813e0d897ea2cfc9102">getFunctionType</a>()-&gt;<a class="code" href="classllvm_1_1FunctionType.html#a20cdc3911828248e70dbeae018106b76">getParamType</a>(0)),</div><div class="line"><a name="l13180"></a><span class="lineno">13180</span>&#160;                             Addr});</div><div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;}</div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;</div><div class="line"><a name="l13183"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">13183</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a>(</div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg)<span class="keyword"> const </span>{</div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;  <span class="keywordflow">return</span> Ty-&gt;<a class="code" href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">isArrayTy</a>();</div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;}</div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;</div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;<span class="keywordtype">bool</span> AArch64TargetLowering::shouldNormalizeToSelectSequence(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;,</div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;                                                            <a class="code" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l13190"></a><span class="lineno">13190</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l13191"></a><span class="lineno">13191</span>&#160;}</div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;</div><div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">13193</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB, <span class="keywordtype">unsigned</span> Offset) {</div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;  <a class="code" href="classllvm_1_1Module.html">Module</a> *M = IRB.<a class="code" href="classllvm_1_1IRBuilderBase.html#ae3f9633c349ede5341aa376d9c97dd8f">GetInsertBlock</a>()-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">getParent</a>()-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *ThreadPointerFunc =</div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;      <a class="code" href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">Intrinsic::getDeclaration</a>(M, Intrinsic::thread_pointer);</div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;  <span class="keywordflow">return</span> IRB.<a class="code" href="classllvm_1_1IRBuilder.html#a9dc196265edf73056a725bca8c47aca0">CreatePointerCast</a>(</div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;      IRB.<a class="code" href="classllvm_1_1IRBuilder.html#acfccdc88728bd6cf5480b991d04cfc6a">CreateConstGEP1_32</a>(IRB.<a class="code" href="classllvm_1_1IRBuilderBase.html#a7a71da01c646618b7f43d303d563b41b">getInt8Ty</a>(), IRB.<a class="code" href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">CreateCall</a>(ThreadPointerFunc),</div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;                             <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>),</div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;      IRB.<a class="code" href="classllvm_1_1IRBuilderBase.html#a7badbb741cd23e73ad063428c9cd5fea">getInt8PtrTy</a>()-&gt;<a class="code" href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">getPointerTo</a>(0));</div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;}</div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;</div><div class="line"><a name="l13203"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a8984ead5f35e351df094e3dec88d8e5b">13203</a></span>&#160;<a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a8984ead5f35e351df094e3dec88d8e5b">AArch64TargetLowering::getIRStackGuard</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB)<span class="keyword"> const </span>{</div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;  <span class="comment">// Android provides a fixed TLS slot for the stack cookie. See the definition</span></div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;  <span class="comment">// of TLS_SLOT_STACK_GUARD in</span></div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;  <span class="comment">// https://android.googlesource.com/platform/bionic/+/master/libc/private/bionic_tls.h</span></div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetAndroid())</div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a>(IRB, 0x28);</div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;</div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;  <span class="comment">// Fuchsia is similar.</span></div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;  <span class="comment">// &lt;zircon/tls.h&gt; defines ZX_TLS_STACK_GUARD_OFFSET with this value.</span></div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetFuchsia())</div><div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a>(IRB, -0x10);</div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;</div><div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a17180ab270ca3a7dae00ca8c8865de7c">TargetLowering::getIRStackGuard</a>(IRB);</div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;}</div><div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;</div><div class="line"><a name="l13218"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">13218</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">AArch64TargetLowering::insertSSPDeclarations</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M)<span class="keyword"> const </span>{</div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;  <span class="comment">// MSVC CRT provides functionalities for stack protection.</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;getTargetTriple().isWindowsMSVCEnvironment()) {</div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;    <span class="comment">// MSVC CRT has a global variable holding security cookie.</span></div><div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;    M.<a class="code" href="classllvm_1_1Module.html#abd8f7242df6ecb10f429c4d39403c334">getOrInsertGlobal</a>(<span class="stringliteral">&quot;__security_cookie&quot;</span>,</div><div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;                        <a class="code" href="classllvm_1_1Type.html#a7fe9ccd4893f4e2caa826126c09545ea">Type::getInt8PtrTy</a>(M.<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>()));</div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;</div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;    <span class="comment">// MSVC CRT has a function to validate security cookie.</span></div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;    <a class="code" href="classllvm_1_1FunctionCallee.html">FunctionCallee</a> SecurityCheckCookie = M.<a class="code" href="classllvm_1_1Module.html#abb107e4edbf05eae92936cba6801c2d9">getOrInsertFunction</a>(</div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;        <span class="stringliteral">&quot;__security_check_cookie&quot;</span>, <a class="code" href="classllvm_1_1Type.html#a6e20e76960d952de088354cbcd14c3ab">Type::getVoidTy</a>(M.<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>()),</div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;        <a class="code" href="classllvm_1_1Type.html#a7fe9ccd4893f4e2caa826126c09545ea">Type::getInt8PtrTy</a>(M.<a class="code" href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">getContext</a>()));</div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = dyn_cast&lt;Function&gt;(SecurityCheckCookie.<a class="code" href="classllvm_1_1FunctionCallee.html#a0055cd5464b935f571b36979a86bd7fc">getCallee</a>())) {</div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;      <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;setCallingConv(<a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">CallingConv::Win64</a>);</div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;      <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;addAttribute(1, Attribute::AttrKind::InReg);</div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;    }</div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;  }</div><div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#af3e31a71f6d0e55d41956d5b20ed7989">TargetLowering::insertSSPDeclarations</a>(M);</div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;}</div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;</div><div class="line"><a name="l13238"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">13238</a></span>&#160;<a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">AArch64TargetLowering::getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M)<span class="keyword"> const </span>{</div><div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;  <span class="comment">// MSVC CRT has a global variable holding security cookie.</span></div><div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;getTargetTriple().isWindowsMSVCEnvironment())</div><div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;    <span class="keywordflow">return</span> M.<a class="code" href="classllvm_1_1Module.html#aeb548ad4e336f7f3d3cc91578b5de0a8">getGlobalVariable</a>(<span class="stringliteral">&quot;__security_cookie&quot;</span>);</div><div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a40e9675119de3bcd2fd05b549994a17d">TargetLowering::getSDagStackGuard</a>(M);</div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;}</div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;</div><div class="line"><a name="l13245"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">13245</a></span>&#160;<a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">AArch64TargetLowering::getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M)<span class="keyword"> const </span>{</div><div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;  <span class="comment">// MSVC CRT has a function to validate security cookie.</span></div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;getTargetTriple().isWindowsMSVCEnvironment())</div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;    <span class="keywordflow">return</span> M.<a class="code" href="classllvm_1_1Module.html#a209a615a3a32241323420cca24b5520a">getFunction</a>(<span class="stringliteral">&quot;__security_check_cookie&quot;</span>);</div><div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a5cc7ede2e4ce0498c628270ca97ed75c">TargetLowering::getSSPStackGuardCheck</a>(M);</div><div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;}</div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;</div><div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab5aa91b8af0aaa9f206ca3c82c79f1cc">13252</a></span>&#160;<a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab5aa91b8af0aaa9f206ca3c82c79f1cc">AArch64TargetLowering::getSafeStackPointerLocation</a>(<a class="code" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB)<span class="keyword"> const </span>{</div><div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;  <span class="comment">// Android provides a fixed TLS slot for the SafeStack pointer. See the</span></div><div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;  <span class="comment">// definition of TLS_SLOT_SAFESTACK in</span></div><div class="line"><a name="l13255"></a><span class="lineno">13255</span>&#160;  <span class="comment">// https://android.googlesource.com/platform/bionic/+/master/libc/private/bionic_tls.h</span></div><div class="line"><a name="l13256"></a><span class="lineno">13256</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetAndroid())</div><div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a>(IRB, 0x48);</div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;</div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;  <span class="comment">// Fuchsia is similar.</span></div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;  <span class="comment">// &lt;zircon/tls.h&gt; defines ZX_TLS_UNSAFE_SP_OFFSET with this value.</span></div><div class="line"><a name="l13261"></a><span class="lineno">13261</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetFuchsia())</div><div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a>(IRB, -0x8);</div><div class="line"><a name="l13263"></a><span class="lineno">13263</span>&#160;</div><div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a166173227b1d839e059c48c2b3df542f">TargetLowering::getSafeStackPointerLocation</a>(IRB);</div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;}</div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;</div><div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">13267</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial</a>(</div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI)<span class="keyword"> const </span>{</div><div class="line"><a name="l13269"></a><span class="lineno">13269</span>&#160;  <span class="comment">// Only sink &#39;and&#39; mask to cmp use block if it is masking a single bit, since</span></div><div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;  <span class="comment">// this is likely to be fold the and/cmp/br into a single tbz instruction.  It</span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;  <span class="comment">// may be beneficial to sink in other cases, but we would have to check that</span></div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;  <span class="comment">// the cmp would not get folded into the br to form a cbz for these to be</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;  <span class="comment">// beneficial.</span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;  <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a>* <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a>&gt;(AndI.<a class="code" href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">getOperand</a>(1));</div><div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;  <span class="keywordflow">if</span> (!Mask)</div><div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;  <span class="keywordflow">return</span> Mask-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">getValue</a>().<a class="code" href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">isPowerOf2</a>();</div><div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;}</div><div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;</div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">AArch64TargetLowering::</a></div><div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">13281</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">    shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div><div class="line"><a name="l13282"></a><span class="lineno">13282</span>&#160;        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>,</div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;        <span class="keywordtype">unsigned</span> OldShiftOpcode, <span class="keywordtype">unsigned</span> NewShiftOpcode,</div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;        <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l13285"></a><span class="lineno">13285</span>&#160;  <span class="comment">// Does baseline recommend not to perform the fold by default?</span></div><div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div><div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160;          X, XC, CC, Y, OldShiftOpcode, NewShiftOpcode, DAG))</div><div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;  <span class="comment">// Else, if this is a vector shift, prefer &#39;shl&#39;.</span></div><div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;  <span class="keywordflow">return</span> X.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>() || NewShiftOpcode == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">ISD::SHL</a>;</div><div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;}</div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;</div><div class="line"><a name="l13293"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af9e55aded8a75e02f5eee70defb91c72">13293</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af9e55aded8a75e02f5eee70defb91c72">AArch64TargetLowering::shouldExpandShift</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;                                              <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N)<span class="keyword"> const </span>{</div><div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;  <span class="keywordflow">if</span> (DAG.<a class="code" href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>() &amp;&amp;</div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;      !Subtarget-&gt;isTargetWindows() &amp;&amp; !Subtarget-&gt;isTargetDarwin())</div><div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;}</div><div class="line"><a name="l13300"></a><span class="lineno">13300</span>&#160;</div><div class="line"><a name="l13301"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">13301</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">AArch64TargetLowering::initializeSplitCSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l13302"></a><span class="lineno">13302</span>&#160;  <span class="comment">// Update IsSplitCSR in AArch64unctionInfo.</span></div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;  <a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a> *AFI = Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html">AArch64FunctionInfo</a>&gt;();</div><div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;  AFI-&gt;<a class="code" href="classllvm_1_1AArch64FunctionInfo.html#a538aa174513553563cbd28d78b7222df">setIsSplitCSR</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;}</div><div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;</div><div class="line"><a name="l13307"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a274e0b2a3317e02e247f5bae3b14ba58">13307</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a274e0b2a3317e02e247f5bae3b14ba58">AArch64TargetLowering::insertCopiesSplitCSR</a>(</div><div class="line"><a name="l13308"></a><span class="lineno">13308</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1Entry.html">Entry</a>,</div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits)<span class="keyword"> const </span>{</div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> *TRI = Subtarget-&gt;getRegisterInfo();</div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *IStart = TRI-&gt;<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a35e0d4e10fc033d23cb665a9f6ef4bc6">getCalleeSavedRegsViaCopy</a>(Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;  <span class="keywordflow">if</span> (!IStart)</div><div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l13314"></a><span class="lineno">13314</span>&#160;</div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Subtarget-&gt;getInstrInfo();</div><div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = IStart; *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;    <span class="keywordflow">if</span> (AArch64::GPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l13321"></a><span class="lineno">13321</span>&#160;      RC = &amp;AArch64::GPR64RegClass;</div><div class="line"><a name="l13322"></a><span class="lineno">13322</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AArch64::FPR64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;      RC = &amp;AArch64::FPR64RegClass;</div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register class in CSRsViaCopy!&quot;</span>);</div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;</div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewVR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;    <span class="comment">// Create copy from CSR to a virtual register.</span></div><div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;    <span class="comment">// FIXME: this currently does not emit CFI pseudo-instructions, it works</span></div><div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;    <span class="comment">// fine for CXX_FAST_TLS since the C++-style TLS access functions should be</span></div><div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;    <span class="comment">// nounwind. If we want to generalize this later, we may need to emit</span></div><div class="line"><a name="l13332"></a><span class="lineno">13332</span>&#160;    <span class="comment">// CFI pseudo-instructions.</span></div><div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(</div><div class="line"><a name="l13334"></a><span class="lineno">13334</span>&#160;               Attribute::NoUnwind) &amp;&amp;</div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;           <span class="stringliteral">&quot;Function should be nounwind in insertCopiesSplitCSR!&quot;</span>);</div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;    Entry-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Entry, MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), NewVR)</div><div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;        .addReg(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;</div><div class="line"><a name="l13340"></a><span class="lineno">13340</span>&#160;    <span class="comment">// Insert the copy-back instructions right before the terminator.</span></div><div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> *Exit : Exits)</div><div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*Exit, Exit-&gt;getFirstTerminator(), <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>(),</div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::COPY), *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;          .addReg(NewVR);</div><div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;  }</div><div class="line"><a name="l13346"></a><span class="lineno">13346</span>&#160;}</div><div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;</div><div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">13348</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">AArch64TargetLowering::isIntDivCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr)<span class="keyword"> const </span>{</div><div class="line"><a name="l13349"></a><span class="lineno">13349</span>&#160;  <span class="comment">// Integer division on AArch64 is expensive. However, when aggressively</span></div><div class="line"><a name="l13350"></a><span class="lineno">13350</span>&#160;  <span class="comment">// optimizing for code size, we prefer to use a div instruction, as it is</span></div><div class="line"><a name="l13351"></a><span class="lineno">13351</span>&#160;  <span class="comment">// usually smaller than the alternative sequence.</span></div><div class="line"><a name="l13352"></a><span class="lineno">13352</span>&#160;  <span class="comment">// The exception to this is vector division. Since AArch64 doesn&#39;t have vector</span></div><div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;  <span class="comment">// integer division, leaving the division as-is is a loss even in terms of</span></div><div class="line"><a name="l13354"></a><span class="lineno">13354</span>&#160;  <span class="comment">// size, because it will have to be scalarized, while the alternative code</span></div><div class="line"><a name="l13355"></a><span class="lineno">13355</span>&#160;  <span class="comment">// sequence can be performed in vector form.</span></div><div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;  <span class="keywordtype">bool</span> OptSize =</div><div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;      Attr.<a class="code" href="classllvm_1_1AttributeList.html#a1b4ef98819626922109569646ab67a29">hasAttribute</a>(<a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a895001b186ed51e1cb7a256dbd3545f8">AttributeList::FunctionIndex</a>, Attribute::MinSize);</div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;  <span class="keywordflow">return</span> OptSize &amp;&amp; !VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>();</div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;}</div><div class="line"><a name="l13360"></a><span class="lineno">13360</span>&#160;</div><div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">13361</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">AArch64TargetLowering::preferIncOfAddToSubOfNot</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l13362"></a><span class="lineno">13362</span>&#160;  <span class="comment">// We want inc-of-add for scalars and sub-of-not for vectors.</span></div><div class="line"><a name="l13363"></a><span class="lineno">13363</span>&#160;  <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div><div class="line"><a name="l13364"></a><span class="lineno">13364</span>&#160;}</div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;</div><div class="line"><a name="l13366"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">13366</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">AArch64TargetLowering::enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l13367"></a><span class="lineno">13367</span>&#160;  <span class="keywordflow">return</span> Subtarget-&gt;hasAggressiveFMA() &amp;&amp; VT.<a class="code" href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">isFloatingPoint</a>();</div><div class="line"><a name="l13368"></a><span class="lineno">13368</span>&#160;}</div><div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;</div><div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">13371</a></span>&#160;<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">AArch64TargetLowering::getVaListSizeInBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l13372"></a><span class="lineno">13372</span>&#160;  <span class="keywordflow">if</span> (Subtarget-&gt;isTargetDarwin() || Subtarget-&gt;isTargetWindows())</div><div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DL).<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>();</div><div class="line"><a name="l13374"></a><span class="lineno">13374</span>&#160;</div><div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;  <span class="keywordflow">return</span> 3 * <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(DL).<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() + 2 * 32;</div><div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;}</div><div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;</div><div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;<span class="keywordtype">void</span> AArch64TargetLowering::finalizeLowering(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a82dae3770bc0368781164cdd92842975">computeMaxCallFrameSize</a>(MF);</div><div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">TargetLoweringBase::finalizeLowering</a>(MF);</div><div class="line"><a name="l13381"></a><span class="lineno">13381</span>&#160;}</div><div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;</div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;<span class="comment">// Unlike X86, we let frame lowering assign offsets to all catch objects.</span></div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">13384</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">AArch64TargetLowering::needsFixedCatchObjects</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l13385"></a><span class="lineno">13385</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l13386"></a><span class="lineno">13386</span>&#160;}</div><div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a6daf84c14b52040e69388b224b33642f"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6daf84c14b52040e69388b224b33642f">llvm::AArch64Subtarget::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00266">AArch64Subtarget.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a4010b1841b5e6ade2f4ad494cc2169b0"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a4010b1841b5e6ade2f4ad494cc2169b0">llvm::AArch64Subtarget::isTargetELF</a></div><div class="ttdeci">bool isTargetELF() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00415">AArch64Subtarget.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acf5d1c40abe4982609f6e3818c60589c"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acf5d1c40abe4982609f6e3818c60589c">llvm::SelectionDAG::getStore</a></div><div class="ttdeci">SDValue getStore(SDValue Chain, const SDLoc &amp;dl, SDValue Val, SDValue Ptr, MachinePointerInfo PtrInfo, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdoc">Helper function to build ISD::STORE nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06919">SelectionDAG.cpp:6919</a></div></div>
<div class="ttc" id="InstCombineVectorOps_8cpp_html_a5ef308f5547e4c1a6dfe646dd7ea7abc"><div class="ttname"><a href="InstCombineVectorOps_8cpp.html#a5ef308f5547e4c1a6dfe646dd7ea7abc">ShuffleOps</a></div><div class="ttdeci">std::pair&lt; Value *, Value * &gt; ShuffleOps</div><div class="ttdoc">We are building a shuffle to create V, which is a sequence of insertelement, extractelement pairs...</div><div class="ttdef"><b>Definition:</b> <a href="InstCombineVectorOps_8cpp_source.html#l00604">InstCombineVectorOps.cpp:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110add9a41fa65a9675200d73710a82b880e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add9a41fa65a9675200d73710a82b880e">llvm::ISD::SPONENTRY</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00074">ISDOpcodes.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00235">AArch64BaseInfo.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aec822bd18b696d033e3fb3a91db5b1ef"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aec822bd18b696d033e3fb3a91db5b1ef">llvm::AArch64_AM::isAdvSIMDModImmType6</a></div><div class="ttdeci">static bool isAdvSIMDModImmType6(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00527">AArch64AddressingModes.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon&lt; T &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a259377f45e784fc67abf0078bc77e7d5"><div class="ttname"><a href="classllvm_1_1Type.html#a259377f45e784fc67abf0078bc77e7d5">llvm::Type::getVectorElementType</a></div><div class="ttdeci">Type * getVectorElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00376">Type.h:376</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">llvm::ISD::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00064">ISDOpcodes.h:64</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad34aa0262dce6014056d3d3be02682af"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a></div><div class="ttdeci">static bool isVShiftLImm(SDValue Op, EVT VT, bool isLong, int64_t &amp;Cnt)</div><div class="ttdoc">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08308">AArch64ISelLowering.cpp:8308</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">llvm::AArch64ISD::UADDV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00149">AArch64ISelLowering.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a4b9a38005d95189db3246e0e4ec6088d"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a4b9a38005d95189db3246e0e4ec6088d">llvm::MachineFrameInfo::setFrameAddressIsTaken</a></div><div class="ttdeci">void setFrameAddressIsTaken(bool T)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00366">MachineFrameInfo.h:366</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a79e1ff72b0696967f513813e78461737"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a79e1ff72b0696967f513813e78461737">llvm::SDNodeFlags::setAllowReassociation</a></div><div class="ttdeci">void setAllowReassociation(bool b)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00449">SelectionDAGNodes.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226">llvm::Intrinsic::not_intrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00041">Intrinsics.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a653b50544a10960bb00a202119029cc6"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a653b50544a10960bb00a202119029cc6">llvm::MVT::nxv4i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00159">MachineValueType.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00625">ISDOpcodes.h:625</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb">llvm::ISD::FP_ROUND</a></div><div class="ttdoc">X = FP_ROUND(Y, TRUNC) - Rounding &amp;#39;Y&amp;#39; from a larger floating point type down to the precision of the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00599">ISDOpcodes.h:599</a></div></div>
<div class="ttc" id="RuntimeLibcalls_8h_html"><div class="ttname"><a href="RuntimeLibcalls_8h.html">RuntimeLibcalls.h</a></div></div>
<div class="ttc" id="classllvm_1_1StoreInst_html_a14298313bdf734e2db5a921cc6e861a0"><div class="ttname"><a href="classllvm_1_1StoreInst.html#a14298313bdf734e2db5a921cc6e861a0">llvm::StoreInst::getValueOperand</a></div><div class="ttdeci">Value * getValueOperand()</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00426">Instructions.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00074">AArch64ISelLowering.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a191a65cff7d80b2651df427db2bbf908"><div class="ttname"><a href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">llvm::CCState::getFirstUnallocated</a></div><div class="ttdeci">unsigned getFirstUnallocated(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdoc">getFirstUnallocated - Return the index of the first unallocated register in the set, or Regs.size() if they are all allocated. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00344">CallingConvLower.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">llvm::AArch64ISD::CCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00063">AArch64ISelLowering.h:63</a></div></div>
<div class="ttc" id="unionSetCCInfo_html"><div class="ttname"><a href="unionSetCCInfo.html">SetCCInfo</a></div><div class="ttdoc">Helper structure to keep track of SetCC information. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10547">AArch64ISelLowering.cpp:10547</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca632c68154579a54426d0841e490ddb40">llvm::TargetLowering::CW_Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03877">TargetLowering.h:3877</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00899">MachineValueType.h:899</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ab5bb854fadd42503c849c4a48d7f3d90">llvm::ISD::PRE_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00987">ISDOpcodes.h:987</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3b5254c39b86764ce2ca093701342756"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a></div><div class="ttdeci">static bool isUZP_v_undef_Mask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdoc">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of &quot;vector_shuffle v...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06911">AArch64ISelLowering.cpp:6911</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a34218a663a02de9dc2d26a5639f58ebe"><div class="ttname"><a href="classllvm_1_1CCState.html#a34218a663a02de9dc2d26a5639f58ebe">llvm::CCState::AnalyzeCallResult</a></div><div class="ttdeci">void AnalyzeCallResult(const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeCallResult - Analyze the return values of a call, incorporating info about the passed values i...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00163">CallingConvLower.cpp:163</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a798a85d56b9dc609e615130607563819"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">llvm::AArch64TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08686">AArch64ISelLowering.cpp:8686</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">llvm::AArch64ISD::CCMN</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00064">AArch64ISelLowering.h:64</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="IR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a4d6c15e3c63d12b4bda2e3c8fb8ab256"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a4d6c15e3c63d12b4bda2e3c8fb8ab256">OP_VZIPR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07598">ARMISelLowering.cpp:7598</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2852a5b6baa80b1589a46737210a8cad">llvm::ISD::FSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9f59cc264907eb86e29564d5f6a5b213">llvm::ISD::FMINNUM</a></div><div class="ttdoc">FMINNUM/FMAXNUM - Perform floating-point minimum or maximum on two values. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00652">ISDOpcodes.h:652</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8h_html"><div class="ttname"><a href="AArch64ISelLowering_8h.html">AArch64ISelLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01153">SelectionDAGNodes.h:1153</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_a24bca8838396aa81b87de8e7ac774b19"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a24bca8838396aa81b87de8e7ac774b19">llvm::PatternMatch::m_Value</a></div><div class="ttdeci">class_match&lt; Value &gt; m_Value()</div><div class="ttdoc">Match an arbitrary value and ignore it. </div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00071">PatternMatch.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a49615145fd6c985a530ec3743d053475">llvm::MVT::v4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00128">MachineValueType.h:128</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">llvm::AArch64ISD::VSHL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00113">AArch64ISelLowering.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af2217d25138eade76a256c4c3dc131bd">llvm::AArch64II::MO_G3</a></div><div class="ttdoc">MO_G3 - A symbol operand with this flag (granule 3) represents the high 16-bits of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00589">AArch64BaseInfo.h:589</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01811">SelectionDAGNodes.h:1811</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_a6cf95c37a0f5c48f2a4d13b7bfb34b5d"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a6cf95c37a0f5c48f2a4d13b7bfb34b5d">llvm::PatternMatch::m_Undef</a></div><div class="ttdeci">class_match&lt; UndefValue &gt; m_Undef()</div><div class="ttdoc">Match an arbitrary undef constant. </div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00087">PatternMatch.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_acfccdc88728bd6cf5480b991d04cfc6a"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#acfccdc88728bd6cf5480b991d04cfc6a">llvm::IRBuilder::CreateConstGEP1_32</a></div><div class="ttdeci">Value * CreateConstGEP1_32(Value *Ptr, unsigned Idx0, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l01866">IRBuilder.h:1866</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab6c84d6babf56cd968fd59671fab96ed"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a></div><div class="ttdeci">static SDValue LowerADDC_ADDE_SUBC_SUBE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02423">AArch64ISelLowering.cpp:2423</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac09a26e109681cbdf198337dd3ef745f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac09a26e109681cbdf198337dd3ef745f">llvm::AArch64ISD::REV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00211">AArch64ISelLowering.h:211</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ad1d4d71bf37fea6a3170f27438d41e6d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ad1d4d71bf37fea6a3170f27438d41e6d">llvm::TargetLoweringBase::setLoadExtAction</a></div><div class="ttdeci">void setLoadExtAction(unsigned ExtType, MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified load with extension does not work with the specified type and indicate wh...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02011">TargetLowering.h:2011</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9133d7cfb6a66404ff7757b699bc3941">llvm::ISD::FCOS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_aecb93439702247fe5353a9966f7cefcd"><div class="ttname"><a href="classllvm_1_1Value.html#aecb93439702247fe5353a9966f7cefcd">llvm::Value::uses</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; uses()</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00375">Value.h:375</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8cpp_html_a6dee2d9e1e2a288de903228075ac71de"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a></div><div class="ttdeci">static bool isConstant(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l01490">AMDGPUInstructionSelector.cpp:1490</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_aa2bf24e995494a7c64d8f3e02818ad30"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa2bf24e995494a7c64d8f3e02818ad30">llvm::AArch64Subtarget::ClassifyGlobalReference</a></div><div class="ttdeci">unsigned ClassifyGlobalReference(const GlobalValue *GV, const TargetMachine &amp;TM) const</div><div class="ttdoc">ClassifyGlobalReference - Find the target operand flags that describe how a global value should be re...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8cpp_source.html#l00212">AArch64Subtarget.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a1c861a21f795c3108ab690f3a45c881a"><div class="ttname"><a href="classllvm_1_1SDValue.html#a1c861a21f795c3108ab690f3a45c881a">llvm::SDValue::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01189">SelectionDAGNodes.h:1189</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06176">AArch64ISelLowering.cpp:6176</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586cbcab7599db1f50f3b6759115179b">llvm::MVT::i128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00045">MachineValueType.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MemIntrinsicSDNode_html"><div class="ttname"><a href="classllvm_1_1MemIntrinsicSDNode.html">llvm::MemIntrinsicSDNode</a></div><div class="ttdoc">This SDNode is used for target intrinsics that touch memory and need an associated MachineMemOperand...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01480">SelectionDAGNodes.h:1480</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a77b2bc5f9889e28d62cd422589e45736"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a77b2bc5f9889e28d62cd422589e45736">OP_VREV</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07587">ARMISelLowering.cpp:7587</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">llvm::AArch64ISD::FCMEQz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00140">AArch64ISelLowering.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_aa2ebfcf378eb3c7d2ad24c4269b3d42a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#aa2ebfcf378eb3c7d2ad24c4269b3d42a">llvm::AArch64Subtarget::isLittleEndian</a></div><div class="ttdeci">bool isLittleEndian() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00405">AArch64Subtarget.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad687d3401b5b0769d08e78fcdb51acb2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">llvm::AArch64TargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09565">AArch64ISelLowering.cpp:9565</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a0622a72b15dee45d1694b152ccb7f15b"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a0622a72b15dee45d1694b152ccb7f15b">llvm::GlobalAddressSDNode::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01725">SelectionDAGNodes.h:1725</a></div></div>
<div class="ttc" id="classllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a6aef1658dc627ec13f4fc59382463d9e">llvm::HexagonISD::JT</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00051">HexagonISelLowering.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7e6dca8262a3de788d1bab4ba184d675">llvm::ISD::EXTRACT_ELEMENT</a></div><div class="ttdoc">EXTRACT_ELEMENT - This is used to get the lower or upper (determined by a Constant, which is required to be operand #1) half of the integer or float value specified as operand #0. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00185">ISDOpcodes.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01620">APInt.h:1620</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309eac13545a6345c7d5b3c9cc8932ad3b0e9">llvm::Sched::Source</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00100">TargetLowering.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a6bfb4190fd6ae5758701eed8b0c06edf"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6bfb4190fd6ae5758701eed8b0c06edf">llvm::AArch64Subtarget::hasNEON</a></div><div class="ttdeci">bool hasNEON() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00311">AArch64Subtarget.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html">llvm::AArch64FunctionInfo</a></div><div class="ttdoc">AArch64FunctionInfo - This class is derived from MachineFunctionInfo and contains private AArch64-spe...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00033">AArch64MachineFunctionInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aae9cf790eaa990b803a93058582d78e8"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aae9cf790eaa990b803a93058582d78e8">llvm::TargetLoweringBase::MaxLoadsPerMemcmpOptSize</a></div><div class="ttdeci">unsigned MaxLoadsPerMemcmpOptSize</div><div class="ttdoc">Likewise for functions with the OptSize attribute. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02902">TargetLowering.h:2902</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a23f2f5947fc429aff1270651c6d019ea"><div class="ttname"><a href="classllvm_1_1SDNode.html#a23f2f5947fc429aff1270651c6d019ea">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the SelectionDAG opcode value for this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00663">SelectionDAGNodes.h:663</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_af4df25f698bb1307c5b3b9d5ac214fb4"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#af4df25f698bb1307c5b3b9d5ac214fb4">llvm::AArch64_AM::encodeAdvSIMDModImmType3</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType3(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00486">AArch64AddressingModes.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120aa530fb2056fbb72e132893eba6ff4883"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120aa530fb2056fbb72e132893eba6ff4883">llvm::TLSModel::GeneralDynamic</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00043">CodeGen.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function. </div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00029">Argument.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset is a wrapper around scalable and non-scalable offsets and is used in several functions su...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64StackOffset_8h_source.html#l00037">AArch64StackOffset.h:37</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aed80d9ad70fe74f3136dd25a2eee1c47"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a></div><div class="ttdeci">static SDValue performLDNT1Combine(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11243">AArch64ISelLowering.cpp:11243</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00158">MipsISelLowering.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ae1f54fa7a42bfe0913b9fe2e869a958c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">llvm::AArch64TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09616">AArch64ISelLowering.cpp:9616</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">llvm::AArch64ISD::SMULL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00195">AArch64ISelLowering.h:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1ore_html_a8f5533240c6722d987a2443cba42019d"><div class="ttname"><a href="namespacellvm_1_1ore.html#a8f5533240c6722d987a2443cba42019d">llvm::ore::NV</a></div><div class="ttdeci">DiagnosticInfoOptimizationBase::Argument NV</div><div class="ttdef"><b>Definition:</b> <a href="OptimizationRemarkEmitter_8h_source.html#l00126">OptimizationRemarkEmitter.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">llvm::AArch64ISD::BSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00095">AArch64ISelLowering.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_af5aaf1970a8d2d5cbe00aacabb37e011"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#af5aaf1970a8d2d5cbe00aacabb37e011">llvm::AArch64FunctionInfo::setVarArgsGPRSize</a></div><div class="ttdeci">void setVarArgsGPRSize(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00259">AArch64MachineFunctionInfo.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a2439ae15631bb535935cd5528e263ca7"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a2439ae15631bb535935cd5528e263ca7">llvm::AArch64Subtarget::isMisaligned128StoreSlow</a></div><div class="ttdeci">bool isMisaligned128StoreSlow() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00328">AArch64Subtarget.h:328</a></div></div>
<div class="ttc" id="classllvm_1_1LSBaseSDNode_html_a71105d487621e12a82312412b5aa95e4"><div class="ttname"><a href="classllvm_1_1LSBaseSDNode.html#a71105d487621e12a82312412b5aa95e4">llvm::LSBaseSDNode::isIndexed</a></div><div class="ttdeci">bool isIndexed() const</div><div class="ttdoc">Return true if this is a pre/post inc/dec load/store. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02211">SelectionDAGNodes.h:2211</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a438b0136b755625f50ea227cc19e5ad9"><div class="ttname"><a href="classllvm_1_1Triple.html#a438b0136b755625f50ea227cc19e5ad9">llvm::Triple::isOSMSVCRT</a></div><div class="ttdeci">bool isOSMSVCRT() const</div><div class="ttdoc">Is this a &quot;Windows&quot; OS targeting a &quot;MSVCRT.dll&quot; environment. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00576">Triple.h:576</a></div></div>
<div class="ttc" id="Instructions_8h_html"><div class="ttname"><a href="Instructions_8h.html">Instructions.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_adff1fcbcf8e82995a72f1efd2d62ec11"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#adff1fcbcf8e82995a72f1efd2d62ec11">llvm::TargetLowering::DAGCombinerInfo::CombineTo</a></div><div class="ttdeci">SDValue CombineTo(SDNode *N, ArrayRef&lt; SDValue &gt; To, bool AddTo=true)</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombiner_8cpp_source.html#l00759">DAGCombiner.cpp:759</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b631ac3ef73be923372fb2fb1de405e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b631ac3ef73be923372fb2fb1de405e">llvm::SelectionDAG::getCALLSEQ_END</a></div><div class="ttdeci">SDValue getCALLSEQ_END(SDValue Chain, SDValue Op1, SDValue Op2, SDValue InGlue, const SDLoc &amp;DL)</div><div class="ttdoc">Return a new CALLSEQ_END node, which always must have a glue result (to ensure it&amp;#39;s not CSE&amp;#39;d)...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00895">SelectionDAG.h:895</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">llvm::AArch64II::MO_NO_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00573">AArch64BaseInfo.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00179">AArch64ISelLowering.h:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aa5506efe3dc67f7b794331f0cbffddaf">llvm::AArch64CC::HI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00244">AArch64BaseInfo.h:244</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_abc2faab09dd74a706e426de046a3f4a0"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a></div><div class="ttdeci">static SDValue performVSelectCombine(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12186">AArch64ISelLowering.cpp:12186</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a20257a4d3833cf88afd42caeaed70dde">llvm::ISD::SETOLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01053">ISDOpcodes.h:1053</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html_a6f89a07c015a54253416b726e352bdc4"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html#a6f89a07c015a54253416b726e352bdc4">llvm::BuildVectorSDNode::isConstantSplat</a></div><div class="ttdeci">bool isConstantSplat(APInt &amp;SplatValue, APInt &amp;SplatUndef, unsigned &amp;SplatBitSize, bool &amp;HasAnyUndefs, unsigned MinSplatBits=0, bool isBigEndian=false) const</div><div class="ttdoc">Check if this is a constant splat, and if so, find the smallest element size that splats the vector...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09503">SelectionDAG.cpp:9503</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a2fbb20906245b5a07551c13da1409712"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a></div><div class="ttdeci">static SDValue performNEONPostLDSTCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdoc">Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11624">AArch64ISelLowering.cpp:11624</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00029">AArch64ISelLowering.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00254">AArch64ISelLowering.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1e0cfc795f0b068229dcec6eecb69499">llvm::MVT::f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">llvm::AArch64ISD::LDP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00278">AArch64ISelLowering.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf">llvm::ISD::EXTRACT_SUBVECTOR</a></div><div class="ttdoc">EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR (an vector value) starting with the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00412">ISDOpcodes.h:412</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a5fbc38db5c4f3ef878ab19245d3f381d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a5fbc38db5c4f3ef878ab19245d3f381d">llvm::ISD::getSetCCInverse</a></div><div class="ttdeci">CondCode getSetCCInverse(CondCode Operation, EVT Type)</div><div class="ttdoc">Return the operation corresponding to !(X op Y), where &amp;#39;op&amp;#39; is a valid SetCC operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00372">SelectionDAG.cpp:372</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d5e322b263f0d5ea4204efafc1d78bb">llvm::ISD::BR_CC</a></div><div class="ttdoc">BR_CC - Conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00708">ISDOpcodes.h:708</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a0e62ecb2c693281fafd77f39b2ddd284"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a0e62ecb2c693281fafd77f39b2ddd284">llvm::CallingConv::AArch64_VectorCall</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00234">CallingConv.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a17dbc2feaea84ef8d353095d6e618f29"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a17dbc2feaea84ef8d353095d6e618f29">llvm::CCValAssign::getLocReg</a></div><div class="ttdeci">Register getLocReg() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00150">CallingConvLower.h:150</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a07452f6d47c11b3861338e0c2594f572"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a07452f6d47c11b3861338e0c2594f572">performLD1GatherCombine</a></div><div class="ttdeci">static SDValue performLD1GatherCombine(SDNode *N, SelectionDAG &amp;DAG, unsigned Opcode, bool OnlyPackedOffsets=true)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12428">AArch64ISelLowering.cpp:12428</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af675e759c0ffff8d48ea14a60fe3517b">llvm::ISD::UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="AArch64AsmParser_8cpp_html_ab163bd42e90805aad69407416086a7d6"><div class="ttname"><a href="AArch64AsmParser_8cpp.html#ab163bd42e90805aad69407416086a7d6">MatchRegisterName</a></div><div class="ttdeci">static unsigned MatchRegisterName(StringRef Name)</div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a38c927e76bc590a0a6f0ee9df64a7176"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a></div><div class="ttdeci">static bool isUZPMask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06863">AArch64ISelLowering.cpp:6863</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">llvm::AArch64ISD::CMEQz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00135">AArch64ISelLowering.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a7f04634c15a04a59d5f234002e613b5b">llvm::AArch64II::MO_PAGE</a></div><div class="ttdoc">MO_PAGE - A symbol operand with this flag represents the pc-relative offset of the 4K page containing...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00580">AArch64BaseInfo.h:580</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad1476240ebd4bc1b48535567993515fb"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a></div><div class="ttdeci">static bool isTRN_v_undef_Mask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdoc">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of &quot;vector_shuffle v...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06930">AArch64ISelLowering.cpp:6930</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionType_html_a20cdc3911828248e70dbeae018106b76"><div class="ttname"><a href="classllvm_1_1FunctionType.html#a20cdc3911828248e70dbeae018106b76">llvm::FunctionType::getParamType</a></div><div class="ttdeci">Type * getParamType(unsigned i) const</div><div class="ttdoc">Parameter type accessors. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00140">DerivedTypes.h:140</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html_aba205f553f24c184ea47fc1a6cb56537"><div class="ttname"><a href="structllvm_1_1KnownBits.html#aba205f553f24c184ea47fc1a6cb56537">llvm::KnownBits::One</a></div><div class="ttdeci">APInt One</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00024">KnownBits.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_ae6a36a39ba58483cf572055425488946"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#ae6a36a39ba58483cf572055425488946">llvm::AArch64Subtarget::hasLSE</a></div><div class="ttdeci">bool hasLSE() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00315">AArch64Subtarget.h:315</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html">llvm::ISD::InputArg</a></div><div class="ttdoc">InputArg - This struct carries flags and type information about a single incoming (formal) argument o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00157">TargetCallingConv.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_abf8d0055af4879a302268d3f834b2be5"><div class="ttname"><a href="classllvm_1_1MVT.html#abf8d0055af4879a302268d3f834b2be5">llvm::MVT::getVectorVT</a></div><div class="ttdeci">static MVT getVectorVT(MVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00918">MachineValueType.h:918</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239ef"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239ef">llvm::ARM_AM::ShiftOpc</a></div><div class="ttdeci">ShiftOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00027">ARMAddressingModes.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac27a43f98abb2d1ee2f2ce99a0b34b36">llvm::ISD::FMINIMUM</a></div><div class="ttdoc">FMINIMUM/FMAXIMUM - NaN-propagating minimum/maximum that also treat -0.0 as less than 0...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00663">ISDOpcodes.h:663</a></div></div>
<div class="ttc" id="structllvm_1_1ForwardedRegister_html"><div class="ttname"><a href="structllvm_1_1ForwardedRegister.html">llvm::ForwardedRegister</a></div><div class="ttdoc">Describes a register that needs to be forwarded from the prologue to a musttail call. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00167">CallingConvLower.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a756347c46f7abfa1e1fefcc39502c680">llvm::AArch64CC::EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00236">AArch64BaseInfo.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8d8773b28111d8898663d4a0f6223d68">llvm::ISD::VECTOR_SHUFFLE</a></div><div class="ttdoc">VECTOR_SHUFFLE(VEC1, VEC2) - Returns a vector, of the same type as VEC1/VEC2. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00421">ISDOpcodes.h:421</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aa85c75e8eb097f02caeb5b9119eebfef"><div class="ttname"><a href="structllvm_1_1EVT.html#aa85c75e8eb097f02caeb5b9119eebfef">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const</div><div class="ttdoc">If this is a vector type, return the element type, otherwise return this. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00262">ValueTypes.h:262</a></div></div>
<div class="ttc" id="AArch64ExpandImm_8h_html"><div class="ttname"><a href="AArch64ExpandImm_8h.html">AArch64ExpandImm.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_afd4bb75fec521c3addcd5ac9d85fdce1"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#afd4bb75fec521c3addcd5ac9d85fdce1">llvm::AArch64Subtarget::hasCustomCallingConv</a></div><div class="ttdeci">bool hasCustomCallingConv() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00309">AArch64Subtarget.h:309</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aea5b190e844a4fe4712507277bee42ad"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aea5b190e844a4fe4712507277bee42ad">llvm::TargetOptions::EnableDebugEntryValues</a></div><div class="ttdeci">unsigned EnableDebugEntryValues</div><div class="ttdoc">Emit debug info about parameter&amp;#39;s entry values. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00260">TargetOptions.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ab23f031bf813c9284ac27776b414a867"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ab23f031bf813c9284ac27776b414a867">llvm::AArch64_AM::getFP16Imm</a></div><div class="ttdeci">static int getFP16Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP16Imm - Return an 8-bit floating-point version of the 16-bit floating-point value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00367">AArch64AddressingModes.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a695a19c9c3ae14638be151add82755cb">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00145">TargetLowering.h:145</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a34998313b61266257a43201da0dd344c"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a34998313b61266257a43201da0dd344c">areExtractExts</a></div><div class="ttdeci">static bool areExtractExts(Value *Ext1, Value *Ext2)</div><div class="ttdoc">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09011">AArch64ISelLowering.cpp:9011</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a1db3db2c6a74c34944e465667e413365"><div class="ttname"><a href="classllvm_1_1Type.html#a1db3db2c6a74c34944e465667e413365">llvm::Type::isSized</a></div><div class="ttdeci">bool isSized(SmallPtrSetImpl&lt; Type *&gt; *Visited=nullptr) const</div><div class="ttdoc">Return true if it makes sense to take the size of this type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00265">Type.h:265</a></div></div>
<div class="ttc" id="namespacellvm_html_add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110"><div class="ttname"><a href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::VFParamKind::Vector</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a1af840a92041720670b3ddb0abadaa84"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a1af840a92041720670b3ddb0abadaa84">llvm::TargetLowering::scalarizeVectorStore</a></div><div class="ttdeci">SDValue scalarizeVectorStore(StoreSDNode *ST, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l06599">TargetLowering.cpp:6599</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">llvm::AArch64ISD::CMGEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00136">AArch64ISelLowering.h:136</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ade8a40121f849c1f24906dfb1a4ecfd3"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a></div><div class="ttdeci">static SDValue tryCombineToEXTR(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdoc">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10108">AArch64ISelLowering.cpp:10108</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ac844d76c3324182cd41105fc61371768"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ac844d76c3324182cd41105fc61371768">llvm::AArch64_AM::isAdvSIMDModImmType12</a></div><div class="ttdeci">static bool isAdvSIMDModImmType12(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00705">AArch64AddressingModes.h:705</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15"><div class="ttname"><a href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaa6a5dd38c5c337ac6ce6d5847b1ca7f15">llvm::Type::FloatTyID</a></div><div class="ttdoc">2: 32-bit floating point type </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00059">Type.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a16a8c1f04762886c0a57a4d8b4500db1">llvm::MVT::v4i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00109">MachineValueType.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a2f9f5539ad5eab7c3de9fb21766bc78b">llvm::AArch64CC::GE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00246">AArch64BaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6e56ab8686aecd83b84810e257d84b64"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6e56ab8686aecd83b84810e257d84b64">llvm::AArch64FunctionInfo::getVarArgsStackIndex</a></div><div class="ttdeci">int getVarArgsStackIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00252">AArch64MachineFunctionInfo.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_aea6d215256ae43bc9149bf41f2cc7694"><div class="ttname"><a href="classllvm_1_1Triple.html#aea6d215256ae43bc9149bf41f2cc7694">llvm::Triple::isOSBinFormatELF</a></div><div class="ttdeci">bool isOSBinFormatELF() const</div><div class="ttdoc">Tests whether the OS uses the ELF binary format. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00624">Triple.h:624</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location, and, if it is, stores a new value there. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00547">Instructions.h:547</a></div></div>
<div class="ttc" id="namespacellvm_html_a1c90fda6284918b945fb5225a83f7c7e"><div class="ttname"><a href="namespacellvm.html#a1c90fda6284918b945fb5225a83f7c7e">llvm::CC_AArch64_DarwinPCS_VarArg</a></div><div class="ttdeci">bool CC_AArch64_DarwinPCS_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a63f75ea2cf217af622b3035de5299a08"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a></div><div class="ttdeci">static bool IsSVECntIntrinsic(SDValue S)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09734">AArch64ISelLowering.cpp:9734</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">llvm::AArch64ISD::MVNImsl</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00087">AArch64ISelLowering.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_a78735185fd19e227f3c2f0bcfcd46ae8"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#a78735185fd19e227f3c2f0bcfcd46ae8">llvm::ShuffleVectorSDNode::getSplatIndex</a></div><div class="ttdeci">int getSplatIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01530">SelectionDAGNodes.h:1530</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a79c959df09509d7ff66d9b04bc40d18d">llvm::ISD::UMUL_LOHI</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00207">ISDOpcodes.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a2fe53b15d06d979154de9230ffc90a07"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a2fe53b15d06d979154de9230ffc90a07">llvm::AArch64_AM::isAdvSIMDModImmType4</a></div><div class="ttdeci">static bool isAdvSIMDModImmType4(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00496">AArch64AddressingModes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a425636b56fa037ed7b19ef7f9de30df9"><div class="ttname"><a href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00310">MachineValueType.h:310</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ac52bce44713165c831945178e1d5f696"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ac52bce44713165c831945178e1d5f696">performXorCombine</a></div><div class="ttdeci">static SDValue performXorCombine(SDNode *N, SelectionDAG &amp;DAG, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09679">AArch64ISelLowering.cpp:9679</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">llvm::ISD::FROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e33d3c526d213ad961ce989af3d2c4e">llvm::AArch64ISD::GLD1_SXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00222">AArch64ISelLowering.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_af49fee539884eda3cd5c717bcdce4786"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#af49fee539884eda3cd5c717bcdce4786">llvm::AArch64_AM::encodeAdvSIMDModImmType1</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType1(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00456">AArch64AddressingModes.h:456</a></div></div>
<div class="ttc" id="IntrinsicInst_8h_html"><div class="ttname"><a href="IntrinsicInst_8h.html">IntrinsicInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ac9f1cc5985b1840e29407c526f7f9f34"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ac9f1cc5985b1840e29407c526f7f9f34">llvm::LoadSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02242">SelectionDAGNodes.h:2242</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a853c1c5740d292ff5b9f9483e7eb28e1"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a853c1c5740d292ff5b9f9483e7eb28e1">llvm::AArch64TargetLowering::getOptimalMemOpLLT</a></div><div class="ttdeci">LLT getOptimalMemOpLLT(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">LLT returning variant. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09407">AArch64ISelLowering.cpp:9407</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_adf2c03c241b00dbe7501b561311a882a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#adf2c03c241b00dbe7501b561311a882a">llvm::AArch64Subtarget::predictableSelectIsExpensive</a></div><div class="ttdeci">bool predictableSelectIsExpensive() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00323">AArch64Subtarget.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionCallee_html"><div class="ttname"><a href="classllvm_1_1FunctionCallee.html">llvm::FunctionCallee</a></div><div class="ttdoc">A handy container for a FunctionType+Callee-pointer pair, which can be passed around as a single enti...</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00170">DerivedTypes.h:170</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31ade1c53e7b8a373e22ec53ff7bcbace9f">llvm::ISD::UNINDEXED</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00986">ISDOpcodes.h:986</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af2a48350a921ca25a0939a82228555f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af2a48350a921ca25a0939a82228555f4">llvm::SelectionDAG::getMaskedLoad</a></div><div class="ttdeci">SDValue getMaskedLoad(EVT VT, const SDLoc &amp;dl, SDValue Chain, SDValue Base, SDValue Offset, SDValue Mask, SDValue Src0, EVT MemVT, MachineMemOperand *MMO, ISD::MemIndexedMode AM, ISD::LoadExtType, bool IsExpanding=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07065">SelectionDAG.cpp:7065</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d">llvm::AArch64ISD::FCSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00044">AArch64ISelLowering.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa5277cb85a9e7e457e952a9e8673c41e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5277cb85a9e7e457e952a9e8673c41e">llvm::AArch64ISD::SST1_UXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00240">AArch64ISelLowering.h:240</a></div></div>
<div class="ttc" id="AArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a20084f62caecb0db80ad71bdabda73c2">llvm::ISD::ADDC</a></div><div class="ttdoc">Carry-setting nodes for multiple precision addition and subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00224">ISDOpcodes.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_aab727392cab1f48b15483374f8251375"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#aab727392cab1f48b15483374f8251375">llvm::AArch64::SVEBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned SVEBitsPerBlock</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00660">AArch64BaseInfo.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ac0a534d63ac5c5b87f36acdade953fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#ac0a534d63ac5c5b87f36acdade953fbe">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01001">SelectionDAGNodes.h:1001</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a556f35d8a6a0497584093bab410a2c12"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a556f35d8a6a0497584093bab410a2c12">llvm::TargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">virtual void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Lower the specified operand into the Ops vector. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04103">TargetLowering.cpp:4103</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00105">NVPTX.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">llvm::ISD::ATOMIC_LOAD_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00874">ISDOpcodes.h:874</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a5db00b480bde7c4005a6d9091b8648d2"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a></div><div class="ttdeci">static bool isINSMask(ArrayRef&lt; int &gt; M, int NumInputElements, bool &amp;DstIsLeft, int &amp;Anomaly)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06943">AArch64ISelLowering.cpp:6943</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a792e04e2a436db3281f42173654da414"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a792e04e2a436db3281f42173654da414">isAddSubZExt</a></div><div class="ttdeci">static bool isAddSubZExt(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02842">AArch64ISelLowering.cpp:2842</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00611">MachineFunction.cpp:611</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_afc2ebeb83373be407903e43096e4f7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#afc2ebeb83373be407903e43096e4f7b9">llvm::AArch64CC::getInvertedCondCode</a></div><div class="ttdeci">static CondCode getInvertedCondCode(CondCode Code)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00284">AArch64BaseInfo.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a7bc0fe0fa6be5eaabb77e46c8d9ab2c8">llvm::TargetLowering::C_Immediate</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03860">TargetLowering.h:3860</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346abff36074b23efe53b76f232dacfe329e"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abff36074b23efe53b76f232dacfe329e">llvm::MVT::nxv8i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00160">MachineValueType.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a3579b908528b4652650ed24f8c5044c3"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a3579b908528b4652650ed24f8c5044c3">llvm::AArch64FunctionInfo::setVarArgsStackIndex</a></div><div class="ttdeci">void setVarArgsStackIndex(int Index)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00253">AArch64MachineFunctionInfo.h:253</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aee35a362966ced72913881d8a2dc3be8"><div class="ttname"><a href="structllvm_1_1EVT.html#aee35a362966ced72913881d8a2dc3be8">llvm::EVT::getHalfNumVectorElementsVT</a></div><div class="ttdeci">EVT getHalfNumVectorElementsVT(LLVMContext &amp;Context) const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00366">ValueTypes.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a494cbaa147365ad6fd75c3bb3297c8bd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">llvm::AArch64TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13348">AArch64ISelLowering.cpp:13348</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ab5860c97a00c4627a08cab7b0c8178">llvm::ISD::FMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a2b15e3bc244c5fde8d06c39e9fc7ef6d"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a></div><div class="ttdeci">static MVT getSVEContainerType(EVT ContentTy)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12338">AArch64ISelLowering.cpp:12338</a></div></div>
<div class="ttc" id="namespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">llvm::TLSModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00042">CodeGen.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_a3b86a82c0772697b688d0589f1bc4e8c"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a3b86a82c0772697b688d0589f1bc4e8c">llvm::TargetLoweringBase::IntrinsicInfo::flags</a></div><div class="ttdeci">MachineMemOperand::Flags flags</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00855">TargetLowering.h:855</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00146">ValueTypes.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a8e57ceb1cd8c9d04422570c5faa16b37"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a8e57ceb1cd8c9d04422570c5faa16b37">llvm::StoreSDNode::getValue</a></div><div class="ttdeci">const SDValue &amp; getValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02272">SelectionDAGNodes.h:2272</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af9d6419fc209e6d03e89a3bb8b3675a6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a></div><div class="ttdeci">static bool isZIP_v_undef_Mask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdoc">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of &quot;vector_shuffle v...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06892">AArch64ISelLowering.cpp:6892</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a046a35e36c4c1206711ea82ee9cb6d72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a046a35e36c4c1206711ea82ee9cb6d72">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs</a></div><div class="ttdeci">void transferSuccessorsAndUpdatePHIs(MachineBasicBlock *FromMBB)</div><div class="ttdoc">Transfers all the successors, as in transferSuccessors, and update PHI operands in the successor bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00794">MachineBasicBlock.cpp:794</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a023a9de787026fe61b024476bf9c32cb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a023a9de787026fe61b024476bf9c32cb">llvm::ISD::STACKRESTORE</a></div><div class="ttdoc">STACKRESTORE has two operands, an input chain and a pointer to restore to it returns an output chain...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00760">ISDOpcodes.h:760</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine&amp;#39;s calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01406">Instructions.h:1406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a004532fb45877d609a740cf1446951d7"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a004532fb45877d609a740cf1446951d7">llvm::MachineFrameInfo::setHasTailCall</a></div><div class="ttdeci">void setHasTailCall()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00608">MachineFrameInfo.h:608</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae6f9eed3ec877628ac2b052733cee4d4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae6f9eed3ec877628ac2b052733cee4d4">llvm::SelectionDAG::getTargetExternalSymbol</a></div><div class="ttdeci">SDValue getTargetExternalSymbol(const char *Sym, EVT VT, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01577">SelectionDAG.cpp:1577</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01023">ISDOpcodes.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97a9e92da302a5dd0ff02cf2587d7db3">llvm::MVT::v8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00086">MachineValueType.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ad960e1ff48d25c382b6d28e7961f074e"><div class="ttname"><a href="classllvm_1_1APInt.html#ad960e1ff48d25c382b6d28e7961f074e">llvm::APInt::getLowBitsSet</a></div><div class="ttdeci">static APInt getLowBitsSet(unsigned numBits, unsigned loBitsSet)</div><div class="ttdoc">Get a value with low bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00664">APInt.h:664</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a46baa445306c81581d7e08af58dc6e82"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a></div><div class="ttdeci">static SDValue ConstantBuildVector(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07826">AArch64ISelLowering.cpp:7826</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6a81c1cc06a00a0096d839032b5984e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6a81c1cc06a00a0096d839032b5984e9">llvm::EVT::getSimpleVT</a></div><div class="ttdeci">MVT getSimpleVT() const</div><div class="ttdoc">Return the SimpleValueType held in the specified simple EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00255">ValueTypes.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a50a0bab21f1d14a86a1483ec283e4447"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">llvm::RTLIB::Libcall</a></div><div class="ttdeci">Libcall</div><div class="ttdoc">RTLIB::Libcall enum - This enum defines all of the runtime library calls the backend can emit...</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeLibcalls_8h_source.html#l00029">RuntimeLibcalls.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_aadd209ba7e1bfa8113a609e09a7fe62f"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#aadd209ba7e1bfa8113a609e09a7fe62f">llvm::PatternMatch::m_Constant</a></div><div class="ttdeci">class_match&lt; Constant &gt; m_Constant()</div><div class="ttdoc">Match an arbitrary Constant and ignore it. </div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00090">PatternMatch.h:90</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0bbdb7f279f14b5f7ff6d7d9a2a97765"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a></div><div class="ttdeci">static SDValue splitStores(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11416">AArch64ISelLowering.cpp:11416</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a02bbaaa036c522d46d4d6e99f6934986">llvm::MVT::nxv2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00172">MachineValueType.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a87a3c3fc7fc8bc05db24005a6d38b5b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">llvm::AArch64TargetLowering::EmitLoweredCatchRet</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchRet(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01473">AArch64ISelLowering.cpp:1473</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ab487fd09daadd147e37c966c5ba6cdb2">llvm::CallingConv::WebKit_JS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00058">CallingConv.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a063563f5f87a96c0cd15403eeacf458e"><div class="ttname"><a href="classllvm_1_1MVT.html#a063563f5f87a96c0cd15403eeacf458e">llvm::MVT::getFloatingPointVT</a></div><div class="ttdeci">static MVT getFloatingPointVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00882">MachineValueType.h:882</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a863ec6ebb75bf89cfea14da646d77e92">llvm::ISD::SADDO</a></div><div class="ttdoc">RESULT, BOOL = [SU]ADDO(LHS, RHS) - Overflow-aware nodes for addition. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00252">ISDOpcodes.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a2ff36edf9b6249131b41200bdea5d399"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2ff36edf9b6249131b41200bdea5d399">llvm::AArch64TargetLowering::getScalingFactorCost</a></div><div class="ttdeci">int getScalingFactorCost(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS) const override</div><div class="ttdoc">Return the cost of the scaling factor used in the addressing mode represented by AM for this target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09518">AArch64ISelLowering.cpp:9518</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a169032eecd015d4eeb869c457202a6c8">llvm::ISD::UINT_TO_FP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00540">ISDOpcodes.h:540</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a3a371e99982e3168caf644d82298fcac"><div class="ttname"><a href="classllvm_1_1MVT.html#a3a371e99982e3168caf644d82298fcac">llvm::MVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00547">MachineValueType.h:547</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1001931b4896740f5f37ce4c8b35b171"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1001931b4896740f5f37ce4c8b35b171">llvm::MemSDNode::getChain</a></div><div class="ttdeci">const SDValue &amp; getChain() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01386">SelectionDAGNodes.h:1386</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a05f23e2cd900dc8f1dbf6702ab12423b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a05f23e2cd900dc8f1dbf6702ab12423b">llvm::ISD::LRINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00643">ISDOpcodes.h:643</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4af59d1bec6c125dab28589a1ecce533fc"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af59d1bec6c125dab28589a1ecce533fc">OP_VDUP3</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07591">ARMISelLowering.cpp:7591</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">llvm::AArch64ISD::CMHS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="KnownBits_8h_html"><div class="ttname"><a href="KnownBits_8h.html">KnownBits.h</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01983">Instructions.h:1983</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3580959284fc1395f017d102336eb695"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3580959284fc1395f017d102336eb695">performSelectCombine</a></div><div class="ttdeci">static SDValue performSelectCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdoc">A vector select: &quot;(select vL, vR, (setcc LHS, RHS))&quot; is best performed with the compare-mask instruct...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12215">AArch64ISelLowering.cpp:12215</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_af3d5db606772049b0fc898bbfc34cf73"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#af3d5db606772049b0fc898bbfc34cf73">llvm::AArch64FunctionInfo::setVarArgsFPRIndex</a></div><div class="ttdeci">void setVarArgsFPRIndex(int Index)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00262">AArch64MachineFunctionInfo.h:262</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02a993ca650a85e8e69b8f7eaa4809c4862"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a993ca650a85e8e69b8f7eaa4809c4862">llvm::AtomicOrdering::Acquire</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7f864031b6fb691b1525cbea92542ef1">llvm::ISD::SPLAT_VECTOR</a></div><div class="ttdoc">SPLAT_VECTOR(VAL) - Returns a vector with the scalar value VAL duplicated in all lanes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00436">ISDOpcodes.h:436</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">llvm::AArch64ISD::UZP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00104">AArch64ISelLowering.h:104</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a5c12d92b2d9e291ad311d1468da07410"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a></div><div class="ttdeci">static SDValue performVectorCompareAndMaskUnaryOpCombine(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09855">AArch64ISelLowering.cpp:9855</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_acf37bd7e831bdb2a5c9da8d63f843101"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#acf37bd7e831bdb2a5c9da8d63f843101">llvm::TargetLowering::DAGCombinerInfo::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03275">TargetLowering.h:3275</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_addd0237fa28b8188628782a256ded89c"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#addd0237fa28b8188628782a256ded89c">llvm::MemSDNode::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01306">SelectionDAGNodes.h:1306</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a21e0560abfb9ad58d2f08cfc69c749af">llvm::MVT::nxv4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00173">MachineValueType.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00263">AArch64ISelLowering.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1Mips_html_a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06"><div class="ttname"><a href="namespacellvm_1_1Mips.html#a79d5a347aa1209fc7bcbd315581c161ea679ade74210cf2d0e800c7d583d34d06">llvm::Mips::GPRIdx</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsRegisterBankInfo_8cpp_source.html#l00044">MipsRegisterBankInfo.cpp:44</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">llvm::AArch64ISD::SBCS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00059">AArch64ISelLowering.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca09c68d67f7dbfa6cc77eaf73aa535217">llvm::NVPTX::PTXLdStInstCode::Scalar</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00104">NVPTX.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_aa6212c76af6dce96dfd1b788278f7239"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#aa6212c76af6dce96dfd1b788278f7239">llvm::TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const</div><div class="ttdoc">Given a physical register constraint (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04183">TargetLowering.cpp:4183</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ab8967b7214f38cdea9c0158dbe2ffa31"><div class="ttname"><a href="structllvm_1_1EVT.html#ab8967b7214f38cdea9c0158dbe2ffa31">llvm::EVT::isScalableVector</a></div><div class="ttdeci">bool isScalableVector() const</div><div class="ttdoc">Return true if this is a vector type where the runtime length is machine dependent. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00157">ValueTypes.h:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2b4d07600495a563319d6a3dda8dc44d">llvm::ISD::FABS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1User_html_a53d4e14158c5056fd1ed8f7b3da82f8a"><div class="ttname"><a href="classllvm_1_1User.html#a53d4e14158c5056fd1ed8f7b3da82f8a">llvm::User::getOperandUse</a></div><div class="ttdeci">const Use &amp; getOperandUse(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00182">User.h:182</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a4eeb29fe27dc20afa4f443765f45f9a5">llvm::CallingConv::PreserveMost</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00066">CallingConv.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a7aeb9c73ff9505a01d6bef9d1f6f6c6e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">llvm::AArch64TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13245">AArch64ISelLowering.cpp:13245</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0662d63e058816bf77a5b8f35331bd9d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0662d63e058816bf77a5b8f35331bd9d">llvm::TargetLoweringBase::setBooleanVectorContents</a></div><div class="ttdeci">void setBooleanVectorContents(BooleanContent Ty)</div><div class="ttdoc">Specify how the target extends the result of a vector boolean value from a vector of i1 to a wider ty...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01934">TargetLowering.h:1934</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">llvm::AArch64ISD::SADDV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00148">AArch64ISelLowering.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9ddd9ee1f6e0cbdb9dc83e72fa9f080d"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9ddd9ee1f6e0cbdb9dc83e72fa9f080d">llvm::MVT::nxv2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00192">MachineValueType.h:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdoc">C - The default llvm calling convention, compatible with C. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_aeb548ad4e336f7f3d3cc91578b5de0a8"><div class="ttname"><a href="classllvm_1_1Module.html#aeb548ad4e336f7f3d3cc91578b5de0a8">llvm::Module::getGlobalVariable</a></div><div class="ttdeci">GlobalVariable * getGlobalVariable(StringRef Name) const</div><div class="ttdoc">Look up the specified global variable in the module symbol table. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00391">Module.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa3441acf8576e4bbf48e9bd73ca3c0d8c">llvm::TargetLoweringBase::Custom</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00120">TargetLowering.h:120</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionCallee_html_a0055cd5464b935f571b36979a86bd7fc"><div class="ttname"><a href="classllvm_1_1FunctionCallee.html#a0055cd5464b935f571b36979a86bd7fc">llvm::FunctionCallee::getCallee</a></div><div class="ttdeci">Value * getCallee()</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00189">DerivedTypes.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a8300ac1ef141b8a7c63c13fa9369d976"><div class="ttname"><a href="classllvm_1_1Function.html#a8300ac1ef141b8a7c63c13fa9369d976">llvm::Function::arg_end</a></div><div class="ttdeci">arg_iterator arg_end()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00715">Function.h:715</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a9b284b652f676b448812e5ba2f1b9c70"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a></div><div class="ttdeci">static SDValue LowerPREFETCH(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02490">AArch64ISelLowering.cpp:2490</a></div></div>
<div class="ttc" id="X86InterleavedAccess_8cpp_html_a8bf7eb2214229eb1ea744ade2c273238"><div class="ttname"><a href="X86InterleavedAccess_8cpp.html#a8bf7eb2214229eb1ea744ade2c273238">Concat</a></div><div class="ttdeci">static uint32_t Concat[]</div><div class="ttdef"><b>Definition:</b> <a href="X86InterleavedAccess_8cpp_source.html#l00232">X86InterleavedAccess.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a9f54e5976c204d779cee3d87cabf0b02">llvm::AArch64CC::VS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00242">AArch64BaseInfo.h:242</a></div></div>
<div class="ttc" id="namespacellvm_html_a0bf75467957937ad23ad7be19f489934"><div class="ttname"><a href="namespacellvm.html#a0bf75467957937ad23ad7be19f489934">llvm::STATISTIC</a></div><div class="ttdeci">STATISTIC(NumFunctions, &quot;Total number of functions&quot;)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7a6096cff14db41b299758115c6e261c"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7a6096cff14db41b299758115c6e261c">llvm::SDNode::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType(unsigned ResNo) const</div><div class="ttdoc">Return the type of a specified result as a simple type. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01007">SelectionDAGNodes.h:1007</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_af975bf04c49cc895cfe38e7dc126a2f1"><div class="ttname"><a href="structllvm_1_1EVT.html#af975bf04c49cc895cfe38e7dc126a2f1">llvm::EVT::isInteger</a></div><div class="ttdeci">bool isInteger() const</div><div class="ttdoc">Return true if this is an integer or a vector integer type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00141">ValueTypes.h:141</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a6d9cfbe4ea54a3ce9d5308efab7200b9">llvm::AArch64II::MO_G0</a></div><div class="ttdoc">MO_G0 - A symbol operand with this flag (granule 0) represents the bits 0-15 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00601">AArch64BaseInfo.h:601</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">llvm::AArch64ISD::CBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116abc9c279d343d2f957ab51b37ff39e88e">llvm::TargetLowering::C_Other</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03861">TargetLowering.h:3861</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a2ac4b734b88226470ee2eea43d1f14cf"><div class="ttname"><a href="classllvm_1_1SDValue.html#a2ac4b734b88226470ee2eea43d1f14cf">llvm::SDValue::getScalarValueSizeInBits</a></div><div class="ttdeci">TypeSize getScalarValueSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00182">SelectionDAGNodes.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">llvm::CCValAssign::BCvt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00046">CallingConvLower.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a1cc4fec79b89ecd469ae1fe4b86b242a"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a1cc4fec79b89ecd469ae1fe4b86b242a">llvm::TargetLowering::CallLoweringInfo::setDebugLoc</a></div><div class="ttdeci">CallLoweringInfo &amp; setDebugLoc(const SDLoc &amp;dl)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03484">TargetLowering.h:3484</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac538f0b432df970cbaaf6b81d777c6a7">llvm::ISD::SETULE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01062">ISDOpcodes.h:1062</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1020d2b51aa8633c1fc9332abe12504a"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1020d2b51aa8633c1fc9332abe12504a">llvm::SelectionDAG::getSelect</a></div><div class="ttdeci">SDValue getSelect(const SDLoc &amp;DL, EVT VT, SDValue Cond, SDValue LHS, SDValue RHS)</div><div class="ttdoc">Helper function to make it easier to build Select&amp;#39;s if you just have operands and don&amp;#39;t want to check...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01013">SelectionDAG.h:1013</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_a8a8c5572f48db68f4e94f601750dcc93"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a8a8c5572f48db68f4e94f601750dcc93">llvm::PatternMatch::m_ShuffleVector</a></div><div class="ttdeci">ThreeOps_match&lt; V1_t, V2_t, Mask_t, Instruction::ShuffleVector &gt; m_ShuffleVector(const V1_t &amp;v1, const V2_t &amp;v2, const Mask_t &amp;m)</div><div class="ttdoc">Matches ShuffleVectorInst. </div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l01282">PatternMatch.h:1282</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad4765786a8a3de00320df895defc3250"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad4765786a8a3de00320df895defc3250">performExtendCombine</a></div><div class="ttdeci">static SDValue performExtendCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11105">AArch64ISelLowering.cpp:11105</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a06205ea56e17027e23e321056e351c58"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a></div><div class="ttdeci">static SDValue NormalizeBuildVector(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07795">AArch64ISelLowering.cpp:7795</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ae2e6a5e32087b9f65bd51585a6a5afb4">llvm::ISD::SETEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01067">ISDOpcodes.h:1067</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1513029f1e88a2916559a3bd5d78f5e1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1513029f1e88a2916559a3bd5d78f5e1">llvm::AArch64ISD::SST1_SXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00241">AArch64ISelLowering.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00047">AArch64ISelLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00169">Instructions.h:169</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0194fe7dca15bfabd4f391e01ba7606d"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a></div><div class="ttdeci">static SDValue emitComparison(SDValue LHS, SDValue RHS, ISD::CondCode CC, const SDLoc &amp;dl, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01706">AArch64ISelLowering.cpp:1706</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3f064ee27555e0a70ef944b728969ce9"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a></div><div class="ttdeci">static unsigned getDUPLANEOp(EVT EltType)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07196">AArch64ISelLowering.cpp:7196</a></div></div>
<div class="ttc" id="namespaceSP_html"><div class="ttname"><a href="namespaceSP.html">SP</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a05186fa23e4d11b9855a9599ba87a4b7"><div class="ttname"><a href="classllvm_1_1Type.html#a05186fa23e4d11b9855a9599ba87a4b7">llvm::Type::getInt64Ty</a></div><div class="ttdeci">static IntegerType * getInt64Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00181">Type.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a51af265dc931258cdb8ffb37ee6decee"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a51af265dc931258cdb8ffb37ee6decee">llvm::GlobalValue::hasExternalWeakLinkage</a></div><div class="ttdeci">bool hasExternalWeakLinkage() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00446">GlobalValue.h:446</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_af9224d46b85d9e2fa60a5e5c77f07556"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#af9224d46b85d9e2fa60a5e5c77f07556">llvm::AArch64_AM::isAdvSIMDModImmType3</a></div><div class="ttdeci">static bool isAdvSIMDModImmType3(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00481">AArch64AddressingModes.h:481</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaac895215ecbb3c411c957c8beb39b70">llvm::ISD::SMIN</a></div><div class="ttdoc">[US]{MIN/MAX} - Binary minimum or maximum or signed or unsigned integers. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a2ed912a28808268e35bd58e8f11251aa"><div class="ttname"><a href="classllvm_1_1APInt.html#a2ed912a28808268e35bd58e8f11251aa">llvm::APInt::zextOrTrunc</a></div><div class="ttdeci">APInt zextOrTrunc(unsigned width) const</div><div class="ttdoc">Zero extend or truncate to width. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00955">APInt.cpp:955</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae732bb2af97bb93b56a387a55e9b4b41"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae732bb2af97bb93b56a387a55e9b4b41">llvm::SDNode::getFlags</a></div><div class="ttdeci">const SDNodeFlags getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00989">SelectionDAGNodes.h:989</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">llvm::ISD::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value, and then stores the result back. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00710">Instructions.h:710</a></div></div>
<div class="ttc" id="classllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00044">User.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a10d54e1c6c9563724ce01d3a999757b2"><div class="ttname"><a href="classllvm_1_1SDValue.html#a10d54e1c6c9563724ce01d3a999757b2">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const</div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_acf0b1898efd7f81a078e9288befd9290"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acf0b1898efd7f81a078e9288befd9290">llvm::DataLayout::getTypeSizeInBits</a></div><div class="ttdeci">TypeSize getTypeSizeInBits(Type *Ty) const</div><div class="ttdoc">Size examples: </div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00624">DataLayout.h:624</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abad5b17501ce8972fb04a149611e7177"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abad5b17501ce8972fb04a149611e7177">llvm::SelectionDAG::getNode</a></div><div class="ttdeci">SDValue getNode(unsigned Opcode, const SDLoc &amp;DL, EVT VT, ArrayRef&lt; SDUse &gt; Ops)</div><div class="ttdoc">Gets or creates the specified node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07322">SelectionDAG.cpp:7322</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a1bc022868b23918efa44df511f4d5b61"><div class="ttname"><a href="classllvm_1_1Type.html#a1bc022868b23918efa44df511f4d5b61">llvm::Type::isVectorTy</a></div><div class="ttdeci">bool isVectorTy() const</div><div class="ttdoc">True if this is an instance of VectorType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00230">Type.h:230</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ac8364c810117e878351a8b7b3ecfb833"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ac8364c810117e878351a8b7b3ecfb833">LowerVectorINT_TO_FP</a></div><div class="ttdeci">static SDValue LowerVectorINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02622">AArch64ISelLowering.cpp:2622</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa0d16f81c4c1b0c07ef19e7e84afe68d">llvm::MVT::nxv8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00190">MachineValueType.h:190</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a300efd85d130657d0d06f0469980bd0f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a300efd85d130657d0d06f0469980bd0f">llvm::CallingConv::AArch64_SVE_VectorCall</a></div><div class="ttdoc">Calling convention between AArch64 SVE functions. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00237">CallingConv.h:237</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a434e132c04f973b024b815eaad19165f"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a></div><div class="ttdeci">static SDValue performSetccAddFolding(SDNode *Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10622">AArch64ISelLowering.cpp:10622</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeea401cc0b7fa5aa6f4d3a0612140e1d">llvm::ISD::BITREVERSE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="Use_8h_html"><div class="ttname"><a href="Use_8h.html">Use.h</a></div><div class="ttdoc">This defines the Use class. </div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00161">TargetLowering.h:161</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a01bdf0d462d6df94d15c1763169f4cf1"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a></div><div class="ttdeci">static SDValue EmitVectorComparison(SDValue LHS, SDValue RHS, AArch64CC::CondCode CC, bool NoNans, EVT VT, const SDLoc &amp;dl, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08376">AArch64ISelLowering.cpp:8376</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6efe16ea597cfd8eeac26516fc992ee7">llvm::ISD::SSUBO</a></div><div class="ttdoc">Same for subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00255">ISDOpcodes.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad3b9542cd71de589d049139d68ab6589"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09513">AArch64ISelLowering.cpp:9513</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a39077a35fe4d8d5a419883d8749a667e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a39077a35fe4d8d5a419883d8749a667e">llvm::TargetLoweringBase::isOperationLegalOrCustom</a></div><div class="ttdeci">bool isOperationLegalOrCustom(unsigned Op, EVT VT) const</div><div class="ttdoc">Return true if the specified operation is legal on this target or can be made legal with custom lower...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00966">TargetLowering.h:966</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad46ae9fdfe20cd04f7fda7ccbb937543">llvm::ISD::FSIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a1378b44532d0ec9732f7064254a84286"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a1378b44532d0ec9732f7064254a84286">llvm::MemSDNode::getMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMemOperand() const</div><div class="ttdoc">Return a MachineMemOperand object describing the memory reference performed by operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01367">SelectionDAGNodes.h:1367</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aa1aec95090eff4dcf6f51e0991ecc60e"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a></div><div class="ttdeci">static SDValue tryCombineFixedPointConvert(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10427">AArch64ISelLowering.cpp:10427</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c">llvm::ISD::INSERT_SUBVECTOR</a></div><div class="ttdoc">INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1 at the ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00407">ISDOpcodes.h:407</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab6a5ec7b8db7cd04a9625f41ba6c5fe3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab6a5ec7b8db7cd04a9625f41ba6c5fe3">llvm::AArch64ISD::GLD1S_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00229">AArch64ISelLowering.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a317db637d1b7fbcf180ebba6669e2fcd"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a317db637d1b7fbcf180ebba6669e2fcd">llvm::MVT::nxv4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00166">MachineValueType.h:166</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html_a4fdc09049a61f952b5d52788dbd2f69b"><div class="ttname"><a href="structllvm_1_1KnownBits.html#a4fdc09049a61f952b5d52788dbd2f69b">llvm::KnownBits::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">Get the bit width of this value. </div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00039">KnownBits.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7a3c71bbcbbfe364fc019b710aa01d48"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7a3c71bbcbbfe364fc019b710aa01d48">llvm::TargetLowering::LowerToTLSEmulatedModel</a></div><div class="ttdeci">virtual SDValue LowerToTLSEmulatedModel(const GlobalAddressSDNode *GA, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Lower TLS global address SDNode for target independent emulated TLS model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l07030">TargetLowering.cpp:7030</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a91c58dd5b17822ae117072fdc3ca6c84"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a91c58dd5b17822ae117072fdc3ca6c84">llvm::AArch64FunctionInfo::setVarArgsFPRSize</a></div><div class="ttdeci">void setVarArgsFPRSize(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00265">AArch64MachineFunctionInfo.h:265</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad72a699a06faa16c6e8dc15ed5ea2250"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a></div><div class="ttdeci">static bool isZeroExtended(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02826">AArch64ISelLowering.cpp:2826</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0d05d4a5cd10a46f69f9e62d49d275bb">llvm::ISD::FLOG10</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a11825b59a52b4f5a73c0b877e1ba0e70">llvm::ISD::VECREDUCE_SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00939">ISDOpcodes.h:939</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">llvm::AArch64ISD::STG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00273">AArch64ISelLowering.h:273</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a9899d90221eb3ba20a23f61a1663ed2a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a9899d90221eb3ba20a23f61a1663ed2a">getAArch64XALUOOp</a></div><div class="ttdeci">static std::pair&lt; SDValue, SDValue &gt; getAArch64XALUOOp(AArch64CC::CondCode &amp;CC, SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02206">AArch64ISelLowering.cpp:2206</a></div></div>
<div class="ttc" id="namespacellvm_1_1PICLevel_html_a66ddbf1bb21f90ddc44260d1ca677b6b"><div class="ttname"><a href="namespacellvm_1_1PICLevel.html#a66ddbf1bb21f90ddc44260d1ca677b6b">llvm::PICLevel::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00033">CodeGen.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a75b8d1aae3b2eca9422d6e824f3c964c"><div class="ttname"><a href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">llvm::LLT::getSizeInBytes</a></div><div class="ttdeci">unsigned getSizeInBytes() const</div><div class="ttdoc">Returns the total size of the type in bytes, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00116">LowLevelTypeImpl.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a8f56fea99a4fd71730825c599b71f255"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a8f56fea99a4fd71730825c599b71f255">llvm::AArch64RegisterInfo::isAnyArgRegReserved</a></div><div class="ttdeci">bool isAnyArgRegReserved(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00229">AArch64RegisterInfo.cpp:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab412ed28f090cbd85f13e2dbf3a52377"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab412ed28f090cbd85f13e2dbf3a52377">GeneratePerfectShuffle</a></div><div class="ttdeci">static SDValue GeneratePerfectShuffle(unsigned PFEntry, SDValue LHS, SDValue RHS, SelectionDAG &amp;DAG, const SDLoc &amp;dl)</div><div class="ttdoc">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations t...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07032">AArch64ISelLowering.cpp:7032</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00269">AArch64ISelLowering.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c8d07d668872f2176fb34724cd799c4">llvm::ISD::STRICT_FSETCCS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00353">ISDOpcodes.h:353</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a8d38ac8f86a38869b906ed0e2947b9d2"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a8d38ac8f86a38869b906ed0e2947b9d2">llvm::AArch64Subtarget::isCallingConvWin64</a></div><div class="ttdeci">bool isCallingConvWin64(CallingConv::ID CC) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00486">AArch64Subtarget.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a1d7718fd43ac0a5c715686a76f9cfd89">llvm::TargetLowering::C_RegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03858">TargetLowering.h:3858</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a99ad6b342b7457df56b91d24e66016b3">llvm::ISD::SELECT_CC</a></div><div class="ttdoc">Select with condition operator - This selects between a true value and a false value (ops #2 and #3) ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00496">ISDOpcodes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a342c0d4e8e59b30daefe9a05bc2098bd"><div class="ttname"><a href="classllvm_1_1SDValue.html#a342c0d4e8e59b30daefe9a05bc2098bd">llvm::SDValue::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one node using value ResNo of Node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01197">SelectionDAGNodes.h:1197</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4af6806c974f0fb8c866e7b493668f2cba"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4af6806c974f0fb8c866e7b493668f2cba">OP_VDUP2</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07590">ARMISelLowering.cpp:7590</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a10a4094c81c0b9cd5e82e53b48932203">llvm::ISD::POST_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00990">ISDOpcodes.h:990</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a0729b7b4e365b8d041d26cf00a47ede9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a0729b7b4e365b8d041d26cf00a47ede9">llvm::AArch64Subtarget::hasFuseLiterals</a></div><div class="ttdeci">bool hasFuseLiterals() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00341">AArch64Subtarget.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_a1b4ef98819626922109569646ab67a29"><div class="ttname"><a href="classllvm_1_1AttributeList.html#a1b4ef98819626922109569646ab67a29">llvm::AttributeList::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(unsigned Index, Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the attribute exists at the given index. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01301">Attributes.cpp:1301</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_aba26b1883eac90bc8f0c2b51a5377545"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#aba26b1883eac90bc8f0c2b51a5377545">llvm::RTLIB::getFPROUND</a></div><div class="ttdeci">Libcall getFPROUND(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getFPROUND - Return the FPROUND_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00246">TargetLoweringBase.cpp:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_adb237925346ec53b00d3c82a42311318"><div class="ttname"><a href="namespacellvm_1_1ISD.html#adb237925346ec53b00d3c82a42311318">llvm::ISD::isUnsignedIntSetCC</a></div><div class="ttdeci">bool isUnsignedIntSetCC(CondCode Code)</div><div class="ttdoc">Return true if this is a setcc instruction that performs an unsigned comparison when used with intege...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01086">ISDOpcodes.h:1086</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00077">AArch64ISelLowering.h:77</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aef7a7fddb3c91b27c79f7efbef5e49ed"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed">performIntegerAbsCombine</a></div><div class="ttdeci">static SDValue performIntegerAbsCombine(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09652">AArch64ISelLowering.cpp:9652</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2f964828d284216920ba58639324b775">llvm::MVT::nxv8i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00153">MachineValueType.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00252">AArch64ISelLowering.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01713">SelectionDAGNodes.h:1713</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a48a334bbe606d5e82c9cd84eaa127b50">llvm::ISD::SETUO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01057">ISDOpcodes.h:1057</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a71640703ec096a8b07111e85cfff6987">llvm::ISD::FP_TO_UINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00586">ISDOpcodes.h:586</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110add33c0ae9a63902e573fc1f92fc33f1c">llvm::ISD::CTLZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">llvm::AArch64ISD::TLSDESC_CALLSEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00035">AArch64ISelLowering.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html">llvm::ShuffleVectorSDNode</a></div><div class="ttdoc">This SDNode is used to implement the code generator support for the llvm IR shufflevector instruction...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01506">SelectionDAGNodes.h:1506</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aa8f1c26a4e070ead6c67b4e9a5d93124"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aa8f1c26a4e070ead6c67b4e9a5d93124">llvm::SelectionDAG::getExternalSymbol</a></div><div class="ttdeci">SDValue getExternalSymbol(const char *Sym, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01560">SelectionDAG.cpp:1560</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a816af12f538a0cbf63a7f527be2eda7d"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a816af12f538a0cbf63a7f527be2eda7d">llvm::ConstantSDNode::isAllOnesValue</a></div><div class="ttdeci">bool isAllOnesValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01587">SelectionDAGNodes.h:1587</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ade11acd9293e619ac8ee1550b92bf654"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade11acd9293e619ac8ee1550b92bf654">llvm::AArch64ISD::GLD1S_SXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00231">AArch64ISelLowering.h:231</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00268">AArch64ISelLowering.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03865">TargetLowering.h:3865</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa243085e56636cc454143f916686c190"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa243085e56636cc454143f916686c190">llvm::TargetLoweringBase::setTruncStoreAction</a></div><div class="ttdeci">void setTruncStoreAction(MVT ValVT, MVT MemVT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified truncating store does not work with the specified type and indicate what ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02023">TargetLowering.h:2023</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a0566221f10834bfcea70965379745a20"><div class="ttname"><a href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">llvm::Type::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">Return the LLVMContext in which this type was uniqued. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00130">Type.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdoc">RESULT,OUTCHAIN = INTRINSIC_W_CHAIN(INCHAIN, INTRINSICID, arg1, ...) This node represents a target in...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00160">ISDOpcodes.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_aa749a22473eb96b69739110332910e4e"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#aa749a22473eb96b69739110332910e4e">llvm::StoreSDNode::isTruncatingStore</a></div><div class="ttdeci">bool isTruncatingStore() const</div><div class="ttdoc">Return true if the op does a truncation before store. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02267">SelectionDAGNodes.h:2267</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00036">AArch64ISelLowering.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5bb903a1b21cafe8f73ce95ed629882e"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5bb903a1b21cafe8f73ce95ed629882e">llvm::CCValAssign::isMemLoc</a></div><div class="ttdeci">bool isMemLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00146">CallingConvLower.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">llvm::AArch64ISD::SUBS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00057">AArch64ISelLowering.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1generic__gep__type__iterator_html"><div class="ttname"><a href="classllvm_1_1generic__gep__type__iterator.html">llvm::generic_gep_type_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="GetElementPtrTypeIterator_8h_source.html#l00031">GetElementPtrTypeIterator.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea6530ebdb4e713581540e6ceb88897acb"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea6530ebdb4e713581540e6ceb88897acb">llvm::Sched::Hybrid</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00102">TargetLowering.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a3ad23f47c67b85355760c08be0bc7ee1"><div class="ttname"><a href="classllvm_1_1SDNode.html#a3ad23f47c67b85355760c08be0bc7ee1">llvm::SDNode::hasPredecessorHelper</a></div><div class="ttdeci">static bool hasPredecessorHelper(const SDNode *N, SmallPtrSetImpl&lt; const SDNode *&gt; &amp;Visited, SmallVectorImpl&lt; const SDNode *&gt; &amp;Worklist, unsigned int MaxSteps=0, bool TopologicalPrune=false)</div><div class="ttdoc">Returns true if N is a predecessor of any node in Worklist. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00866">SelectionDAGNodes.h:866</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a2e10f29264df67a4564d4230bf8e98c7"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a2e10f29264df67a4564d4230bf8e98c7">llvm::MemSDNode::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdoc">Return the address space for the associated pointer. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01374">SelectionDAGNodes.h:1374</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ae3b0fa849dbd758b450f98fcfde936a2">llvm::AtomicOrdering::SequentiallyConsistent</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5378385666bd865565fcf8407fcc36f9"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5378385666bd865565fcf8407fcc36f9">llvm::CCValAssign::needsCustom</a></div><div class="ttdeci">bool needsCustom() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00148">CallingConvLower.h:148</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4ac70742254f766c239332e57a2cb91041"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ac70742254f766c239332e57a2cb91041">OP_COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07586">ARMISelLowering.cpp:7586</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">llvm::TargetLowering::TargetLoweringOpt</a></div><div class="ttdoc">A convenience struct that encapsulates a DAG, and two SDValues for returning information from TargetL...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03066">TargetLowering.h:3066</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a3c139798e0933ade84b12ac860b593de"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a3c139798e0933ade84b12ac860b593de">llvm::RTLIB::getUINTTOFP</a></div><div class="ttdeci">Libcall getUINTTOFP(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getUINTTOFP - Return the UINTTOFP_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00408">TargetLoweringBase.cpp:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00265">AArch64ISelLowering.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7afab3fffd153f7d7770fed81272e4b78f">llvm::ISD::EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01024">ISDOpcodes.h:1024</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71ae048a7c85d8a27195ad9ce1e1282bda9">llvm::AArch64II::MO_G2</a></div><div class="ttdoc">MO_G2 - A symbol operand with this flag (granule 2) represents the bits 32-47 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00593">AArch64BaseInfo.h:593</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a61b99558b55ac0e86169e5b7eb6ad193"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a61b99558b55ac0e86169e5b7eb6ad193">llvm::AArch64Subtarget::classifyGlobalFunctionReference</a></div><div class="ttdeci">unsigned classifyGlobalFunctionReference(const GlobalValue *GV, const TargetMachine &amp;TM) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8cpp_source.html#l00244">AArch64Subtarget.cpp:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a874f66e1efe5be79552bbe7ee3121a">llvm::ISD::SDIVREM</a></div><div class="ttdoc">SDIVREM/UDIVREM - Divide two integers and produce both a quotient and remainder result. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00211">ISDOpcodes.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1CallBase_html_ab2caa29167597390ab2fc3cf30d70389"><div class="ttname"><a href="classllvm_1_1CallBase.html#ab2caa29167597390ab2fc3cf30d70389">llvm::CallBase::getArgOperand</a></div><div class="ttdeci">Value * getArgOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01246">InstrTypes.h:1246</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a64b9ecc144bf0b95267b353d6ddf5b9b"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a></div><div class="ttdeci">static SDValue performANDCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10274">AArch64ISelLowering.cpp:10274</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95a2311b878875455fc01a341edf58d5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95a2311b878875455fc01a341edf58d5">llvm::AArch64ISD::SST1_SXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00239">AArch64ISelLowering.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html_ab7448e12bb2449435bddec7d9e00564a"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html#ab7448e12bb2449435bddec7d9e00564a">llvm::BuildVectorSDNode::isConstant</a></div><div class="ttdeci">bool isConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09651">SelectionDAG.cpp:9651</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3cb888a2ce8e95e0d9769687a5e2f7d8"><div class="ttname"><a href="structllvm_1_1EVT.html#a3cb888a2ce8e95e0d9769687a5e2f7d8">llvm::EVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00136">ValueTypes.h:136</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ae7427237c74674e338a5baf351956f98"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a></div><div class="ttdeci">static bool isEssentiallyExtractHighSubvector(SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10524">AArch64ISelLowering.cpp:10524</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af1e053801285fc066af033c62980eb33">llvm::MVT::v1i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00107">MachineValueType.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">llvm::AArch64ISD::PTEST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00215">AArch64ISelLowering.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeb80f9832dad739ee9c6deaa3110d98f">llvm::ISD::SHL_PARTS</a></div><div class="ttdoc">SHL_PARTS/SRA_PARTS/SRL_PARTS - These operators are used for expanded integer shift operations...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a9a99431f0828d0222c617eb876bc5d34"><div class="ttname"><a href="classllvm_1_1APInt.html#a9a99431f0828d0222c617eb876bc5d34">llvm::APInt::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros() const</div><div class="ttdoc">Count the number of trailing zero bits. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01689">APInt.h:1689</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab85f5fcb2f3bb0aaf83041a41182a2d4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab85f5fcb2f3bb0aaf83041a41182a2d4">llvm::SelectionDAG::getIntPtrConstant</a></div><div class="ttdeci">SDValue getIntPtrConstant(uint64_t Val, const SDLoc &amp;DL, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01328">SelectionDAG.cpp:1328</a></div></div>
<div class="ttc" id="namespacellvm_1_1FPOpFusion_html_a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce"><div class="ttname"><a href="namespacellvm_1_1FPOpFusion.html#a9c71bae9f02af273833fde586d529fc5aa9dfaae1f5b7d4ebb31ccf9aee1aacce">llvm::FPOpFusion::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00033">TargetOptions.h:33</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a2ae44b7437ebc7628e86221ad4e5fabe"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a2ae44b7437ebc7628e86221ad4e5fabe">OP_VEXT3</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07594">ARMISelLowering.cpp:7594</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a57c68bf7ef20bd558854a24d5b0c1e72">llvm::ISD::SETONE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01055">ISDOpcodes.h:1055</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a906b3231e8117e7b6b1ab0cfd9226d1b"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a906b3231e8117e7b6b1ab0cfd9226d1b">llvm::AArch64_AM::isAdvSIMDModImmType7</a></div><div class="ttdeci">static bool isAdvSIMDModImmType7(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00543">AArch64AddressingModes.h:543</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a95b61f0543f51a5dca686a9f9f258240"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a></div><div class="ttdeci">static SDValue tryFormConcatFromShuffle(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07002">AArch64ISelLowering.cpp:7002</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_a25d956d9e0beadd47ce4bc255dfa811d"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a25d956d9e0beadd47ce4bc255dfa811d">llvm::PatternMatch::match</a></div><div class="ttdeci">bool match(Val *V, const Pattern &amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00048">PatternMatch.h:48</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3f57aa158e655e87bc9db644d26bdcc6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a></div><div class="ttdeci">static bool isTRNMask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06876">AArch64ISelLowering.cpp:6876</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">llvm::AArch64ISD::STRICT_FCMPE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00246">AArch64ISelLowering.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a3cdc2cd3b918cd1059d7a4d2f2383330"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a3cdc2cd3b918cd1059d7a4d2f2383330">llvm::AArch64Subtarget::hasSVE</a></div><div class="ttdeci">bool hasSVE() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00384">AArch64Subtarget.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa11502fbc6bf582057507658bd9682a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">llvm::AArch64TargetLowering::getPointerTy</a></div><div class="ttdeci">MVT getPointerTy(const DataLayout &amp;DL, uint32_t AS=0) const override</div><div class="ttdoc">Return the pointer type for the given address space, defaults to the pointer type from the data layou...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00320">AArch64ISelLowering.h:320</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">llvm::ISD::SETNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01072">ISDOpcodes.h:1072</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a295d0b84f4e63438c0edb0021c41d47a"><div class="ttname"><a href="classllvm_1_1SDNode.html#a295d0b84f4e63438c0edb0021c41d47a">llvm::SDNode::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one use of this node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00732">SelectionDAGNodes.h:732</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_ac79f060cd8d4b63fc6d682c076cbeec0"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#ac79f060cd8d4b63fc6d682c076cbeec0">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize</a></div><div class="ttdeci">bool isBeforeLegalize() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03280">TargetLowering.h:3280</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a01f9af05e8767e9fa2f803eb464b112e"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a01f9af05e8767e9fa2f803eb464b112e">EnableAArch64ELFLocalDynamicTLSGeneration</a></div><div class="ttdeci">cl::opt&lt; bool &gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, cl::desc(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a78ef05ed4db7991fa28264d76e8a5fc5"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a78ef05ed4db7991fa28264d76e8a5fc5">llvm::AArch64FunctionInfo::getVarArgsGPRIndex</a></div><div class="ttdeci">int getVarArgsGPRIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00255">AArch64MachineFunctionInfo.h:255</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5972ab02a98f9b5ce46e7f55fd711982"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5972ab02a98f9b5ce46e7f55fd711982">llvm::CCValAssign::getValVT</a></div><div class="ttdeci">MVT getValVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00143">CallingConvLower.h:143</a></div></div>
<div class="ttc" id="TargetCallingConv_8h_html"><div class="ttname"><a href="TargetCallingConv_8h.html">TargetCallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a0fa9845f80fa0642b31c238f4ab0d5ef"><div class="ttname"><a href="classllvm_1_1APInt.html#a0fa9845f80fa0642b31c238f4ab0d5ef">llvm::APInt::getLoBits</a></div><div class="ttdeci">APInt getLoBits(unsigned numBits) const</div><div class="ttdoc">Compute an APInt containing numBits lowbits from this APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00570">APInt.cpp:570</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af246e1e2988325698821d504157ed804"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af246e1e2988325698821d504157ed804">performTBZCombine</a></div><div class="ttdeci">static SDValue performTBZCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12155">AArch64ISelLowering.cpp:12155</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2ab6db512a611d1ef4ff8069e2bbfd0d">llvm::ISD::SUBC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00224">ISDOpcodes.h:224</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a05ea7c29a0fde5a9a808c50aefd2e0fa"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a></div><div class="ttdeci">static SDValue performCONDCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG, unsigned CCIndex, unsigned CmpIndex)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11942">AArch64ISelLowering.cpp:11942</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">llvm::ISD::ATOMIC_LOAD_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00872">ISDOpcodes.h:872</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a6adf97f83acf6453d4a6a4b1070f3754">llvm::TargetLoweringBase::AtomicExpansionKind::None</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a4d2e6b50d2d120966b45253b1ad825b4"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a4d2e6b50d2d120966b45253b1ad825b4">llvm::AArch64Subtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00407">AArch64Subtarget.h:407</a></div></div>
<div class="ttc" id="AArch64PerfectShuffle_8h_html"><div class="ttname"><a href="AArch64PerfectShuffle_8h.html">AArch64PerfectShuffle.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0d1546187d4d526fcbdd43183689075e">llvm::ISD::SETUNE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01063">ISDOpcodes.h:1063</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">llvm::AArch64ISD::MOVIedit</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00083">AArch64ISelLowering.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a31d1e24e08b255d6aa290d67d16ce2c9">llvm::ISD::SETOGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01051">ISDOpcodes.h:1051</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">llvm::CCValAssign::Full</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00036">CallingConvLower.h:36</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a32739f322e03782811f33bc367f9bc3b"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a></div><div class="ttdeci">static void ReplaceCMP_SWAP_128Results(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12855">AArch64ISelLowering.cpp:12855</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_acfa280a237d9d6440646a84b66add3a9"><div class="ttname"><a href="namespacellvm.html#acfa280a237d9d6440646a84b66add3a9">llvm::CC_AArch64_DarwinPCS_ILP32_VarArg</a></div><div class="ttdeci">bool CC_AArch64_DarwinPCS_ILP32_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a29db2c19f47ba1cf69dc5527cc3f678d"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a29db2c19f47ba1cf69dc5527cc3f678d">performST1ScatterCombine</a></div><div class="ttdeci">static SDValue performST1ScatterCombine(SDNode *N, SelectionDAG &amp;DAG, unsigned Opcode, bool OnlyPackedOffsets=true)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12359">AArch64ISelLowering.cpp:12359</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ac8c0157adbe12649beac0009c2f6ad8d"><div class="ttname"><a href="classllvm_1_1APInt.html#ac8c0157adbe12649beac0009c2f6ad8d">llvm::APInt::isNonNegative</a></div><div class="ttdeci">bool isNonNegative() const</div><div class="ttdoc">Determine if this APInt Value is non-negative (&gt;= 0) </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00368">APInt.h:368</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aaae856ed3494d62692bb06a4d96dc33f"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a></div><div class="ttdeci">static SDValue tryCombineCRC32(unsigned Mask, SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10821">AArch64ISelLowering.cpp:10821</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aec601d177f33c89713cff3857f97aa77"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a></div><div class="ttdeci">static bool isConstantSplatVectorMaskForType(SDNode *N, EVT MemVT)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10213">AArch64ISelLowering.cpp:10213</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aea925621917d61700b218e8a7ef619cd"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aea925621917d61700b218e8a7ef619cd">UseTlsOffset</a></div><div class="ttdeci">static Value * UseTlsOffset(IRBuilder&lt;&gt; &amp;IRB, unsigned Offset)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13193">AArch64ISelLowering.cpp:13193</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ac7b0ed5c6d30bad74769c6e87ab0edb8"><div class="ttname"><a href="classllvm_1_1Type.html#ac7b0ed5c6d30bad74769c6e87ab0edb8">llvm::Type::getTypeID</a></div><div class="ttdeci">TypeID getTypeID() const</div><div class="ttdoc">Return the type id for the type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00138">Type.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_aac5759c83abd6a4af236401a7cfe7a0f"><div class="ttname"><a href="classllvm_1_1Type.html#aac5759c83abd6a4af236401a7cfe7a0f">llvm::Type::isFloatingPointTy</a></div><div class="ttdeci">bool isFloatingPointTy() const</div><div class="ttdoc">Return true if this is one of the six floating-point types. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00162">Type.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">llvm::AArch64ISD::CSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00043">AArch64ISelLowering.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adb35d09df72726a10f0cdc770329300b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb35d09df72726a10f0cdc770329300b">llvm::AArch64ISD::GLD1S</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00228">AArch64ISelLowering.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8cc94e03dea594863073a02f5bb94997">llvm::ISD::SHL</a></div><div class="ttdoc">Shift and rotation operations. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad11f98b53c5b71c7bd8791e5156b340e"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a></div><div class="ttdeci">static SDValue performAddSubLongCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10672">AArch64ISelLowering.cpp:10672</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ab0cfceeb37508e56f9c127e59766a668"><div class="ttname"><a href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const</div><div class="ttdoc">This method returns an LLVM type corresponding to the specified EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00140">ValueTypes.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1StructType_html"><div class="ttname"><a href="classllvm_1_1StructType.html">llvm::StructType</a></div><div class="ttdoc">Class to represent struct types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00238">DerivedTypes.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a9c00c70121af456007404bd456047766"><div class="ttname"><a href="classllvm_1_1Module.html#a9c00c70121af456007404bd456047766">llvm::Module::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">Get the global data context. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00245">Module.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">llvm::AArch64ISD::REV32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00108">AArch64ISelLowering.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">llvm::ISD::ABS</a></div><div class="ttdoc">ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00454">ISDOpcodes.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00058">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aa7054eb07a4962c7516115555800c017"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a></div><div class="ttdeci">static SDValue performFpToIntCombine(SDNode *N, SelectionDAG &amp;DAG, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdoc">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09942">AArch64ISelLowering.cpp:9942</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9bc12259f8156d068dfb2e91f04f6a06"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9bc12259f8156d068dfb2e91f04f6a06">llvm::SelectionDAG::getTargetExtractSubreg</a></div><div class="ttdeci">SDValue getTargetExtractSubreg(int SRIdx, const SDLoc &amp;DL, EVT VT, SDValue Operand)</div><div class="ttdoc">A convenience function for creating TargetInstrInfo::EXTRACT_SUBREG nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08082">SelectionDAG.cpp:8082</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">llvm::CCValAssign::Indirect</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00052">CallingConvLower.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a1c04c72abd24de2572a03ef686a36dd6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a1c04c72abd24de2572a03ef686a36dd6">llvm::SelectionDAG::getMachineNode</a></div><div class="ttdeci">MachineSDNode * getMachineNode(unsigned Opcode, const SDLoc &amp;dl, EVT VT)</div><div class="ttdoc">These are used for target selectors to create a new node with specified return type(s), MachineInstr opcode, and operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07964">SelectionDAG.cpp:7964</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3a257ffa49107e2db978e8a6e2688ada">llvm::ISD::UDIVREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00211">ISDOpcodes.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_adc01a7457de85fc52a3bb860d7e1c6a4"><div class="ttname"><a href="classllvm_1_1Type.html#adc01a7457de85fc52a3bb860d7e1c6a4">llvm::Type::getPointerTo</a></div><div class="ttdeci">PointerType * getPointerTo(unsigned AddrSpace=0) const</div><div class="ttdoc">Return a pointer to the current type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00659">Type.cpp:659</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_a99fd4ef84981d6a2774c14c741b5ed65"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#a99fd4ef84981d6a2774c14c741b5ed65">llvm::AtomicRMWInst::getOperation</a></div><div class="ttdeci">BinOp getOperation() const</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00769">Instructions.h:769</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00a2ee9b253b17d18db5307d47d1051e0ff">llvm::HexagonISD::CP</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00052">HexagonISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_adabd0632bbd6cb08e7c545cf755c56c8"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#adabd0632bbd6cb08e7c545cf755c56c8">llvm::AArch64_AM::encodeAdvSIMDModImmType6</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType6(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00533">AArch64AddressingModes.h:533</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html_a1d747845f1b76415136d5713cdfa828f"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html#a1d747845f1b76415136d5713cdfa828f">llvm::TargetLowering::CallLoweringInfo::setChain</a></div><div class="ttdeci">CallLoweringInfo &amp; setChain(SDValue InChain)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03489">TargetLowering.h:3489</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a41bd84b853e2c03fb1af1f4ca9ebdcaf">llvm::ISD::BUILD_PAIR</a></div><div class="ttdoc">BUILD_PAIR - This is the opposite of EXTRACT_ELEMENT in some ways. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00192">ISDOpcodes.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7ce9f75eaf17256deb960b11d1930040">llvm::ISD::VECREDUCE_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00939">ISDOpcodes.h:939</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a02464d70b22d66cabc44e2188dc47f18"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02464d70b22d66cabc44e2188dc47f18">llvm::AArch64ISD::SST1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00236">AArch64ISelLowering.h:236</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93bc27ca4d9e211c54b0d9efb660f080">llvm::ISD::CopyToReg</a></div><div class="ttdoc">CopyToReg - This node has three operands: a chain, a register number to set to this value...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00171">ISDOpcodes.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ac6d28a9b11139182134a9618028a0d07"><div class="ttname"><a href="classllvm_1_1Type.html#ac6d28a9b11139182134a9618028a0d07">llvm::Type::isIntegerTy</a></div><div class="ttdeci">bool isIntegerTy() const</div><div class="ttdoc">True if this is an instance of IntegerType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00197">Type.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ae499cc99d4fe44d343ca9ac6a2ae8845"><div class="ttname"><a href="classllvm_1_1SDNode.html#ae499cc99d4fe44d343ca9ac6a2ae8845">llvm::SDNode::op_end</a></div><div class="ttdeci">op_iterator op_end() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00946">SelectionDAGNodes.h:946</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder&lt;&gt;</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a663455a86f2fa89c9a7e82d1adc39914"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a663455a86f2fa89c9a7e82d1adc39914">OP_VUZPR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07596">ARMISelLowering.cpp:7596</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::PGSOQueryType::Test</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac9246c101c0cc9232e37b3941194bb13">llvm::ISD::SUBE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00233">ISDOpcodes.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ac969b6c833cfa44c1b4fcd5790268340"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac969b6c833cfa44c1b4fcd5790268340">llvm::SDValue::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01165">SelectionDAGNodes.h:1165</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_adf98860d7f42290f873c82a981eb0ea6"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#adf98860d7f42290f873c82a981eb0ea6">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const</div><div class="ttdoc">Return the assigned stack offset of the specified object from the incoming stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00491">MachineFrameInfo.h:491</a></div></div>
<div class="ttc" id="c_2DataTypes_8h_html_ad0d744f05898e32d01f73f8af3cd2071"><div class="ttname"><a href="c_2DataTypes_8h.html#ad0d744f05898e32d01f73f8af3cd2071">INT64_MAX</a></div><div class="ttdeci">#define INT64_MAX</div><div class="ttdef"><b>Definition:</b> <a href="c_2DataTypes_8h_source.html#l00077">DataTypes.h:77</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aed120dd6850080b309b6054efd2b142b"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImm32(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits, const SDValue *LHS=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07481">AArch64ISelLowering.cpp:7481</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a4fce00050967f2d8237319f1912a0103"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">llvm::AArch64TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ISD::SETCC ValueType. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00957">AArch64ISelLowering.cpp:957</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html_ad85ec82447c2f1824538de9b449ffed0"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html#ad85ec82447c2f1824538de9b449ffed0">llvm::LoadSDNode::getExtensionType</a></div><div class="ttdeci">ISD::LoadExtType getExtensionType() const</div><div class="ttdoc">Return whether this is a plain node, or one of the varieties of value-extending loads. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02238">SelectionDAGNodes.h:2238</a></div></div>
<div class="ttc" id="structAArch64SetCCInfo_html"><div class="ttname"><a href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></div><div class="ttdoc">Helper structure to keep track of a SET_CC lowered into AArch64 code. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10541">AArch64ISelLowering.cpp:10541</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a06a1a0916d630a342fc3c355b0de8eab"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a06a1a0916d630a342fc3c355b0de8eab">llvm::ISD::FLT_ROUNDS_</a></div><div class="ttdoc">FLT_ROUNDS_ - Returns current rounding mode: -1 Undefined 0 Round to 0 1 Round to nearest 2 Round to ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00607">ISDOpcodes.h:607</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a2a9cf0a3d25f7ae2ea7689c0324988e0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a2a9cf0a3d25f7ae2ea7689c0324988e0">llvm::TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">virtual bool useLoadStackGuardNode() const</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04240">TargetLowering.h:4240</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a0be9a5b045e14f589506ab6372ab6592">llvm::AArch64CC::VC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00243">AArch64BaseInfo.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5961a89c55b0157a30497c1f8f5e4b66"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5961a89c55b0157a30497c1f8f5e4b66">llvm::SelectionDAG::getTargetJumpTable</a></div><div class="ttdeci">SDValue getTargetJumpTable(int JTI, EVT VT, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00660">SelectionDAG.h:660</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00265">MachineValueType.h:265</a></div></div>
<div class="ttc" id="OperandTraits_8h_html"><div class="ttname"><a href="OperandTraits_8h.html">OperandTraits.h</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aeada2602a598f9b877f1b75ed7dd9e4a">llvm::CCValAssign::AExtUpper</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00044">CallingConvLower.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a18618326c8d9369d4c7e4688dec684b5"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a18618326c8d9369d4c7e4688dec684b5">llvm::ISD::ArgFlagsTy::isInConsecutiveRegs</a></div><div class="ttdeci">bool isInConsecutiveRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00110">TargetCallingConv.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00253">AArch64ISelLowering.h:253</a></div></div>
<div class="ttc" id="namespacellvm_html_a1b84a5f101e2fbf27d8541b0dd0eb4dc"><div class="ttname"><a href="namespacellvm.html#a1b84a5f101e2fbf27d8541b0dd0eb4dc">llvm::RetCC_AArch64_WebKit_JS</a></div><div class="ttdeci">bool RetCC_AArch64_WebKit_JS(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab254961e69630f8f3d82f83429dd4be4"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a></div><div class="ttdeci">static SDValue LowerMUL(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02873">AArch64ISelLowering.cpp:2873</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a262431cccd14e6063eacc180130a5882"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a262431cccd14e6063eacc180130a5882">llvm::AArch64_AM::isLogicalImmediate</a></div><div class="ttdeci">static bool isLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">isLogicalImmediate - Return true if the immediate is valid for a logical immediate instruction of the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00275">AArch64AddressingModes.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28af30bd33ca066862c72c3dd3bd128443d"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28af30bd33ca066862c72c3dd3bd128443d">llvm::AArch64CC::NV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00251">AArch64BaseInfo.h:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00257">AArch64ISelLowering.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ad034d12f6fc929d643d21ab2f7dad9e2"><div class="ttname"><a href="classllvm_1_1StringRef.html#ad034d12f6fc929d643d21ab2f7dad9e2">llvm::StringRef::slice</a></div><div class="ttdeci">LLVM_NODISCARD StringRef slice(size_t Start, size_t End) const</div><div class="ttdoc">Return a reference to the substring from [Start, End). </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00701">StringRef.h:701</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af0f68c9c0e4a38aebd5773f80dd5b716"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const</div><div class="ttdoc">Return the token chain corresponding to the entry of the function. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00485">SelectionDAG.h:485</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">llvm::AArch64ISD::STRICT_FCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00245">AArch64ISelLowering.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07c0c67913bb543fc45ce9ef65ef260a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07c0c67913bb543fc45ce9ef65ef260a">llvm::TargetLoweringBase::setOperationAction</a></div><div class="ttdeci">void setOperationAction(unsigned Op, MVT VT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified operation does not work with the specified type and indicate what to do a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02003">TargetLowering.h:2003</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a6d2ea0d87e248160e202c25124c91fa9"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a6d2ea0d87e248160e202c25124c91fa9">llvm::AArch64Subtarget::isTargetMachO</a></div><div class="ttdeci">bool isTargetMachO() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00416">AArch64Subtarget.h:416</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">llvm::AArch64ISD::FRECPE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a8915297f72f1020167562805827f7160"><div class="ttname"><a href="classllvm_1_1SDValue.html#a8915297f72f1020167562805827f7160">llvm::SDValue::getValueSizeInBits</a></div><div class="ttdeci">TypeSize getValueSizeInBits() const</div><div class="ttdoc">Returns the size of the value in bits. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00178">SelectionDAGNodes.h:178</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a8f8e13b821b9ba9b453c82ac0a356b82"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a></div><div class="ttdeci">static SDValue combineAcrossLanesIntrinsic(unsigned Opc, SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10834">AArch64ISelLowering.cpp:10834</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf955b4b70f63865e022c329d1775579">llvm::ISD::STRICT_FP_TO_UINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00320">ISDOpcodes.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2fbddaf5533297ffad6da0285219a7ac"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2fbddaf5533297ffad6da0285219a7ac">llvm::MVT::v1i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00082">MachineValueType.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aa8fca8c414a664c8d1cd44da876b8b3b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aa8fca8c414a664c8d1cd44da876b8b3b">llvm::SelectionDAG::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00423">SelectionDAG.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a196c23d6cb4d768d037970f1f35bbf66"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a196c23d6cb4d768d037970f1f35bbf66">llvm::SelectionDAG::getVTList</a></div><div class="ttdeci">SDVTList getVTList(EVT VT)</div><div class="ttdoc">Return an SDVTList that represents the list of values specified. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07526">SelectionDAG.cpp:7526</a></div></div>
<div class="ttc" id="classllvm_1_1VTSDNode_html"><div class="ttname"><a href="classllvm_1_1VTSDNode.html">llvm::VTSDNode</a></div><div class="ttdoc">This class is used to represent EVT&amp;#39;s, which are used to parameterize some operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02172">SelectionDAGNodes.h:2172</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a832fe494b68db46ba9a981599b4a7df0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">llvm::AArch64TargetLowering::isLegalInterleavedAccessType</a></div><div class="ttdeci">bool isLegalInterleavedAccessType(VectorType *VecTy, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns true if VecTy is a legal interleaved access type. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09100">AArch64ISelLowering.cpp:9100</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_af4ddbb361d77fd42e32b5d6df0075a6e"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#af4ddbb361d77fd42e32b5d6df0075a6e">llvm::ShuffleVectorSDNode::isSplat</a></div><div class="ttdeci">bool isSplat() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01528">SelectionDAGNodes.h:1528</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8868c35de6c36dc0d57e84f256c4ffde"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a></div><div class="ttdeci">bool HasBaseReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02170">TargetLowering.h:2170</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a2d5c4385716b3fa4a96e879987cccedc"><div class="ttname"><a href="classllvm_1_1APInt.html#a2d5c4385716b3fa4a96e879987cccedc">llvm::APInt::getHiBits</a></div><div class="ttdeci">APInt getHiBits(unsigned numBits) const</div><div class="ttdoc">Compute an APInt containing numBits highbits from this APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00565">APInt.cpp:565</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aa8e7d7856b86905a5ce055fb23d0c9b2"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a></div><div class="ttdeci">static SDValue foldVectorXorShiftIntoCmp(SDNode *N, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget)</div><div class="ttdoc">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09628">AArch64ISelLowering.cpp:9628</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abdb38c8daa8c1ab881007062d113cef3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdb38c8daa8c1ab881007062d113cef3">llvm::ISD::FRAMEADDR</a></div><div class="ttdoc">FRAMEADDR, RETURNADDR - These nodes represent llvm.frameaddress and llvm.returnaddress on the DAG...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00074">ISDOpcodes.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1BlockAddressSDNode_html_a32467310b507bea7afc6b93531437f33"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html#a32467310b507bea7afc6b93531437f33">llvm::BlockAddressSDNode::getBlockAddress</a></div><div class="ttdeci">const BlockAddress * getBlockAddress() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02087">SelectionDAGNodes.h:2087</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicSDNode_html"><div class="ttname"><a href="classllvm_1_1AtomicSDNode.html">llvm::AtomicSDNode</a></div><div class="ttdoc">This is an SDNode representing atomic operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01426">SelectionDAGNodes.h:1426</a></div></div>
<div class="ttc" id="classllvm_1_1SequentialType_html_ad165a36624f4374d6ea5238eaeff80b6"><div class="ttname"><a href="classllvm_1_1SequentialType.html#ad165a36624f4374d6ea5238eaeff80b6">llvm::SequentialType::getNumElements</a></div><div class="ttdeci">uint64_t getNumElements() const</div><div class="ttdoc">For scalable vectors, this will return the minimum number of elements in the vector. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00398">DerivedTypes.h:398</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">llvm::AArch64ISD::DUPLANE64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00078">AArch64ISelLowering.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">llvm::AArch64ISD::UMAXV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00156">AArch64ISelLowering.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2897ab064cc53e41f2b6ae3d69902abc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">llvm::CCValAssign::getLocInfo</a></div><div class="ttdeci">LocInfo getLocInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00155">CallingConvLower.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">llvm::AArch64ISD::FCMGTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00142">AArch64ISelLowering.h:142</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a2239343bf72ef6a991165363ac0386c3"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a2239343bf72ef6a991165363ac0386c3">im</a></div><div class="ttdeci">#define im(i)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">llvm::AArch64ISD::STP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00279">AArch64ISelLowering.h:279</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a4d810d08a9bc5d3c0ef0d54b1c9eb646"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a4d810d08a9bc5d3c0ef0d54b1c9eb646">llvm::AArch64_AM::isAdvSIMDModImmType5</a></div><div class="ttdeci">static bool isAdvSIMDModImmType5(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00511">AArch64AddressingModes.h:511</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0daff6b1393eea8c86c10b486ed159e">llvm::AArch64ISD::GLD1_UXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00223">AArch64ISelLowering.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1StructType_html_a17bd5e98d2b369757fcf656cbe9f6e71"><div class="ttname"><a href="classllvm_1_1StructType.html#a17bd5e98d2b369757fcf656cbe9f6e71">llvm::StructType::get</a></div><div class="ttdeci">static StructType * get(LLVMContext &amp;Context, ArrayRef&lt; Type *&gt; Elements, bool isPacked=false)</div><div class="ttdoc">This static method is the primary way to create a literal StructType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00346">Type.cpp:346</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">llvm::AArch64ISD::UUNPKHI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00204">AArch64ISelLowering.h:204</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="structGenericSetCCInfo_html_a48c1d56f046ba6101a5233eac7cd8e5b"><div class="ttname"><a href="structGenericSetCCInfo.html#a48c1d56f046ba6101a5233eac7cd8e5b">GenericSetCCInfo::Opnd0</a></div><div class="ttdeci">const SDValue * Opnd0</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10535">AArch64ISelLowering.cpp:10535</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_af3624c7c6830c842d120434c17d1c846"><div class="ttname"><a href="classllvm_1_1MVT.html#af3624c7c6830c842d120434c17d1c846">llvm::MVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00341">MachineValueType.h:341</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1OutputArg_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1OutputArg.html">llvm::ISD::OutputArg</a></div><div class="ttdoc">OutputArg - This struct carries flags and a value for a single outgoing (actual) argument or outgoing...</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00195">TargetCallingConv.h:195</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a02f6de82e3085eef9b1ad0ebe9b2d500"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a></div><div class="ttdeci">static SDValue emitConditionalComparison(SDValue LHS, SDValue RHS, ISD::CondCode CC, SDValue CCOp, AArch64CC::CondCode Predicate, AArch64CC::CondCode OutCC, const SDLoc &amp;DL, SelectionDAG &amp;DAG)</div><div class="ttdoc">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A))...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01804">AArch64ISelLowering.cpp:1804</a></div></div>
<div class="ttc" id="structllvm_1_1SDVTList_html"><div class="ttname"><a href="structllvm_1_1SDVTList.html">llvm::SDVTList</a></div><div class="ttdoc">This represents a list of ValueType&amp;#39;s that has been intern&amp;#39;d by a SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00078">SelectionDAGNodes.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a64cfa2d394d0598689bf2449ff8044ae"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a64cfa2d394d0598689bf2449ff8044ae">llvm::SelectionDAG::getExtLoad</a></div><div class="ttdeci">SDValue getExtLoad(ISD::LoadExtType ExtType, const SDLoc &amp;dl, EVT VT, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, EVT MemVT, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06885">SelectionDAG.cpp:6885</a></div></div>
<div class="ttc" id="StringSwitch_8h_html"><div class="ttname"><a href="StringSwitch_8h.html">StringSwitch.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00266">AArch64ISelLowering.h:266</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM&amp;#39;s memory model. </div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">llvm::AArch64ISD::ZIP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00101">AArch64ISelLowering.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a031ce694e40832d40a163d7254a8df14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a031ce694e40832d40a163d7254a8df14">llvm::ISD::STACKSAVE</a></div><div class="ttdoc">STACKSAVE - STACKSAVE has one operand, an input chain. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00756">ISDOpcodes.h:756</a></div></div>
<div class="ttc" id="structllvm_1_1MachineFunction_1_1ArgRegPair_html"><div class="ttname"><a href="structllvm_1_1MachineFunction_1_1ArgRegPair.html">llvm::MachineFunction::ArgRegPair</a></div><div class="ttdoc">Structure used to represent pair of argument number after call lowering and register used to transfer...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00386">MachineFunction.h:386</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a193d4ea30b27a0c86550ae249eefaeaa"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a193d4ea30b27a0c86550ae249eefaeaa">llvm::SelectionDAG::getMergeValues</a></div><div class="ttdeci">SDValue getMergeValues(ArrayRef&lt; SDValue &gt; Ops, const SDLoc &amp;dl)</div><div class="ttdoc">Create a MERGE_VALUES node from the given operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06652">SelectionDAG.cpp:6652</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab5aa91b8af0aaa9f206ca3c82c79f1cc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab5aa91b8af0aaa9f206ca3c82c79f1cc">llvm::AArch64TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the unsafe stack pointer, returns the address of that locat...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13252">AArch64ISelLowering.cpp:13252</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02a14194d0b2e6c6680067975517cd58eac"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a14194d0b2e6c6680067975517cd58eac">llvm::AtomicOrdering::Monotonic</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01605">SelectionDAGNodes.h:1605</a></div></div>
<div class="ttc" id="structSetCCInfoAndKind_html_a666ed28403d10ad74ae21fab5c70e0da"><div class="ttname"><a href="structSetCCInfoAndKind.html#a666ed28403d10ad74ae21fab5c70e0da">SetCCInfoAndKind::IsAArch64</a></div><div class="ttdeci">bool IsAArch64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10557">AArch64ISelLowering.cpp:10557</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa5bf9253e7424a041215974fc5696ac8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09535">AArch64ISelLowering.cpp:9535</a></div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abc6c09c7af98236460f0b020eb3be94e">llvm::ISD::FDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="AArch64PerfectShuffle_8h_html_a461cf57a94707854fa27b598c2e7826b"><div class="ttname"><a href="AArch64PerfectShuffle_8h.html#a461cf57a94707854fa27b598c2e7826b">PerfectShuffleTable</a></div><div class="ttdeci">static const unsigned PerfectShuffleTable[6561+1]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PerfectShuffle_8h_source.html#l00025">AArch64PerfectShuffle.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a3dd514a273066351b15fb4c5726ba294"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a3dd514a273066351b15fb4c5726ba294">llvm::IRBuilder::CreateIntToPtr</a></div><div class="ttdeci">Value * CreateIntToPtr(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02096">IRBuilder.h:2096</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00251">AArch64ISelLowering.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a75d113cb1b8cc3c14b601d928dccee40"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a75d113cb1b8cc3c14b601d928dccee40">llvm::ConstantSDNode::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01580">SelectionDAGNodes.h:1580</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9c2450d7d33fb2ecb9b645f1ca6a9a64"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9c2450d7d33fb2ecb9b645f1ca6a9a64">llvm::SelectionDAG::getSExtOrTrunc</a></div><div class="ttdeci">SDValue getSExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either sign-extending or trunca...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01148">SelectionDAG.cpp:1148</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0a20b56d95a9020588d573b6f7340cd5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0a20b56d95a9020588d573b6f7340cd5">llvm::MCRegisterInfo::getDwarfRegNum</a></div><div class="ttdeci">int getDwarfRegNum(MCRegister RegNum, bool isEH) const</div><div class="ttdoc">Map a target register to an equivalent dwarf register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00068">MCRegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45acc07b91f72979f3e9b12c2e0c355db46">llvm::CCValAssign::AExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00039">CallingConvLower.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3dfd1b187d121c0e214698eef1c20f53">llvm::ISD::FMAXIMUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00663">ISDOpcodes.h:663</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a49f1172c7014cc4fa3570792e6834e2c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a49f1172c7014cc4fa3570792e6834e2c">llvm::ISD::GlobalTLSAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1StoreInst_html_acc30ca5b0dba4e43b5a9dc65153fe573"><div class="ttname"><a href="classllvm_1_1StoreInst.html#acc30ca5b0dba4e43b5a9dc65153fe573">llvm::StoreInst::getPointerAddressSpace</a></div><div class="ttdeci">unsigned getPointerAddressSpace() const</div><div class="ttdoc">Returns the address space of the pointer operand. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00435">Instructions.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">llvm::AArch64ISD::BICi</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00090">AArch64ISelLowering.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_afa54f4f948a89516a5d77a58fb8a18d7"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#afa54f4f948a89516a5d77a58fb8a18d7">llvm::AArch64FunctionInfo::setArgumentStackToRestore</a></div><div class="ttdeci">void setArgumentStackToRestore(unsigned bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00145">AArch64MachineFunctionInfo.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn&amp;#39;t support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0466b21bfb4f3596e41380d8e2d1956f">llvm::ISD::STRICT_FSETCC</a></div><div class="ttdoc">STRICT_FSETCC/STRICT_FSETCCS - Constrained versions of SETCC, used for floating-point operands only...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00353">ISDOpcodes.h:353</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dfacb29792dd59f2cfbe529206265bc">llvm::ISD::RETURNADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00074">ISDOpcodes.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a60b2f72a3ca6f2c441a875c1c67f67c4"><div class="ttname"><a href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">llvm::CCState::getNextStackOffset</a></div><div class="ttdeci">unsigned getNextStackOffset() const</div><div class="ttdoc">getNextStackOffset - Return the next stack offset such that all stack slots satisfy their alignment r...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00272">CallingConvLower.h:272</a></div></div>
<div class="ttc" id="c_2DataTypes_8h_html_a30654b4b67d97c42ca3f9b6052dda916"><div class="ttname"><a href="c_2DataTypes_8h.html#a30654b4b67d97c42ca3f9b6052dda916">UINT64_MAX</a></div><div class="ttdeci">#define UINT64_MAX</div><div class="ttdef"><b>Definition:</b> <a href="c_2DataTypes_8h_source.html#l00083">DataTypes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a5e3bfda687f0bb870891d2b7722e7c2a"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a5e3bfda687f0bb870891d2b7722e7c2a">llvm::IRBuilder::CreateBitCast</a></div><div class="ttdeci">Value * CreateBitCast(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02101">IRBuilder.h:2101</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af2daa0ee117afefed4c82eee55bf97b7"><div class="ttname"><a href="classllvm_1_1APInt.html#af2daa0ee117afefed4c82eee55bf97b7">llvm::APInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Get sign extended value. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01632">APInt.h:1632</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4aea2b03858461165791221eb094399cea"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4aea2b03858461165791221eb094399cea">OP_VUZPL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07595">ARMISelLowering.cpp:7595</a></div></div>
<div class="ttc" id="namespacellvm_html_a8d4190aaa91bde17806922094934eb07"><div class="ttname"><a href="namespacellvm.html#a8d4190aaa91bde17806922094934eb07">llvm::createSequentialMask</a></div><div class="ttdeci">Constant * createSequentialMask(IRBuilder&lt;&gt; &amp;Builder, unsigned Start, unsigned NumInts, unsigned NumUndefs)</div><div class="ttdoc">Create a sequential shuffle mask. </div><div class="ttdef"><b>Definition:</b> <a href="VectorUtils_8cpp_source.html#l00687">VectorUtils.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aaf9cc05758a26e784f7cfa554e76f175"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aaf9cc05758a26e784f7cfa554e76f175">llvm::TargetOptions::NoNaNsFPMath</a></div><div class="ttdeci">unsigned NoNaNsFPMath</div><div class="ttdoc">NoNaNsFPMath - This flag is enabled when the -enable-no-nans-fp-math flag is specified on the command...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00150">TargetOptions.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7950812483c77344fedc3ba198655a17"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7950812483c77344fedc3ba198655a17">llvm::MachineMemOperand::getOrdering</a></div><div class="ttdeci">AtomicOrdering getOrdering() const</div><div class="ttdoc">Return the atomic ordering requirements for this memory operation. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00248">MachineMemOperand.h:248</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a8d4e8ce89b104f162a8900ab94461e95"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a></div><div class="ttdeci">static SDValue performConcatVectorsCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10345">AArch64ISelLowering.cpp:10345</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00246">Value.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">llvm::AArch64ISD::REV16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00107">AArch64ISelLowering.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a94844cdc6ed6b2518f14e2c4c2931c90"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a94844cdc6ed6b2518f14e2c4c2931c90">llvm::ISD::CATCHPAD</a></div><div class="ttdoc">CATCHPAD - Represents a catchpad instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00742">ISDOpcodes.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aaa0193582f1fc99e3e6a3fc5abcb37bf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaa0193582f1fc99e3e6a3fc5abcb37bf">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00420">SelectionDAG.h:420</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a315004656a75a3c3a9d7294f105a8da2">llvm::ISD::SINT_TO_FP</a></div><div class="ttdoc">[SU]INT_TO_FP - These operators convert integers (whose interpreted sign depends on the first letter)...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00539">ISDOpcodes.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6df03220bbe2ea3cfb905f36fb26822c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6df03220bbe2ea3cfb905f36fb26822c">llvm::TargetLoweringBase::computeRegisterProperties</a></div><div class="ttdeci">void computeRegisterProperties(const TargetRegisterInfo *TRI)</div><div class="ttdoc">Once all of the register classes are added, this allows us to compute derived properties we expose...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01141">TargetLoweringBase.cpp:1141</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afda8da0ab0661405d57a7ad50d98012b">llvm::MVT::nxv16i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00154">MachineValueType.h:154</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a9ebdafbae1fdc29135b25d537a89cd61"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a></div><div class="ttdeci">static bool isEXTMask(ArrayRef&lt; int &gt; M, EVT VT, bool &amp;ReverseEXT, unsigned &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06779">AArch64ISelLowering.cpp:6779</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a0e164fc66718d6244bcf698d24f245fb"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0e164fc66718d6244bcf698d24f245fb">llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a></div><div class="ttdeci">void emitAtomicCmpXchgNoStoreLLBalance(IRBuilder&lt;&gt; &amp;Builder) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13141">AArch64ISelLowering.cpp:13141</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a145c0c2d9e39b47e594532e97d85d3d5"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a145c0c2d9e39b47e594532e97d85d3d5">llvm::ConstantSDNode::isNullValue</a></div><div class="ttdeci">bool isNullValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="structSetCCInfoAndKind_html_a70d432a7419213aa8c62533ef9b64cb1"><div class="ttname"><a href="structSetCCInfoAndKind.html#a70d432a7419213aa8c62533ef9b64cb1">SetCCInfoAndKind::Info</a></div><div class="ttdeci">SetCCInfo Info</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10556">AArch64ISelLowering.cpp:10556</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a06d6d8f8d669944c8531af7e859442b2">llvm::MVT::nxv4f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00193">MachineValueType.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7800622851751b8ae318b41f4096830e">llvm::ISD::UMULO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00258">ISDOpcodes.h:258</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a257c422be962af393f15b15dbc07b962"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a257c422be962af393f15b15dbc07b962">checkValueWidth</a></div><div class="ttdeci">static bool checkValueWidth(SDValue V, unsigned width, ISD::LoadExtType &amp;ExtType)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11763">AArch64ISelLowering.cpp:11763</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00256">AArch64ISelLowering.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0aba33f2dcf1220173b9d3608fecc3df"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent=false) const</div><div class="ttdoc">Return the register class that should be used for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00707">TargetLowering.h:707</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">llvm::AArch64II::MO_GOT</a></div><div class="ttdoc">MO_GOT - This flag indicates that a symbol operand represents the address of the GOT entry for the sy...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00616">AArch64BaseInfo.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acfe1250a2214797a59c6457dd2180df9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acfe1250a2214797a59c6457dd2180df9">llvm::SelectionDAG::getRegisterMask</a></div><div class="ttdeci">SDValue getRegisterMask(const uint32_t *RegMask)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01805">SelectionDAG.cpp:1805</a></div></div>
<div class="ttc" id="namespacellvm_html_a82a9558b6319303ae62f59dab9669685"><div class="ttname"><a href="namespacellvm.html#a82a9558b6319303ae62f59dab9669685">llvm::isMask_64</a></div><div class="ttdeci">constexpr bool isMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a non-empty sequence of ones starting at the least significant bit wit...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00447">MathExtras.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a69f50b8c0a70f57950c142ca963e1cb5"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a69f50b8c0a70f57950c142ca963e1cb5">llvm::AArch64Subtarget::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00259">AArch64Subtarget.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a3111deca0523de0afcc110cf020ebaaf"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a3111deca0523de0afcc110cf020ebaaf">llvm::TargetLoweringBase::MaxLoadsPerMemcmp</a></div><div class="ttdeci">unsigned MaxLoadsPerMemcmp</div><div class="ttdoc">Specify maximum number of load instructions per memcmp call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02900">TargetLowering.h:2900</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a55e427e6bf5d495e92fbbe9ba86e9990"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImm8(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07600">AArch64ISelLowering.cpp:7600</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af2fca022f33991d19959ebf939c54d03"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af2fca022f33991d19959ebf939c54d03">llvm::SelectionDAG::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00424">SelectionDAG.h:424</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilderBase_html_ae3f9633c349ede5341aa376d9c97dd8f"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html#ae3f9633c349ede5341aa376d9c97dd8f">llvm::IRBuilderBase::GetInsertBlock</a></div><div class="ttdeci">BasicBlock * GetInsertBlock() const</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00126">IRBuilder.h:126</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab0b7d2c769fd0fbaab3c4a2fc8e7ea0c">llvm::ISD::VSELECT</a></div><div class="ttdoc">Select with a vector condition (op #0) and two vector operands (ops #1 and #2), returning a vector re...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00490">ISDOpcodes.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6566d8c65c03ad2f7b18ed08f0e7f208"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6566d8c65c03ad2f7b18ed08f0e7f208">llvm::TargetLoweringBase::setMinFunctionAlignment</a></div><div class="ttdeci">void setMinFunctionAlignment(Align Alignment)</div><div class="ttdoc">Set the target&amp;#39;s minimum function alignment. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02106">TargetLowering.h:2106</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_ab0a89286bc67d60002c353f80503e8cd"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#ab0a89286bc67d60002c353f80503e8cd">llvm::AArch64FunctionInfo::getSRetReturnReg</a></div><div class="ttdeci">unsigned getSRetReturnReg() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00267">AArch64MachineFunctionInfo.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535">llvm::ISD::ADD</a></div><div class="ttdoc">Simple integer binary arithmetic operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a71f916390487bb109d9968c72553eaf4">llvm::ISD::SETO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01056">ISDOpcodes.h:1056</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab38d2af541b99492acf69c041c98bcb6">llvm::ISD::STRICT_SINT_TO_FP</a></div><div class="ttdoc">STRICT_[US]INT_TO_FP - Convert a signed or unsigned integer to a floating point value. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00326">ISDOpcodes.h:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8ceaa81a8088781e5efec0886ffe86be"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8ceaa81a8088781e5efec0886ffe86be">llvm::ISD::ATOMIC_LOAD_CLR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00875">ISDOpcodes.h:875</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae1118ddac1ce0af8e9f7cc16c9e94fc0">llvm::ISD::FSQRT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="structGenericSetCCInfo_html_ac7f878642027e179f6f91f456be03759"><div class="ttname"><a href="structGenericSetCCInfo.html#ac7f878642027e179f6f91f456be03759">GenericSetCCInfo::Opnd1</a></div><div class="ttdeci">const SDValue * Opnd1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10536">AArch64ISelLowering.cpp:10536</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aaba91ac521e4f01f57413216273fd7b7f">llvm::TargetLoweringBase::Promote</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00117">TargetLowering.h:117</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ae382925630390afbb03b3462b2ee73ef"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ae382925630390afbb03b3462b2ee73ef">isOverflowIntrOpRes</a></div><div class="ttdeci">static bool isOverflowIntrOpRes(SDValue Op)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02336">AArch64ISelLowering.cpp:2336</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">llvm::AArch64ISD::FCMGT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00132">AArch64ISelLowering.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">llvm::AArch64ISD::TRN2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00106">AArch64ISelLowering.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a473200f06bdd611fdbed43d908b84305">llvm::ISD::SETULT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01061">ISDOpcodes.h:1061</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5782b71c5eafe937e8d31d7b62497d99">llvm::MVT::v2i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00093">MachineValueType.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a6f05a09edb671910f85f8665981cbde9">llvm::ISD::SETLT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01070">ISDOpcodes.h:1070</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_ae22f493ba8327ce92e87d3b96bce7017"><div class="ttname"><a href="classllvm_1_1Instruction.html#ae22f493ba8327ce92e87d3b96bce7017">llvm::Instruction::getMetadata</a></div><div class="ttdeci">MDNode * getMetadata(unsigned KindID) const</div><div class="ttdoc">Get the metadata of given kind attached to this Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00244">Instruction.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a2c237b0f007548cb6bc021d00ffee87f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a2c237b0f007548cb6bc021d00ffee87f">llvm::SelectionDAG::getSetCC</a></div><div class="ttdeci">SDValue getSetCC(const SDLoc &amp;DL, EVT VT, SDValue LHS, SDValue RHS, ISD::CondCode Cond, SDValue Chain=SDValue(), bool IsSignaling=false)</div><div class="ttdoc">Helper function to make it easier to build SetCC&amp;#39;s if you just have an ISD::CondCode instead of an SD...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00996">SelectionDAG.h:996</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">llvm::AArch64ISD::CSNEG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00046">AArch64ISelLowering.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a15637879021fa7d5226045c0668a99a8">llvm::ISD::UDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">llvm::AArch64ISD::FCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00068">AArch64ISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ad3ec22d51ff579206e10783e872a0327"><div class="ttname"><a href="classllvm_1_1StringRef.html#ad3ec22d51ff579206e10783e872a0327">llvm::StringRef::size</a></div><div class="ttdeci">LLVM_NODISCARD size_t size() const</div><div class="ttdoc">size - Get the string size. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00151">StringRef.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a4b001d9b458035fbbfc154d52d354ee9"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a4b001d9b458035fbbfc154d52d354ee9">llvm::ConstantInt::getValue</a></div><div class="ttdeci">const APInt &amp; getValue() const</div><div class="ttdoc">Return the constant as an APInt value reference. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00137">Constants.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_ab4e05d690df389b8b1477c90387b575f"><div class="ttname"><a href="classllvm_1_1Instruction.html#ab4e05d690df389b8b1477c90387b575f">llvm::Instruction::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns a member of one of the enums like Instruction::Add. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00125">Instruction.h:125</a></div></div>
<div class="ttc" id="CodeGenPrepare_8cpp_html_a76ebce10fbe0fc0431f545d25965fe89"><div class="ttname"><a href="CodeGenPrepare_8cpp.html#a76ebce10fbe0fc0431f545d25965fe89">ExtType</a></div><div class="ttdeci">ExtType</div><div class="ttdef"><b>Definition:</b> <a href="CodeGenPrepare_8cpp_source.html#l00235">CodeGenPrepare.cpp:235</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af35d763b74cc1ae6f4da3a698b6e3027"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">llvm::AArch64TargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Enable aggressive FMA fusion on targets that want it. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13366">AArch64ISelLowering.cpp:13366</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a64789b829491f11487c7e0ed130f393d"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a64789b829491f11487c7e0ed130f393d">llvm::ISD::ArgFlagsTy::isSwiftSelf</a></div><div class="ttdeci">bool isSwiftSelf() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00086">TargetCallingConv.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_af6c74fb3a2a8d0cb99feef8744eb3ace"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#af6c74fb3a2a8d0cb99feef8744eb3ace">llvm::AArch64_AM::isAdvSIMDModImmType2</a></div><div class="ttdeci">static bool isAdvSIMDModImmType2(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00466">AArch64AddressingModes.h:466</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5b0e59823444a55c295af279611a9d24"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5b0e59823444a55c295af279611a9d24">llvm::SelectionDAG::getUNDEF</a></div><div class="ttdeci">SDValue getUNDEF(EVT VT)</div><div class="ttdoc">Return an UNDEF node. UNDEF does not have a useful SDLoc. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00911">SelectionDAG.h:911</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a632dd4bb044d5cd11f671d176ef495f2">llvm::ISD::FMAXNUM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00652">ISDOpcodes.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a07028bb765a646ca5ca5375162a93d7c"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a07028bb765a646ca5ca5375162a93d7c">llvm::TargetMachine::getTLSModel</a></div><div class="ttdeci">TLSModel::Model getTLSModel(const GlobalValue *GV) const</div><div class="ttdoc">Returns the TLS model which should be used for the given global variable. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00210">TargetMachine.cpp:210</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a7477aafbbe989ad35b96fac186d8e9fd"><div class="ttname"><a href="classllvm_1_1Function.html#a7477aafbbe989ad35b96fac186d8e9fd">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes() const</div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00223">Function.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00331">Instructions.h:331</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">llvm::AArch64ISD::NVCAST</a></div><div class="ttdoc">Natural vector cast. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00193">AArch64ISelLowering.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01047">ISDOpcodes.h:1047</a></div></div>
<div class="ttc" id="namespacellvm_html_a603eb2d37a31ea2c14318bedeecb8e3c"><div class="ttname"><a href="namespacellvm.html#a603eb2d37a31ea2c14318bedeecb8e3c">llvm::getOffset</a></div><div class="ttdeci">static Error getOffset(const SymbolRef &amp;Sym, SectionRef Sec, uint64_t &amp;Result)</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeDyld_8cpp_source.html#l00170">RuntimeDyld.cpp:170</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aee6bd1fd282469b3476efce4b707f09a"><div class="ttname"><a href="classllvm_1_1SDNode.html#aee6bd1fd282469b3476efce4b707f09a">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00945">SelectionDAGNodes.h:945</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af723776b98322b3075bb295f3b82d53e"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af723776b98322b3075bb295f3b82d53e">llvm::MVT::nxv2i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00165">MachineValueType.h:165</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">llvm::AArch64ISD::VASHR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00115">AArch64ISelLowering.h:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac479e53ca98903b1028ec80e12fb0af8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac479e53ca98903b1028ec80e12fb0af8">llvm::ISD::TargetConstant</a></div><div class="ttdoc">TargetConstant* - Like Constant*, but the DAG does not do any folding, simplification, or lowering of the constant. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00126">ISDOpcodes.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a83cf3151949430d75a783f36e2a1ffd8">llvm::MVT::v2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00140">MachineValueType.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9995ccbdfe55fa627c8e851329ecc002">llvm::AArch64ISD::GLD1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00219">AArch64ISelLowering.h:219</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a882b7f5af1cd3f231faa442a637ff257"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a882b7f5af1cd3f231faa442a637ff257">llvm::IRBuilder::CreateZExt</a></div><div class="ttdeci">Value * CreateZExt(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02009">IRBuilder.h:2009</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_abf892d1e00a3d79026c5ab518c187c45"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#abf892d1e00a3d79026c5ab518c187c45">llvm::SelectionDAG::getTargetConstant</a></div><div class="ttdeci">SDValue getTargetConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isOpaque=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00604">SelectionDAG.h:604</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac43f9bea13e29622bbf18c861b52144d">llvm::ISD::READCYCLECOUNTER</a></div><div class="ttdoc">READCYCLECOUNTER - This corresponds to the readcyclecounter intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00808">ISDOpcodes.h:808</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aca0e8562bea682465caada8d71a47234"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aca0e8562bea682465caada8d71a47234">llvm::SelectionDAG::getSplatBuildVector</a></div><div class="ttdeci">SDValue getSplatBuildVector(EVT VT, const SDLoc &amp;DL, SDValue Op)</div><div class="ttdoc">Return a splat ISD::BUILD_VECTOR node, consisting of Op splatted to all elements. ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00775">SelectionDAG.h:775</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa368e4b34124a77d58b53a2e131c92ae"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa368e4b34124a77d58b53a2e131c92ae">llvm::SDNode::ops</a></div><div class="ttdeci">ArrayRef&lt; SDUse &gt; ops() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00947">SelectionDAGNodes.h:947</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a62ca2fe454c98ca30dd17d0b37ba3534"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13067">AArch64ISelLowering.cpp:13067</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a0b5597ce1a7049500d0b30bef14951ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">llvm::AArch64TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05993">AArch64ISelLowering.cpp:5993</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">llvm::AArch64ISD::UITOF</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00186">AArch64ISelLowering.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a71269a2478f041a4c4651f9ca277f83a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a71269a2478f041a4c4651f9ca277f83a">llvm::TargetLowering::parametersInCSRMatch</a></div><div class="ttdeci">bool parametersInCSRMatch(const MachineRegisterInfo &amp;MRI, const uint32_t *CallerPreservedMask, const SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals) const</div><div class="ttdoc">Check whether parameters to a call that are passed in callee saved registers are the same as from the...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l00078">TargetLowering.cpp:78</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3390c8a9d3a6ed6f269b74f7be888638"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a></div><div class="ttdeci">static SDValue getReductionSDNode(unsigned Op, SDLoc DL, SDValue ScalarOp, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08535">AArch64ISelLowering.cpp:8535</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5bea3c910f26aa005d3d4a5105fb7f7b">llvm::AArch64ISD::GLD1_IMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00225">AArch64ISelLowering.h:225</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a5f1a90f7b781c19253ad1e83617ebad8"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a5f1a90f7b781c19253ad1e83617ebad8">GPRArgRegs</a></div><div class="ttdeci">static const MCPhysReg GPRArgRegs[]</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l00152">ARMISelLowering.cpp:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_ad6a46b5fa0c0be4df0f957b751654025"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">llvm::AArch64::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FastISel_8cpp_source.html#l05242">AArch64FastISel.cpp:5242</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_abebf776aea4ae4a420fd4a2c5f02cbbd"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#abebf776aea4ae4a420fd4a2c5f02cbbd">llvm::AArch64Subtarget::isXRegisterReserved</a></div><div class="ttdeci">bool isXRegisterReserved(size_t i) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00304">AArch64Subtarget.h:304</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a16e66d347c323a9670988f62238c1a6f"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a16e66d347c323a9670988f62238c1a6f">llvm::AArch64Subtarget::getPrefFunctionLogAlignment</a></div><div class="ttdeci">unsigned getPrefFunctionLogAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00366">AArch64Subtarget.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a9257a5ff85a1191287f381ce77c3826d"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a9257a5ff85a1191287f381ce77c3826d">llvm::IRBuilder::CreateZExtOrBitCast</a></div><div class="ttdeci">Value * CreateZExtOrBitCast(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02111">IRBuilder.h:2111</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdoc">RESULT = INTRINSIC_WO_CHAIN(INTRINSICID, arg1, arg2, ...) This node represents a target intrinsic fun...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00152">ISDOpcodes.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a56e2065df9a6f8fecb8e16d08f5704d1"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a56e2065df9a6f8fecb8e16d08f5704d1">llvm::Intrinsic::getDeclaration</a></div><div class="ttdeci">Function * getDeclaration(Module *M, ID id, ArrayRef&lt; Type *&gt; Tys=None)</div><div class="ttdoc">Create or insert an LLVM Function declaration for an intrinsic, and return it. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l01112">Function.cpp:1112</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a1d483b4ac24a96c2250becb232ed4cb4"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a1d483b4ac24a96c2250becb232ed4cb4">llvm::MachineFunction::CreateMachineBasicBlock</a></div><div class="ttdeci">MachineBasicBlock * CreateMachineBasicBlock(const BasicBlock *bb=nullptr)</div><div class="ttdoc">CreateMachineBasicBlock - Allocate a new MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00402">MachineFunction.cpp:402</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a15bcdc727d8a841f1bc89a276b7eab72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">llvm::AArch64TargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13301">AArch64ISelLowering.cpp:13301</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a48c57cfdf8ec96636e65e675c87a24f6"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13183">AArch64ISelLowering.cpp:13183</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6a8980cf09891ec57cbce010ba119f79"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6a8980cf09891ec57cbce010ba119f79">llvm::ISD::VECREDUCE_FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00933">ISDOpcodes.h:933</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a4545179bea2e34fb6df7118db168f3e7"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4545179bea2e34fb6df7118db168f3e7">llvm::SelectionDAG::getAtomic</a></div><div class="ttdeci">SDValue getAtomic(unsigned Opcode, const SDLoc &amp;dl, EVT MemVT, SDValue Chain, SDValue Ptr, SDValue Val, MachineMemOperand *MMO)</div><div class="ttdoc">Gets a node for an atomic op, produces result (if relevant) and chain and takes 2 operands...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06613">SelectionDAG.cpp:6613</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a76fdf3d877571240f3d86a7a9af696e7"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a76fdf3d877571240f3d86a7a9af696e7">llvm::AArch64Subtarget::supportsAddressTopByteIgnored</a></div><div class="ttdeci">bool supportsAddressTopByteIgnored() const</div><div class="ttdoc">CPU has TBI (top byte of addresses is ignored during HW address translation) and OS enables it...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8cpp_source.html#l00281">AArch64Subtarget.cpp:281</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aae138473fc11097221f02e42677663dc"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aae138473fc11097221f02e42677663dc">WidenVector</a></div><div class="ttdeci">static SDValue WidenVector(SDValue V64Reg, SelectionDAG &amp;DAG)</div><div class="ttdoc">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 regis...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06506">AArch64ISelLowering.cpp:6506</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00255">AArch64ISelLowering.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a957f549517c386aa27cab3bc3d82156c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a957f549517c386aa27cab3bc3d82156c">llvm::MVT::nxv2f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00188">MachineValueType.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_ad3ff408f213bef998f49952c6c3711fb"><div class="ttname"><a href="classllvm_1_1MVT.html#ad3ff408f213bef998f49952c6c3711fb">llvm::MVT::getVectorElementType</a></div><div class="ttdeci">MVT getVectorElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00424">MachineValueType.h:424</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1User_html_abe1de1520a21f77ac57cc210bf0fb0b4"><div class="ttname"><a href="classllvm_1_1User.html#abe1de1520a21f77ac57cc210bf0fb0b4">llvm::User::getOperand</a></div><div class="ttdeci">Value * getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00169">User.h:169</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00258">MachineFunction.cpp:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">llvm::AArch64ISD::SBC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00053">AArch64ISelLowering.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a576060235339ed4cc1615a55ed869bf0"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a576060235339ed4cc1615a55ed869bf0">llvm::SelectionDAG::GetSplitDestVTs</a></div><div class="ttdeci">std::pair&lt; EVT, EVT &gt; GetSplitDestVTs(const EVT &amp;VT) const</div><div class="ttdoc">Compute the VTs needed for the low/hi parts of a type which is split (or expanded) into two not neces...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09439">SelectionDAG.cpp:9439</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af79e9fa04ef321d76f1bff7699effdac"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, unsigned Align=1, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01176">AArch64ISelLowering.cpp:1176</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a195d7dc249759221f9ee792a901a462c"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a195d7dc249759221f9ee792a901a462c">isREVMask</a></div><div class="ttdeci">static bool isREVMask(ArrayRef&lt; int &gt; M, EVT VT, unsigned BlockSize)</div><div class="ttdoc">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06820">AArch64ISelLowering.cpp:6820</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a56735332b7dc26b4e164035831fb40ab">llvm::ISD::STRICT_UINT_TO_FP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00327">ISDOpcodes.h:327</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8ea7d02f0e4b0c1d37d6986ec9f7f5c0"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8ea7d02f0e4b0c1d37d6986ec9f7f5c0">llvm::TargetLoweringBase::AddrMode::Scale</a></div><div class="ttdeci">int64_t Scale</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02171">TargetLowering.h:2171</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ac2caac341848f2601e62da4fed020063"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a></div><div class="ttdeci">static SDValue tryExtendDUPToExtractHigh(SDValue N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10489">AArch64ISelLowering.cpp:10489</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdoc">Class to represent pointers. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00579">DerivedTypes.h:579</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ab366d3f0cbcf25efa33e8406c851be4f"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ab366d3f0cbcf25efa33e8406c851be4f">llvm::ISD::ArgFlagsTy::getByValSize</a></div><div class="ttdeci">unsigned getByValSize() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00146">TargetCallingConv.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a89166b38f12c0bd3e8a61d8f1a5a8bc8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89166b38f12c0bd3e8a61d8f1a5a8bc8">llvm::ISD::USUBSAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00274">ISDOpcodes.h:274</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a2a4f0d74a9e54517b5009c2ac31503b5"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">llvm::AArch64RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00116">AArch64RegisterInfo.cpp:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad49a46d391f73aa96002adbdd0cf03f5">llvm::ISD::FEXP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html">llvm::StoreSDNode</a></div><div class="ttdoc">This class is used to represent ISD::STORE nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02251">SelectionDAGNodes.h:2251</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a66b7368b776f6aff492cf970db3df548">llvm::ISD::FPOWI</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3f8f8d8437c64b2e2e9f978e2707210">llvm::ISD::FP_TO_SINT</a></div><div class="ttdoc">FP_TO_[US]INT - Convert a floating point value to a signed or unsigned integer. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00585">ISDOpcodes.h:585</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a2a5ac33b69bb7d7687d12dc0dffe9f08"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a></div><div class="ttdeci">static SDValue performBRCONDCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12016">AArch64ISelLowering.cpp:12016</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af25c3ad8dd30f33b93e7540b8fbd27df"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a></div><div class="ttdeci">static SDValue emitConjunction(SelectionDAG &amp;DAG, SDValue Val, AArch64CC::CondCode &amp;OutCC)</div><div class="ttdoc">Emit expression as a conjunction (a series of CCMP/CFCMP ops). </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02026">AArch64ISelLowering.cpp:2026</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorInst_html_a841e0c83f3c14a1b0979d86a1812f335"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html#a841e0c83f3c14a1b0979d86a1812f335">llvm::ShuffleVectorInst::isExtractSubvectorMask</a></div><div class="ttdeci">static bool isExtractSubvectorMask(ArrayRef&lt; int &gt; Mask, int NumSrcElts, int &amp;Index)</div><div class="ttdoc">Return true if this shuffle mask is an extract subvector mask. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8cpp_source.html#l02021">Instructions.cpp:2021</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a8bb50938977c871d4dfa617d1b759a9a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a8bb50938977c871d4dfa617d1b759a9a">llvm::TargetLoweringBase::setPrefFunctionAlignment</a></div><div class="ttdeci">void setPrefFunctionAlignment(Align Alignment)</div><div class="ttdoc">Set the target&amp;#39;s preferred function alignment. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02112">TargetLowering.h:2112</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00076">AArch64ISelLowering.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a447ebcc5de7a1d9bc163862bf2c78e41"><div class="ttname"><a href="classllvm_1_1MVT.html#a447ebcc5de7a1d9bc163862bf2c78e41">llvm::MVT::isScalableVector</a></div><div class="ttdeci">bool isScalableVector() const</div><div class="ttdoc">Return true if this is a vector value type where the runtime length is machine dependent. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00317">MachineValueType.h:317</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4ad5abbba05ba443279f7ec198a7ced564"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad5abbba05ba443279f7ec198a7ced564">OP_VEXT1</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07592">ARMISelLowering.cpp:7592</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4eaae576935c3d68f63d9207bd5da494"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a></div><div class="ttdeci">static SDValue LowerSVEIntrinsicEXT(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10872">AArch64ISelLowering.cpp:10872</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="unionSetCCInfo_html_a6cbf32eea28458b122c1f264b57161fc"><div class="ttname"><a href="unionSetCCInfo.html#a6cbf32eea28458b122c1f264b57161fc">SetCCInfo::AArch64</a></div><div class="ttdeci">AArch64SetCCInfo AArch64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10549">AArch64ISelLowering.cpp:10549</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a9dff1dcbac65852b71473818c11869b1">llvm::ISD::SETUGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01060">ISDOpcodes.h:1060</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aff6f73b624fecca7dbe94259f9437e32">llvm::ISD::BUILD_VECTOR</a></div><div class="ttdoc">BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a vector with the specified, possibly variable...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00381">ISDOpcodes.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_ab1475cfd218c3655256eec53a9d6b1dd"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#ab1475cfd218c3655256eec53a9d6b1dd">llvm::IRBuilder::CreateOr</a></div><div class="ttdeci">Value * CreateOr(Value *LHS, Value *RHS, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l01387">IRBuilder.h:1387</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="namespacellvm_html_ac926ae0b6871c2207db3e787f6dbcb80"><div class="ttname"><a href="namespacellvm.html#ac926ae0b6871c2207db3e787f6dbcb80">llvm::isOneConstant</a></div><div class="ttdeci">bool isOneConstant(SDValue V)</div><div class="ttdoc">Returns true if V is a constant integer one. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08826">SelectionDAG.cpp:8826</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_acbcc973a299b6f8733774668210b5227"><div class="ttname"><a href="classllvm_1_1SDValue.html#acbcc973a299b6f8733774668210b5227">llvm::SDValue::getSimpleValueType</a></div><div class="ttdeci">MVT getSimpleValueType() const</div><div class="ttdoc">Return the simple ValueType of the referenced return value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00169">SelectionDAGNodes.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a4abb39a66573f61fda80469faa5d861d"><div class="ttname"><a href="classllvm_1_1Type.html#a4abb39a66573f61fda80469faa5d861d">llvm::Type::getScalarType</a></div><div class="ttdeci">Type * getScalarType() const</div><div class="ttdoc">If this is a vector type, return the element type, otherwise return &amp;#39;this&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00307">Type.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a0c1ae89f2c2765a979f999ecdc11304c"><div class="ttname"><a href="classllvm_1_1MVT.html#a0c1ae89f2c2765a979f999ecdc11304c">llvm::MVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const</div><div class="ttdoc">Return true if this is a 128-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00349">MachineValueType.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a05fb81a3747dd4f76894a66c574cf99e"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a05fb81a3747dd4f76894a66c574cf99e">llvm::AArch64Subtarget::isTargetWindows</a></div><div class="ttdeci">bool isTargetWindows() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00410">AArch64Subtarget.h:410</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_adcb96bd09d7c75c7669fa5f9d1190899"><div class="ttname"><a href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">llvm::APInt::getHighBitsSet</a></div><div class="ttdeci">static APInt getHighBitsSet(unsigned numBits, unsigned hiBitsSet)</div><div class="ttdoc">Get a value with high bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00652">APInt.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a5c0904d6c43a3efd717031d09178dcc3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">llvm::AArch64TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09458">AArch64ISelLowering.cpp:9458</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ac7bb30d4918c1ee9dd208083154e109f"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ac7bb30d4918c1ee9dd208083154e109f">llvm::ISD::SETOGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01052">ISDOpcodes.h:1052</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3ad406477784397709a339d5a2957b43"><div class="ttname"><a href="structllvm_1_1EVT.html#a3ad406477784397709a339d5a2957b43">llvm::EVT::bitsGT</a></div><div class="ttdeci">bool bitsGT(EVT VT) const</div><div class="ttdoc">Return true if this has more bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00231">ValueTypes.h:231</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ae41511c1ad4197da36cef403f34bac72">llvm::CallingConv::Win64</a></div><div class="ttdoc">The C convention as implemented on Windows/x86-64 and AArch64. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00164">CallingConv.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a2e61bc2a6e0481a74be8bfbbb11ba3aa"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a2e61bc2a6e0481a74be8bfbbb11ba3aa">llvm::AArch64_AM::isAdvSIMDModImmType9</a></div><div class="ttdeci">static bool isAdvSIMDModImmType9(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00573">AArch64AddressingModes.h:573</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">llvm::AArch64ISD::ST2G</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00275">AArch64ISelLowering.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a1c7cb6b368ef7cba8da95f1f11ed4fc0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">llvm::AArch64TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen&amp;#39;d directly, or if it should be stack expanded...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08247">AArch64ISelLowering.cpp:8247</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_affd8f931d1722a83ad9b80215e71c42b"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#affd8f931d1722a83ad9b80215e71c42b">llvm::ConstantFPSDNode::isZero</a></div><div class="ttdeci">bool isZero() const</div><div class="ttdoc">Return true if the value is positive or negative zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01620">SelectionDAGNodes.h:1620</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a650b3b6ac132345d10690adc3e3f418c"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a650b3b6ac132345d10690adc3e3f418c">llvm::TargetMachine::useEmulatedTLS</a></div><div class="ttdeci">bool useEmulatedTLS() const</div><div class="ttdoc">Returns true if this target uses emulated TLS. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00202">TargetMachine.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a895001b186ed51e1cb7a256dbd3545f8"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a895001b186ed51e1cb7a256dbd3545f8">llvm::AttributeList::FunctionIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00341">Attributes.h:341</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a7736bfc4c1afef875ecf02f2a7701fe3"><div class="ttname"><a href="classllvm_1_1Triple.html#a7736bfc4c1afef875ecf02f2a7701fe3">llvm::Triple::isOSWindows</a></div><div class="ttdeci">bool isOSWindows() const</div><div class="ttdoc">Tests whether the OS is Windows. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00539">Triple.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a01cb590e9c05c3675fe75693d84b3120"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">llvm::AArch64TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it&amp;#39;s free to truncate a value of type FromTy to type ToTy. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08840">AArch64ISelLowering.cpp:8840</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda796891d6ca349b671fce24b6d01d77a8">llvm::MachineMemOperand::MOVolatile</a></div><div class="ttdoc">The memory access is volatile. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00137">MachineMemOperand.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a17180ab270ca3a7dae00ca8c8865de7c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a17180ab270ca3a7dae00ca8c8865de7c">llvm::TargetLoweringBase::getIRStackGuard</a></div><div class="ttdeci">virtual Value * getIRStackGuard(IRBuilder&lt;&gt; &amp;IRB) const</div><div class="ttdoc">If the target has a standard location for the stack protector guard, returns the address of that loca...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01773">TargetLoweringBase.cpp:1773</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f06dbaee5fa2b239de548d0a775b25b"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f06dbaee5fa2b239de548d0a775b25b">llvm::SDNode::getNumValues</a></div><div class="ttdeci">unsigned getNumValues() const</div><div class="ttdoc">Return the number of values defined/returned by this operator. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00998">SelectionDAGNodes.h:998</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a4aebe88e5c44bdb37513651bc72c2889"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a4aebe88e5c44bdb37513651bc72c2889">llvm::TargetLoweringBase::setPrefLoopAlignment</a></div><div class="ttdeci">void setPrefLoopAlignment(Align Alignment)</div><div class="ttdoc">Set the target&amp;#39;s preferred loop alignment. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02119">TargetLowering.h:2119</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a7a2619d0e489a4ba9c19a0d86a041d59"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a7a2619d0e489a4ba9c19a0d86a041d59">llvm::DataLayout::getIntPtrType</a></div><div class="ttdeci">IntegerType * getIntPtrType(LLVMContext &amp;C, unsigned AddressSpace=0) const</div><div class="ttdoc">Returns an integer type with size at least as big as that of a pointer in the given address space...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8cpp_source.html#l00769">DataLayout.cpp:769</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">llvm::AArch64ISD::CMEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00125">AArch64ISelLowering.h:125</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad56843b3d852a4e9f2f405861a3a570a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a></div><div class="ttdeci">static SDValue tryCombineToBSL(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10148">AArch64ISelLowering.cpp:10148</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1StoreSDNode_html_a7d0abb66efe92085166100f6f1d41d94"><div class="ttname"><a href="classllvm_1_1StoreSDNode.html#a7d0abb66efe92085166100f6f1d41d94">llvm::StoreSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02273">SelectionDAGNodes.h:2273</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad57c14466df9ca7e050fb6e324867538"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a></div><div class="ttdeci">static SDValue emitStrictFPComparison(SDValue LHS, SDValue RHS, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SDValue Chain, bool IsSignaling)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01695">AArch64ISelLowering.cpp:1695</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a991d07d163bd4d9984cf1ef36e92c214">llvm::ISD::CTPOP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aea35e3d6a4eab5c04fa978f8b0dd2e6c">llvm::AArch64ISD::GLD1_SXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00224">AArch64ISelLowering.h:224</a></div></div>
<div class="ttc" id="structGenericSetCCInfo_html_a57d53bee2656af2c2b6230627451c043"><div class="ttname"><a href="structGenericSetCCInfo.html#a57d53bee2656af2c2b6230627451c043">GenericSetCCInfo::CC</a></div><div class="ttdeci">ISD::CondCode CC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10537">AArch64ISelLowering.cpp:10537</a></div></div>
<div class="ttc" id="namespacellvm_1_1bitc_html_abd587fc6c85f5fca5adea50beb5a040aa0b6078f1d27619490c8569776bfaea2f"><div class="ttname"><a href="namespacellvm_1_1bitc.html#abd587fc6c85f5fca5adea50beb5a040aa0b6078f1d27619490c8569776bfaea2f">llvm::bitc::NoNaNs</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMBitCodes_8h_source.html#l00448">LLVMBitCodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4ffc75d65231b55461c0ba4f36a3e500">llvm::ISD::USUBO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00255">ISDOpcodes.h:255</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2656b661993a266a5bf004ab7540d012">llvm::MVT::nxv8i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00167">MachineValueType.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_afaaeadcd82b42fc0d385a6247bf7bb52"><div class="ttname"><a href="namespacellvm_1_1ISD.html#afaaeadcd82b42fc0d385a6247bf7bb52">llvm::ISD::isNormalLoad</a></div><div class="ttdeci">bool isNormalLoad(const SDNode *N)</div><div class="ttdoc">Returns true if the specified node is a non-extending and unindexed load. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02603">SelectionDAGNodes.h:2603</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_afa7e233051b9ed8ebc0191f42698cb14"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#afa7e233051b9ed8ebc0191f42698cb14">llvm::SelectionDAG::getVectorShuffle</a></div><div class="ttdeci">SDValue getVectorShuffle(EVT VT, const SDLoc &amp;dl, SDValue N1, SDValue N2, ArrayRef&lt; int &gt; Mask)</div><div class="ttdoc">Return an ISD::VECTOR_SHUFFLE node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01607">SelectionDAG.cpp:1607</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html_a28a0dd6ccd1cfe2a3d171685b02adab2"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html#a28a0dd6ccd1cfe2a3d171685b02adab2">llvm::GlobalAddressSDNode::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01726">SelectionDAGNodes.h:1726</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdoc">OUTCHAIN = INTRINSIC_VOID(INCHAIN, INTRINSICID, arg1, arg2, ...) This node represents a target intrin...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00167">ISDOpcodes.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a6593179bd61073e54da03c9cda51f836"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a6593179bd61073e54da03c9cda51f836">llvm::AArch64CC::LAST_ACTIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00258">AArch64BaseInfo.h:258</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a2d775e3fd8ebcd0941d1e12cbfccda3d"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a2d775e3fd8ebcd0941d1e12cbfccda3d">llvm::TargetLoweringBase::AddrMode::BaseGV</a></div><div class="ttdeci">GlobalValue * BaseGV</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02168">TargetLowering.h:2168</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01564">SelectionDAGNodes.h:1564</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_affeb69a55c900f2d333c385955676931"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#affeb69a55c900f2d333c385955676931">llvm::TargetOptions::AllowFPOpFusion</a></div><div class="ttdeci">FPOpFusion::FPOpFusionMode AllowFPOpFusion</div><div class="ttdoc">AllowFPOpFusion - This flag is set by the -fuse-fp-ops=xxx option. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00289">TargetOptions.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aecbd41e7754d9ca4d664dfa0d9df8510"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">llvm::AArch64TargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09576">AArch64ISelLowering.cpp:9576</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a59a1908cf136662bcfdc11ed49515ca9">llvm::MVT::Glue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00212">MachineValueType.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00687">ISDOpcodes.h:687</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a30eefa1143a0a238486ada4ff95bc34b">llvm::AArch64II::MO_G1</a></div><div class="ttdoc">MO_G1 - A symbol operand with this flag (granule 1) represents the bits 16-31 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00597">AArch64BaseInfo.h:597</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00238">TargetMachine.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_abed7d6f58fd6013a84a6f5f7fcb8be1a"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#abed7d6f58fd6013a84a6f5f7fcb8be1a">llvm::AArch64Subtarget::requiresStrictAlign</a></div><div class="ttdeci">bool requiresStrictAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00296">AArch64Subtarget.h:296</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a35eb5b97c88aa4cd890026b900b0e082"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a35eb5b97c88aa4cd890026b900b0e082">OP_VTRNR</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07600">ARMISelLowering.cpp:7600</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a047178c3b2c6a5df40ae22a407b8aca9">llvm::ISD::STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01790">SelectionDAGNodes.h:1790</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a5d1d3c98268fd4f6017b99e4bd9415ed"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a5d1d3c98268fd4f6017b99e4bd9415ed">llvm::AArch64_AM::getFP32Imm</a></div><div class="ttdeci">static int getFP32Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP32Imm - Return an 8-bit floating-point version of the 32-bit floating-point value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00393">AArch64AddressingModes.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a7237782a64e78d98366d51252b16ca07"><div class="ttname"><a href="classllvm_1_1APInt.html#a7237782a64e78d98366d51252b16ca07">llvm::APInt::countPopulation</a></div><div class="ttdeci">unsigned countPopulation() const</div><div class="ttdoc">Count the number of bits set. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01715">APInt.h:1715</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a9140f89a634da6fe469d0faa0843a976"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">llvm::AArch64TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08885">AArch64ISelLowering.cpp:8885</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a9450817c42562fe06198b67be72a24ac"><div class="ttname"><a href="classllvm_1_1SDNode.html#a9450817c42562fe06198b67be72a24ac">llvm::SDNode::use_begin</a></div><div class="ttdeci">use_iterator use_begin() const</div><div class="ttdoc">Provide iteration support to walk over all uses of an SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00817">SelectionDAGNodes.h:817</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad56e9199ae3993a09af36ff41d327a11">llvm::ISD::FCEIL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c6553c8acebe1b57c211ee45e2d8f98">llvm::ISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="namespacellvm_html_ab29a24e9bc5ca4a3916771b6a26d9331"><div class="ttname"><a href="namespacellvm.html#ab29a24e9bc5ca4a3916771b6a26d9331">llvm::CC_AArch64_DarwinPCS</a></div><div class="ttdeci">bool CC_AArch64_DarwinPCS(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a08c349fb4e8f09d7108e4795bd0f2205"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a08c349fb4e8f09d7108e4795bd0f2205">llvm::AArch64Subtarget::getPrefLoopLogAlignment</a></div><div class="ttdeci">unsigned getPrefLoopLogAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00369">AArch64Subtarget.h:369</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_ae8f4dde9ad6a34394e9a379e5df4f396"><div class="ttname"><a href="namespacellvm.html#ae8f4dde9ad6a34394e9a379e5df4f396">llvm::concatenateVectors</a></div><div class="ttdeci">Value * concatenateVectors(IRBuilder&lt;&gt; &amp;Builder, ArrayRef&lt; Value *&gt; Vecs)</div><div class="ttdoc">Concatenate a list of vectors. </div><div class="ttdef"><b>Definition:</b> <a href="VectorUtils_8cpp_source.html#l00726">VectorUtils.cpp:726</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html"><div class="ttname"><a href="classllvm_1_1BasicBlock.html">llvm::BasicBlock</a></div><div class="ttdoc">LLVM Basic Block Representation. </div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00057">BasicBlock.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">llvm::AArch64ISD::CMGTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a833daf718a49c5cd637d8c9ddeaebe07"><div class="ttname"><a href="classllvm_1_1Type.html#a833daf718a49c5cd637d8c9ddeaebe07">llvm::Type::getPrimitiveSizeInBits</a></div><div class="ttdeci">TypeSize getPrimitiveSizeInBits() const LLVM_READONLY</div><div class="ttdoc">Return the basic size of this type if it is a primitive type. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00115">Type.cpp:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00271">AArch64ISelLowering.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">llvm::AArch64ISD::SITOF</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00185">AArch64ISelLowering.h:185</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac073b7a07ee6d00f56ea1866a972f83a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac073b7a07ee6d00f56ea1866a972f83a">llvm::AArch64ISD::GLD1S_SXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00233">AArch64ISelLowering.h:233</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6da41a113af0909470baea7486b3386b">llvm::ISD::CTTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="unionSetCCInfo_html_a662eb8b93eb2f6af2cf8b79a997c2c46"><div class="ttname"><a href="unionSetCCInfo.html#a662eb8b93eb2f6af2cf8b79a997c2c46">SetCCInfo::Generic</a></div><div class="ttdeci">GenericSetCCInfo Generic</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10548">AArch64ISelLowering.cpp:10548</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_a2a6713e1073c0b6871264d14e7a3ea52"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a2a6713e1073c0b6871264d14e7a3ea52">llvm::TargetLoweringBase::IntrinsicInfo::align</a></div><div class="ttdeci">MaybeAlign align</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00853">TargetLowering.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a7fd25972cdb14499949c7726499e0cb6">llvm::CCValAssign::SExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00037">CallingConvLower.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7c45a718f16057459d95d09d42ec6902"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7c45a718f16057459d95d09d42ec6902">llvm::TargetLoweringBase::addRegisterClass</a></div><div class="ttdeci">void addRegisterClass(MVT VT, const TargetRegisterClass *RC)</div><div class="ttdoc">Add the specified register class as an available regclass for the specified value type...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01986">TargetLowering.h:1986</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a5ef5081d01bdfeac5defece3566fe14c"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a5ef5081d01bdfeac5defece3566fe14c">llvm::TargetLowering::getConstraintType</a></div><div class="ttdeci">virtual ConstraintType getConstraintType(StringRef Constraint) const</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04042">TargetLowering.cpp:4042</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a32ec12017722f5b42a295fe5eb0b0bdf">llvm::ISD::FADD</a></div><div class="ttdoc">Simple binary floating point operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07debef9c174231d513e1966ef50cd0a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07debef9c174231d513e1966ef50cd0a">llvm::TargetLoweringBase::setTargetDAGCombine</a></div><div class="ttdeci">void setTargetDAGCombine(ISD::NodeType NT)</div><div class="ttdoc">Targets should invoke this method for each target independent node that they want to provide a custom...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02100">TargetLowering.h:2100</a></div></div>
<div class="ttc" id="namespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120a110e377ad85dc311cb9bce1e32bea8aa"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120a110e377ad85dc311cb9bce1e32bea8aa">llvm::TLSModel::LocalDynamic</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00044">CodeGen.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a08e9ea96e5aaedbb93f3cede8f398a7e"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a08e9ea96e5aaedbb93f3cede8f398a7e">llvm::AArch64Subtarget::hasPerfMon</a></div><div class="ttdeci">bool hasPerfMon() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00379">AArch64Subtarget.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">llvm::AArch64ISD::SMAXV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00158">AArch64ISelLowering.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ae245d70802e4ebe1cae2b6122c62a22a"><div class="ttname"><a href="structllvm_1_1EVT.html#ae245d70802e4ebe1cae2b6122c62a22a">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdoc">Given a vector type, return the number of elements it contains. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00275">ValueTypes.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1e92ea554489509b0ad970901bcc715b">llvm::ISD::FTRUNC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_aaab5140a64e553a0cbe994b783d6d0e6"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#aaab5140a64e553a0cbe994b783d6d0e6">llvm::TargetOptions::TLSSize</a></div><div class="ttdeci">unsigned TLSSize</div><div class="ttdoc">Bit size of immediate TLS offsets (0 == use the default). </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00235">TargetOptions.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa26fc15773a40cb7a0dfb617673f84b4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4">llvm::AArch64TargetLowering::EmitLoweredCatchPad</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchPad(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01481">AArch64ISelLowering.cpp:1481</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a65d272f48967ff5d6cb87e49a03b7e5c"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a65d272f48967ff5d6cb87e49a03b7e5c">llvm::AArch64FunctionInfo::incNumLocalDynamicTLSAccesses</a></div><div class="ttdeci">void incNumLocalDynamicTLSAccesses()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00244">AArch64MachineFunctionInfo.h:244</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1aadbb14ab26b74d841ac003363e3a5d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1aadbb14ab26b74d841ac003363e3a5d">llvm::ISD::VAEND</a></div><div class="ttdoc">VAEND, VASTART - VAEND and VASTART have three operands: an input chain, pointer, and a SRCVALUE...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00789">ISDOpcodes.h:789</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_a667d327df48643f4d2111a0065b192f2"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#a667d327df48643f4d2111a0065b192f2">llvm::AtomicRMWInst::isFloatingPointOperation</a></div><div class="ttdeci">bool isFloatingPointOperation() const</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00842">Instructions.h:842</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a49cb9c7ce00728d740407d294d27f815"><div class="ttname"><a href="classllvm_1_1SDNode.html#a49cb9c7ce00728d740407d294d27f815">llvm::SDNode::op_values</a></div><div class="ttdeci">iterator_range&lt; value_op_iterator &gt; op_values() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00961">SelectionDAGNodes.h:961</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aa167dab8c514d863ec44909befac3050"><div class="ttname"><a href="classllvm_1_1SDNode.html#aa167dab8c514d863ec44909befac3050">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00938">SelectionDAGNodes.h:938</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110adb1de74d602ef905e06785e0052b55bf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adb1de74d602ef905e06785e0052b55bf">llvm::ISD::LROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00643">ISDOpcodes.h:643</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01022">ISDOpcodes.h:1022</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9">llvm::ISD::INSERT_VECTOR_ELT</a></div><div class="ttdoc">INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00386">ISDOpcodes.h:386</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">llvm::AArch64ISD::FCCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00065">AArch64ISelLowering.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a1885796ae6d5528e9544ad558881e46b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">llvm::AArch64TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13045">AArch64ISelLowering.cpp:13045</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; unsigned, 8 &gt;</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_aae1cc37c03dc88bd71db86b6180b9d71"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#aae1cc37c03dc88bd71db86b6180b9d71">llvm::AArch64FunctionInfo::getVarArgsGPRSize</a></div><div class="ttdeci">unsigned getVarArgsGPRSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00258">AArch64MachineFunctionInfo.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a3b996fbf8458aafffc86cb98a68d0a47"><div class="ttname"><a href="classllvm_1_1Type.html#a3b996fbf8458aafffc86cb98a68d0a47">llvm::Type::isPointerTy</a></div><div class="ttdeci">bool isPointerTy() const</div><div class="ttdoc">True if this is an instance of PointerType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00224">Type.h:224</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aee2d47ae29d47b14b759625ee38930cf"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a></div><div class="ttdeci">static const MVT MVT_CC</div><div class="ttdoc">Value type used for condition codes. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00122">AArch64ISelLowering.cpp:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad116e32876f2275acf60ffb1651c9256">llvm::ISD::ADDE</a></div><div class="ttdoc">Carry-using nodes for multiple precision addition and subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00233">ISDOpcodes.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_aa48b3b7e554b44f4e513d5dd8d9f9343"><div class="ttname"><a href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">TypeSize getTypeAllocSize(Type *Ty) const</div><div class="ttdoc">Returns the offset in bytes between successive objects of the specified type, including alignment pad...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00486">DataLayout.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">llvm::CodeModel::Tiny</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_adc515df450408045fd43835105d0c6ed"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a></div><div class="ttdeci">static SDValue tryCombineLongOpWithDup(unsigned IID, SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10721">AArch64ISelLowering.cpp:10721</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">llvm::AArch64ISD::ORV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00162">AArch64ISelLowering.h:162</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00030">AArch64ISelLowering.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">llvm::AArch64ISD::FCMGEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00141">AArch64ISelLowering.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a258b3288d244094217895ed0150a65d5"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a258b3288d244094217895ed0150a65d5">llvm::AArch64FunctionInfo::getVarArgsFPRSize</a></div><div class="ttdeci">unsigned getVarArgsFPRSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00264">AArch64MachineFunctionInfo.h:264</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9146909da2f666439a0a0a0a65e45100"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9146909da2f666439a0a0a0a65e45100">llvm::SelectionDAG::getCALLSEQ_START</a></div><div class="ttdeci">SDValue getCALLSEQ_START(SDValue Chain, uint64_t InSize, uint64_t OutSize, const SDLoc &amp;DL)</div><div class="ttdoc">Return a new CALLSEQ_START node, that starts new call frame, in which InSize bytes are set up inside ...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00883">SelectionDAG.h:883</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00038">AArch64ISelLowering.h:38</a></div></div>
<div class="ttc" id="namespacellvm_html_aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b"><div class="ttname"><a href="namespacellvm.html#aef02dfc540ca4772b06c23884df705e6a4bbb8f967da6d1a610596d7257179c2b">llvm::DenormalMode::Invalid</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6b928e5a6718acab4fa0030ce9198e8a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6b928e5a6718acab4fa0030ce9198e8a">llvm::TargetLoweringBase::setBooleanContents</a></div><div class="ttdeci">void setBooleanContents(BooleanContent Ty)</div><div class="ttdoc">Specify how the target extends the result of integer and floating point boolean values from i1 to a w...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01920">TargetLowering.h:1920</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a960012b61a9977dc7c2d3af3943da953"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">llvm::AArch64TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12545">AArch64ISelLowering.cpp:12545</a></div></div>
<div class="ttc" id="namespacellvm_html_a4247a967fa03dc2b69e210b3466c6858"><div class="ttname"><a href="namespacellvm.html#a4247a967fa03dc2b69e210b3466c6858">llvm::isAcquireOrStronger</a></div><div class="ttdeci">bool isAcquireOrStronger(AtomicOrdering ao)</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00127">AtomicOrdering.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a56a2102423fcb39c2683a7e67bddf537"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a56a2102423fcb39c2683a7e67bddf537">llvm::SelectionDAG::SplitVectorOperand</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; SplitVectorOperand(const SDNode *N, unsigned OpNo)</div><div class="ttdoc">Split the node&amp;#39;s operand with EXTRACT_SUBVECTOR and return the low/high part. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01687">SelectionDAG.h:1687</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a267cdbd87c30830568cb74844b0e489c"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a></div><div class="ttdeci">static SDValue performSVEAndCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10240">AArch64ISelLowering.cpp:10240</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a4ed0e25160d3a3323c87794e593b364a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">llvm::AArch64TargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03325">AArch64ISelLowering.cpp:3325</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_aa70a6cd6c880ca47e604870efe33eba4"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#aa70a6cd6c880ca47e604870efe33eba4">llvm::RTLIB::getFPTOSINT</a></div><div class="ttdeci">Libcall getFPTOSINT(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getFPTOSINT - Return the FPTOSINT_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00284">TargetLoweringBase.cpp:284</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28afdd8238d6005774fe2bb9067de76eb8c">llvm::AArch64CC::LS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00245">AArch64BaseInfo.h:245</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a496b8b2296acc6730abdac6c927ee7b9">llvm::AArch64ISD::GLD1_UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00221">AArch64ISelLowering.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a369f472273bc816735055f13a6e6fd6c">llvm::TargetLoweringBase::AtomicExpansionKind::CmpXChg</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab16033fb6e8c75e0dccb0cda82ec1158"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a></div><div class="ttdeci">static bool isSetCCOrZExtSetCC(const SDValue &amp;Op, SetCCInfoAndKind &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10609">AArch64ISelLowering.cpp:10609</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4f87d8844454c664483111762bd8dab7"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a></div><div class="ttdeci">static EVT getExtensionTo64Bits(const EVT &amp;OrigVT)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02737">AArch64ISelLowering.cpp:2737</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a9b1898673bb5859b4f7cd1c961726b31"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a9b1898673bb5859b4f7cd1c961726b31">splitInt128</a></div><div class="ttdeci">static std::pair&lt; SDValue, SDValue &gt; splitInt128(SDValue N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12828">AArch64ISelLowering.cpp:12828</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_afc0e820b8853201ef6ff415931806b68"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#afc0e820b8853201ef6ff415931806b68">llvm::AArch64_AM::isAdvSIMDModImmType1</a></div><div class="ttdeci">static bool isAdvSIMDModImmType1(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00451">AArch64AddressingModes.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a467ea454a5aeb9501d4b6b1fa1baa250">llvm::MVT::v2i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00073">MachineValueType.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">llvm::AArch64ISD::DUPLANE8</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00075">AArch64ISelLowering.h:75</a></div></div>
<div class="ttc" id="namespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_affd79e44d86cf0cce6730e7ef9ef3fd4"><div class="ttname"><a href="classllvm_1_1MVT.html#affd79e44d86cf0cce6730e7ef9ef3fd4">llvm::MVT::fp_valuetypes</a></div><div class="ttdeci">static mvt_range fp_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01134">MachineValueType.h:1134</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4be0086aa7ffce797f40ad2eefd2ec1a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a></div><div class="ttdeci">static void ReplaceReductionResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG, unsigned InterOp, unsigned AcrossOp)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12814">AArch64ISelLowering.cpp:12814</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="AArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8d508f23e2580095561902c39911fb9b"><div class="ttname"><a href="namespacellvm.html#a8d508f23e2580095561902c39911fb9b">llvm::classifyEHPersonality</a></div><div class="ttdeci">EHPersonality classifyEHPersonality(const Value *Pers)</div><div class="ttdoc">See if the given exception handling personality function is one that we understand. </div><div class="ttdef"><b>Definition:</b> <a href="EHPersonalities_8cpp_source.html#l00021">EHPersonalities.cpp:21</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0bc51b0308b6c057dc86d2a6bf4b6573">llvm::MVT::v2f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00126">MachineValueType.h:126</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html_a434f6a0d80fb13e4326e848a6391f057"><div class="ttname"><a href="namespacellvm.html#a434f6a0d80fb13e4326e848a6391f057">llvm::isPowerOf2_64</a></div><div class="ttdeci">constexpr bool isPowerOf2_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0 (64 bit edition.) </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00470">MathExtras.h:470</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">llvm::AArch64ISD::FCMGE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00131">AArch64ISelLowering.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00262">AArch64ISelLowering.h:262</a></div></div>
<div class="ttc" id="APFloat_8h_html"><div class="ttname"><a href="APFloat_8h.html">APFloat.h</a></div><div class="ttdoc">This file declares a class to represent arbitrary precision floating point values and provide a varie...</div></div>
<div class="ttc" id="classllvm_1_1Type_html_a6e20e76960d952de088354cbcd14c3ab"><div class="ttname"><a href="classllvm_1_1Type.html#a6e20e76960d952de088354cbcd14c3ab">llvm::Type::getVoidTy</a></div><div class="ttdeci">static Type * getVoidTy(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00165">Type.cpp:165</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_1_1use__iterator_html"><div class="ttname"><a href="classllvm_1_1SDNode_1_1use__iterator.html">llvm::SDNode::use_iterator</a></div><div class="ttdoc">This class provides iterator support for SDUse operands that use a specific SDNode. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00761">SelectionDAGNodes.h:761</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">llvm::SystemZISD::XC</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00129">SystemZISelLowering.h:129</a></div></div>
<div class="ttc" id="structllvm_1_1KnownBits_html_ac67bca6c764da76f5e152330d92ed916"><div class="ttname"><a href="structllvm_1_1KnownBits.html#ac67bca6c764da76f5e152330d92ed916">llvm::KnownBits::Zero</a></div><div class="ttdeci">APInt Zero</div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a3b40229ffa0ce512148acc985d56136c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09593">AArch64ISelLowering.cpp:9593</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">llvm::AArch64ISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00042">AArch64ISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">llvm::AArch64ISD::FRECPS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html_aa945b77fd77cdc5cf80e7b7f6ae78a98"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#aa945b77fd77cdc5cf80e7b7f6ae78a98">llvm::TargetLowering::TargetLoweringOpt::LegalOps</a></div><div class="ttdeci">bool LegalOps</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03069">TargetLowering.h:3069</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac520c40bfb7047936bcc2709c2153ebf"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac520c40bfb7047936bcc2709c2153ebf">llvm::SelectionDAG::isBaseWithConstantOffset</a></div><div class="ttdeci">bool isBaseWithConstantOffset(SDValue Op) const</div><div class="ttdoc">Return true if the specified operand is an ISD::ADD with a ConstantSDNode on the right-hand side...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l04064">SelectionDAG.cpp:4064</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a3c057571f4591494880ec0bba023e0c2">llvm::ISD::VECREDUCE_SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00939">ISDOpcodes.h:939</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a5b3c2afaad5594cd0eedd58a78a91baf">llvm::AArch64CC::PL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00241">AArch64BaseInfo.h:241</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a8a86d15e1fdf8466af2d669ffd5bf745"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a></div><div class="ttdeci">static unsigned getCmpOperandFoldingProfit(SDValue Op)</div><div class="ttdoc">Returns how profitable it is to fold a comparison&amp;#39;s operand&amp;#39;s shift and/or extension operations...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02040">AArch64ISelLowering.cpp:2040</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a5ad12b466e3a5900d0c307b301465d25">llvm::ISD::SETGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01068">ISDOpcodes.h:1068</a></div></div>
<div class="ttc" id="classllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02074">SelectionDAGNodes.h:2074</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html_a81fe4feceabf2a2f4d8618ce02bedf8f"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html#a81fe4feceabf2a2f4d8618ce02bedf8f">llvm::SDNodeFlags::hasNoNaNs</a></div><div class="ttdeci">bool hasNoNaNs() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00462">SelectionDAGNodes.h:462</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abdd7bbb76dac7962dda6e116e33699da">llvm::ISD::FREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00295">ISDOpcodes.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a9609e4232b2d3ff707a9225ea295420d"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a9609e4232b2d3ff707a9225ea295420d">llvm::TargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">virtual ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l04475">TargetLowering.cpp:4475</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_aca78815d0b439cadb992c6436df5d72b"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#aca78815d0b439cadb992c6436df5d72b">llvm::AArch64FunctionInfo::setSRetReturnReg</a></div><div class="ttdeci">void setSRetReturnReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00268">AArch64MachineFunctionInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ElementCount_html"><div class="ttname"><a href="classllvm_1_1ElementCount.html">llvm::ElementCount</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00023">TypeSize.h:23</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ae812d40144fafed6fd7c00cffb790504"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a></div><div class="ttdeci">static bool mayTailCallThisCC(CallingConv::ID CC)</div><div class="ttdoc">Return true if we might ever do TCO for calls with this calling convention. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03743">AArch64ISelLowering.cpp:3743</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a357d8fa7fd274fd0fd281e19d468d92b"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a357d8fa7fd274fd0fd281e19d468d92b">llvm::TargetLoweringBase::setOperationPromotedToType</a></div><div class="ttdeci">void setOperationPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT)</div><div class="ttdoc">Convenience method to set an operation to Promote and specify the type in a single call...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02092">TargetLowering.h:2092</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html_a75c3b728d0f9ba68b58c71a4940aedab"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a75c3b728d0f9ba68b58c71a4940aedab">llvm::TargetLowering::TargetLoweringOpt::CombineTo</a></div><div class="ttdeci">bool CombineTo(SDValue O, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03080">TargetLowering.h:3080</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a8518c120f782df9e974c8b1b589feb40"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a8518c120f782df9e974c8b1b589feb40">llvm::SelectionDAG::ReplaceAllUsesWith</a></div><div class="ttdeci">void ReplaceAllUsesWith(SDValue From, SDValue To)</div><div class="ttdoc">Modify anything using &amp;#39;From&amp;#39; to use &amp;#39;To&amp;#39; instead. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08301">SelectionDAG.cpp:8301</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_abf48c2e55411b4725dc766b681d9f538"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#abf48c2e55411b4725dc766b681d9f538">llvm::TargetLoweringBase::getPointerMemTy</a></div><div class="ttdeci">MVT getPointerMemTy(const DataLayout &amp;DL, uint32_t AS=0) const</div><div class="ttdoc">Return the in-memory pointer type for the given address space, defaults to the pointer type from the ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00257">TargetLowering.h:257</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html_a247b6987d634040b8aa6fb9c5887b703"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a247b6987d634040b8aa6fb9c5887b703">llvm::PatternMatch::m_ZExtOrSExt</a></div><div class="ttdeci">match_combine_or&lt; CastClass_match&lt; OpTy, Instruction::ZExt &gt;, CastClass_match&lt; OpTy, Instruction::SExt &gt; &gt; m_ZExtOrSExt(const OpTy &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l01368">PatternMatch.h:1368</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4ad7a16dd0e4d0ae6ca3ea2daaba67e757"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad7a16dd0e4d0ae6ca3ea2daaba67e757">OP_VEXT2</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07593">ARMISelLowering.cpp:7593</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a1572b31fadbd0d758314b8d35a050410"><div class="ttname"><a href="structllvm_1_1EVT.html#a1572b31fadbd0d758314b8d35a050410">llvm::EVT::getStoreSize</a></div><div class="ttdeci">TypeSize getStoreSize() const</div><div class="ttdoc">Return the number of bytes overwritten by a store of the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00314">ValueTypes.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a82dae3770bc0368781164cdd92842975"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a82dae3770bc0368781164cdd92842975">llvm::MachineFrameInfo::computeMaxCallFrameSize</a></div><div class="ttdeci">void computeMaxCallFrameSize(const MachineFunction &amp;MF)</div><div class="ttdoc">Computes the maximum size of a callframe and the AdjustsStack property. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00189">MachineFrameInfo.cpp:189</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a1e901d70774581088feef3ee1d967ff1"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a1e901d70774581088feef3ee1d967ff1">llvm::AArch64RegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">getThisReturnPreservedMask - Returns a call preserved mask specific to the case that &amp;#39;returned&amp;#39; is on...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00179">AArch64RegisterInfo.cpp:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01025">ISDOpcodes.h:1025</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac5fb8808f3dcb9f0a83f1fc2e7747485">llvm::ISD::TRAP</a></div><div class="ttdoc">TRAP - Trapping instruction. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00828">ISDOpcodes.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a8913b35cb4401e4e849fa244c7c279d1"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a8913b35cb4401e4e849fa244c7c279d1">llvm::ConstantSDNode::getAPIntValue</a></div><div class="ttdeci">const APInt &amp; getAPIntValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01578">SelectionDAGNodes.h:1578</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a923e1e1096d253c80d8a241754cb878f"><div class="ttname"><a href="structllvm_1_1EVT.html#a923e1e1096d253c80d8a241754cb878f">llvm::EVT::getEVTString</a></div><div class="ttdeci">std::string getEVTString() const</div><div class="ttdoc">This function returns value type as a string, e.g. &quot;i32&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00115">ValueTypes.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_ad54fc81a4ef7ab96137a9b6e78fdf838"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">llvm::TargetOptions::GuaranteedTailCallOpt</a></div><div class="ttdeci">unsigned GuaranteedTailCallOpt</div><div class="ttdoc">GuaranteedTailCallOpt - This flag is enabled when -tailcallopt is specified on the commandline...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00184">TargetOptions.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="VectorUtils_8h_html"><div class="ttname"><a href="VectorUtils_8h.html">VectorUtils.h</a></div></div>
<div class="ttc" id="classllvm_1_1LoadInst_html_ad47eefa1d094f60494b6b927061ca001"><div class="ttname"><a href="classllvm_1_1LoadInst.html#ad47eefa1d094f60494b6b927061ca001">llvm::LoadInst::getPointerOperand</a></div><div class="ttdeci">Value * getPointerOperand()</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00295">Instructions.h:295</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ae2fe7045c79cfc8be9f42ac54a8fca85"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ae2fe7045c79cfc8be9f42ac54a8fca85">llvm::AArch64_AM::isAdvSIMDModImmType8</a></div><div class="ttdeci">static bool isAdvSIMDModImmType8(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00558">AArch64AddressingModes.h:558</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ab013d8b8b54d9682107b04173e54333a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ab013d8b8b54d9682107b04173e54333a">getPTest</a></div><div class="ttdeci">static SDValue getPTest(SelectionDAG &amp;DAG, EVT VT, SDValue Pg, SDValue Op, AArch64CC::CondCode Cond)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10968">AArch64ISelLowering.cpp:10968</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac43686a230effede9e813ba73e966354">llvm::MVT::nxv16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00161">MachineValueType.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aee4f13218bdbb5c5697f7e786618ecb2">llvm::ISD::AssertSext</a></div><div class="ttdoc">AssertSext, AssertZext - These nodes record if a register contains a value that has already been zero...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00058">ISDOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00337">Attributes.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a26c8cba96e72f333e829e607938ce893"><div class="ttname"><a href="classllvm_1_1CCState.html#a26c8cba96e72f333e829e607938ce893">llvm::CCState::resultsCompatible</a></div><div class="ttdeci">static bool resultsCompatible(CallingConv::ID CalleeCC, CallingConv::ID CallerCC, MachineFunction &amp;MF, LLVMContext &amp;C, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, CCAssignFn CalleeFn, CCAssignFn CallerFn)</div><div class="ttdoc">Returns true if the results of the two calling conventions are compatible. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00259">CallingConvLower.cpp:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a967fcb624e84458e135a763d1c11346a">llvm::ISD::DEBUGTRAP</a></div><div class="ttdoc">DEBUGTRAP - Trap intended to get the attention of a debugger. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00831">ISDOpcodes.h:831</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af200cf75ab18d5b265bd17d0bec34b00"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af200cf75ab18d5b265bd17d0bec34b00">tryConvertSVEWideCompare</a></div><div class="ttdeci">static SDValue tryConvertSVEWideCompare(SDNode *N, unsigned ReplacementIID, bool Invert, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10897">AArch64ISelLowering.cpp:10897</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a8bf193a781a92cae52d7f9216d0824f8"><div class="ttname"><a href="classllvm_1_1Function.html#a8bf193a781a92cae52d7f9216d0824f8">llvm::Function::arg_begin</a></div><div class="ttdeci">arg_iterator arg_begin()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00706">Function.h:706</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a8354d0bd9c04818ed4cbf14e34aa675b"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8354d0bd9c04818ed4cbf14e34aa675b">OP_VZIPL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07597">ARMISelLowering.cpp:7597</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda8d09c51969b0954512ed65ee26551081">llvm::MachineMemOperand::MONonTemporal</a></div><div class="ttdoc">The memory access is non-temporal. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00139">MachineMemOperand.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00270">AArch64ISelLowering.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae5e80a1b5505191f617fff686bf992d9"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae5e80a1b5505191f617fff686bf992d9">llvm::MVT::nxv2i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00158">MachineValueType.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad82ad170343d0b4fe88a5551ec43659d"><div class="ttname"><a href="classllvm_1_1SDNode.html#ad82ad170343d0b4fe88a5551ec43659d">llvm::SDNode::hasNUsesOfValue</a></div><div class="ttdeci">bool hasNUsesOfValue(unsigned NUses, unsigned Value) const</div><div class="ttdoc">Return true if there are exactly NUSES uses of the indicated value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09031">SelectionDAG.cpp:9031</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a35e0d4e10fc033d23cb665a9f6ef4bc6"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a35e0d4e10fc033d23cb665a9f6ef4bc6">llvm::AArch64RegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00076">AArch64RegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1IntegerType_html"><div class="ttname"><a href="classllvm_1_1IntegerType.html">llvm::IntegerType</a></div><div class="ttdoc">Class to represent integer types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00040">DerivedTypes.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a9cc23aed232ccdeadbd8648c349236a6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a9cc23aed232ccdeadbd8648c349236a6">llvm::ISD::getSetCCSwappedOperands</a></div><div class="ttdeci">CondCode getSetCCSwappedOperands(CondCode Operation)</div><div class="ttdoc">Return the operation corresponding to (Y op X) when given the operation for (X op Y)...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00349">SelectionDAG.cpp:349</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a56bb53e2d0b01c78c8c538f903fd45b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a56bb53e2d0b01c78c8c538f903fd45b8">llvm::MVT::getVT</a></div><div class="ttdeci">static MVT getVT(Type *Ty, bool HandleUnknown=false)</div><div class="ttdoc">Return the value type corresponding to the specified type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00324">ValueTypes.cpp:324</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a0f87637b0102ab8e9f085bf80358fabc">llvm::MVT::v2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00108">MachineValueType.h:108</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a194347f206baeb67f0516aab66963788">llvm::MVT::v1f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00139">MachineValueType.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6f581cfdb5a35bbcc3968b9ee7ffa4c6"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6f581cfdb5a35bbcc3968b9ee7ffa4c6">llvm::AArch64FunctionInfo::setVarArgsGPRIndex</a></div><div class="ttdeci">void setVarArgsGPRIndex(int Index)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00256">AArch64MachineFunctionInfo.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6e10f730bb07d7098bdf83a754eaffc8"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6e10f730bb07d7098bdf83a754eaffc8">llvm::AArch64FunctionInfo::getForwardedMustTailRegParms</a></div><div class="ttdeci">SmallVectorImpl&lt; ForwardedRegister &gt; &amp; getForwardedMustTailRegParms()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00317">AArch64MachineFunctionInfo.h:317</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae77d03846b31c41c4860bcd96d780a78"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae77d03846b31c41c4860bcd96d780a78">llvm::ISD::VAARG</a></div><div class="ttdoc">VAARG - VAARG has four operands: an input chain, a pointer, a SRCVALUE, and the alignment. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00780">ISDOpcodes.h:780</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3f429073a46ec763cee3e892f2b6116e"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a></div><div class="ttdeci">static void changeFPCCToAArch64CC(ISD::CondCode CC, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01548">AArch64ISelLowering.cpp:1548</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00247">AArch64BaseInfo.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilderBase_html_a2cf4a6979d6f79ae5b901aa5f6bacb0d"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html#a2cf4a6979d6f79ae5b901aa5f6bacb0d">llvm::IRBuilderBase::getIntNTy</a></div><div class="ttdeci">IntegerType * getIntNTy(unsigned N)</div><div class="ttdoc">Fetch the type representing an N-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00408">IRBuilder.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03856">TargetLowering.h:3856</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a7c188b2e9f8e7ab4da2a49c83acd299c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13074">AArch64ISelLowering.cpp:13074</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ada83aca5979cc25fd3af0d660cb50d3d"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a></div><div class="ttdeci">PredicateConstraint</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06174">AArch64ISelLowering.cpp:6174</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a6a66ebb3aa12757479a3c88de77d78f8"><div class="ttname"><a href="classllvm_1_1Instruction.html#a6a66ebb3aa12757479a3c88de77d78f8">llvm::Instruction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const</div><div class="ttdoc">Return the function this instruction belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8cpp_source.html#l00059">Instruction.cpp:59</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ab8c490e0623b6a0e2c12c12e0d924abe"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ab8c490e0623b6a0e2c12c12e0d924abe">llvm::TargetLoweringBase::AddPromotedToType</a></div><div class="ttdeci">void AddPromotedToType(unsigned Opc, MVT OrigVT, MVT DestVT)</div><div class="ttdoc">If Opc/OrigVT is specified as being promoted, the promotion code defaults to trying a larger integer/...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02086">TargetLowering.h:2086</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a6d0f43699563375800a45f45bc11ff49"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a6d0f43699563375800a45f45bc11ff49">llvm::TargetLoweringBase::MaxStoresPerMemmove</a></div><div class="ttdeci">unsigned MaxStoresPerMemmove</div><div class="ttdoc">Specify maximum number of store instructions per memmove call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02914">TargetLowering.h:2914</a></div></div>
<div class="ttc" id="namespacellvm_html_a99eced173a909993b89cc0a22e579aeb"><div class="ttname"><a href="namespacellvm.html#a99eced173a909993b89cc0a22e579aeb">llvm::remove_if</a></div><div class="ttdeci">auto remove_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::remove_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01222">STLExtras.h:1222</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a444e46ff0a17a6c9480eb151bd42c9bc"><div class="ttname"><a href="classllvm_1_1Triple.html#a444e46ff0a17a6c9480eb151bd42c9bc">llvm::Triple::isOSBinFormatMachO</a></div><div class="ttdeci">bool isOSBinFormatMachO() const</div><div class="ttdoc">Tests whether the environment is MachO. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00634">Triple.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html_a72a594eb8072e3372e2e9935ecc21fda"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html#a72a594eb8072e3372e2e9935ecc21fda">llvm::BuildVectorSDNode::getConstantSplatNode</a></div><div class="ttdeci">ConstantSDNode * getConstantSplatNode(const APInt &amp;DemandedElts, BitVector *UndefElements=nullptr) const</div><div class="ttdoc">Returns the demanded splatted constant or null if this is not a constant splat. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09610">SelectionDAG.cpp:9610</a></div></div>
<div class="ttc" id="structSetCCInfoAndKind_html"><div class="ttname"><a href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></div><div class="ttdoc">Helper structure to be able to read SetCC information. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10555">AArch64ISelLowering.cpp:10555</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdoc">Val, OUTCHAIN = ATOMIC_CMP_SWAP(INCHAIN, ptr, cmp, swap) For double-word atomic operations: ValLo...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00857">ISDOpcodes.h:857</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aadfdefcb133a7f0262a05934aba8ce5d">llvm::ISD::FP_EXTEND</a></div><div class="ttdoc">X = FP_EXTEND(Y) - Extend a smaller FP type into a larger FP type. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00610">ISDOpcodes.h:610</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5b729c23e158ab1c69a86ae5dae85822"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5b729c23e158ab1c69a86ae5dae85822">llvm::MVT::v1i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00092">MachineValueType.h:92</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a938ec58a3fc5f05e1af0cf46d4924d96"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a></div><div class="ttdeci">static SDValue addRequiredExtensionForVectorMULL(SDValue N, SelectionDAG &amp;DAG, const EVT &amp;OrigTy, const EVT &amp;ExtTy, unsigned ExtOpcode)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02754">AArch64ISelLowering.cpp:2754</a></div></div>
<div class="ttc" id="classllvm_1_1generic__gep__type__iterator_html_aeb7ef34c0b96c3130c0029e648e2bd08"><div class="ttname"><a href="classllvm_1_1generic__gep__type__iterator.html#aeb7ef34c0b96c3130c0029e648e2bd08">llvm::generic_gep_type_iterator::getIndexedType</a></div><div class="ttdeci">Type * getIndexedType() const</div><div class="ttdef"><b>Definition:</b> <a href="GetElementPtrTypeIterator_8h_source.html#l00068">GetElementPtrTypeIterator.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">llvm::AArch64ISD::ORRi</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00091">AArch64ISelLowering.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_ae4ac6bc14db22dbd7b94a3b1bd276796"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ae4ac6bc14db22dbd7b94a3b1bd276796">llvm::TargetLoweringBase::ArgListTy</a></div><div class="ttdeci">std::vector&lt; ArgListEntry &gt; ArgListTy</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00208">TargetLowering.h:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71abb4faac7fe2138d41464b4e802ec103f">llvm::AArch64II::MO_HI12</a></div><div class="ttdoc">MO_HI12 - This flag indicates that a symbol operand represents the bits 13-24 of a 64-bit address...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00606">AArch64BaseInfo.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a166173227b1d839e059c48c2b3df542f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a166173227b1d839e059c48c2b3df542f">llvm::TargetLoweringBase::getSafeStackPointerLocation</a></div><div class="ttdeci">virtual Value * getSafeStackPointerLocation(IRBuilder&lt;&gt; &amp;IRB) const</div><div class="ttdoc">Returns the target-specific address of the unsafe stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01713">TargetLoweringBase.cpp:1713</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html_a6195881cd5be3db3a34602087bd4d818"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html#a6195881cd5be3db3a34602087bd4d818">llvm::ConstantPoolSDNode::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01862">SelectionDAGNodes.h:1862</a></div></div>
<div class="ttc" id="namespacellvm_html_aad80b46c754cc7216244a866ec9b1cb0"><div class="ttname"><a href="namespacellvm.html#aad80b46c754cc7216244a866ec9b1cb0">llvm::isIntN</a></div><div class="ttdeci">bool isIntN(unsigned N, int64_t x)</div><div class="ttdoc">Checks if an signed integer fits into the given (dynamic) bit width. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00434">MathExtras.h:434</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4ad6bef556bdf1c643178f61f396252c83"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4ad6bef556bdf1c643178f61f396252c83">OP_VDUP0</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07588">ARMISelLowering.cpp:7588</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00082">AArch64ISelLowering.h:82</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02ab8e7b465df7c5979dc731d06e84ce2cf"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02ab8e7b465df7c5979dc731d06e84ce2cf">llvm::AtomicOrdering::Release</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a563ffc2ff61c499b3be2e00100cb72fa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a563ffc2ff61c499b3be2e00100cb72fa">llvm::SmallVectorImpl::erase</a></div><div class="ttdeci">iterator erase(const_iterator CI)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00434">SmallVector.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_ad4e64a2bbbacfa304679cbdd5db87098"><div class="ttname"><a href="classllvm_1_1APFloat.html#ad4e64a2bbbacfa304679cbdd5db87098">llvm::APFloat::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l04579">APFloat.cpp:4579</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a80d2c7cb1ec66776cd548c9ea8fdd5f0"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a></div><div class="ttdeci">static SDValue performIntToFpCombine(SDNode *N, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09901">AArch64ISelLowering.cpp:9901</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a16eb7e7dd4fd476ad2fa83cfb84c068d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">llvm::AArch64TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01103">AArch64ISelLowering.cpp:1103</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0547dd3b2c2f8064c78de596bd957c92"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a></div><div class="ttdeci">static bool isSingletonEXTMask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06748">AArch64ISelLowering.cpp:6748</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a17126302da6199930e55e841ca1b082d">llvm::ISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00298">ValueTypes.h:298</a></div></div>
<div class="ttc" id="namespacellvm_html_a6aa081e4a6739103c56ec536b663c2e4"><div class="ttname"><a href="namespacellvm.html#a6aa081e4a6739103c56ec536b663c2e4">llvm::countLeadingZeros</a></div><div class="ttdeci">unsigned countLeadingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the most significant bit to the least stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00225">MathExtras.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a387e93121ec21ff933f8f73862479dc8"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a387e93121ec21ff933f8f73862479dc8">llvm::IRBuilder::CreateExtractValue</a></div><div class="ttdeci">Value * CreateExtractValue(Value *Agg, ArrayRef&lt; unsigned &gt; Idxs, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02562">IRBuilder.h:2562</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3b59179b6fcbc89463181015ace8e9b">llvm::ISD::SMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00445">ISDOpcodes.h:445</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03448">TargetLowering.h:3448</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00081">MipsISelLowering.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1InputArg_html_a9b241995758f9cea8cecf597918d1488"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html#a9b241995758f9cea8cecf597918d1488">llvm::ISD::InputArg::VT</a></div><div class="ttdeci">MVT VT</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00159">TargetCallingConv.h:159</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_a06663f3ab188bef45b0f669c9f109df5"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#a06663f3ab188bef45b0f669c9f109df5">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps</a></div><div class="ttdeci">bool isBeforeLegalizeOps() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03281">TargetLowering.h:3281</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad8aec9273962cf78d087090c11a1dd1c">llvm::ISD::MUL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilderBase_html_a7badbb741cd23e73ad063428c9cd5fea"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html#a7badbb741cd23e73ad063428c9cd5fea">llvm::IRBuilderBase::getInt8PtrTy</a></div><div class="ttdeci">PointerType * getInt8PtrTy(unsigned AddrSpace=0)</div><div class="ttdoc">Fetch the type representing a pointer to an 8-bit integer value. </div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00433">IRBuilder.h:433</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a7fe9ccd4893f4e2caa826126c09545ea"><div class="ttname"><a href="classllvm_1_1Type.html#a7fe9ccd4893f4e2caa826126c09545ea">llvm::Type::getInt8PtrTy</a></div><div class="ttdeci">static PointerType * getInt8PtrTy(LLVMContext &amp;C, unsigned AS=0)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00224">Type.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">llvm::AArch64ISD::LASTA</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00209">AArch64ISelLowering.h:209</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a07cdd12114b2452d5dc26ab23460bb60"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a></div><div class="ttdeci">static SDValue GenerateTBL(SDValue Op, ArrayRef&lt; int &gt; ShuffleMask, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07134">AArch64ISelLowering.cpp:7134</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a64cdf55a9cfb33bd17e61beae253e3aa"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a64cdf55a9cfb33bd17e61beae253e3aa">llvm::MemSDNode::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01329">SelectionDAGNodes.h:1329</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4110b1e3bbc8037545ca4a7440a681b1"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a></div><div class="ttdeci">static SDValue LowerTruncateVectorStore(SDLoc DL, StoreSDNode *ST, EVT VT, EVT MemVT, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03069">AArch64ISelLowering.cpp:3069</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a1ae2ee148379ed3d041b4bce586f7f99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00243">TargetLowering.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a7f47862de23f7210f88ccf98ae1efbe4">llvm::ISD::SETGE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01069">ISDOpcodes.h:1069</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">llvm::AArch64ISD::ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00052">AArch64ISelLowering.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71add46ede0892fdd429e940eb97c1e6e55">llvm::AArch64II::MO_TLS</a></div><div class="ttdoc">MO_TLS - Indicates that the operand being accessed is some kind of thread-local symbol. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00627">AArch64BaseInfo.h:627</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4e2fdf7d4dbc04469cf6a920262c82c8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4e2fdf7d4dbc04469cf6a920262c82c8">llvm::ISD::LLROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00643">ISDOpcodes.h:643</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7f311fcc2415eee3cb3694013b985304"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7f311fcc2415eee3cb3694013b985304">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of values used by this operation. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00925">SelectionDAGNodes.h:925</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a1f89690afbde2ec0b8067f4316b3682b">llvm::MVT::nxv4i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00152">MachineValueType.h:152</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a71fcee9f16ffcb6377a8ff6e91c69866"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a71fcee9f16ffcb6377a8ff6e91c69866">LowerXOR</a></div><div class="ttdeci">static SDValue LowerXOR(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02343">AArch64ISelLowering.cpp:2343</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a6da348f7ca3bc56096e6a409b4ce67c4"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a6da348f7ca3bc56096e6a409b4ce67c4">llvm::AArch64_AM::encodeAdvSIMDModImmType12</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType12(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00711">AArch64AddressingModes.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a126c61d55fb4d2e509537ce68e8b6400"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a126c61d55fb4d2e509537ce68e8b6400">llvm::TargetLoweringBase::getValueType</a></div><div class="ttdeci">EVT getValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const</div><div class="ttdoc">Return the EVT corresponding to this LLVM type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01226">TargetLowering.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_aff3b5855dbab4411bacb8bb358042451"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#aff3b5855dbab4411bacb8bb358042451">llvm::IRBuilder::CreateTrunc</a></div><div class="ttdeci">Value * CreateTrunc(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02005">IRBuilder.h:2005</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad19eb01bd287efda27e7bc5ba67cd144"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad19eb01bd287efda27e7bc5ba67cd144">performSTORECombine</a></div><div class="ttdeci">static SDValue performSTORECombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11607">AArch64ISelLowering.cpp:11607</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a15ae77c55dfbf20a719b9851d73d1900"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a></div><div class="ttdeci">static SDValue NarrowVector(SDValue V128Reg, SelectionDAG &amp;DAG)</div><div class="ttdoc">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 regi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06526">AArch64ISelLowering.cpp:6526</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a2908c571a60104989fdef613e8c57caeac48b07712e98982100ae8578a9fa1192"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a2908c571a60104989fdef613e8c57caeac48b07712e98982100ae8578a9fa1192">llvm::AArch64Subtarget::Falkor</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00056">AArch64Subtarget.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1PatternMatch_html"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html">llvm::PatternMatch</a></div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00046">PatternMatch.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00039">AArch64ISelLowering.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af3542a99501ffb93cee4aae9d1ec2d05">llvm::ISD::FEXP2</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a0eac513dbf03416c948d9fb8ef59bffe"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a0eac513dbf03416c948d9fb8ef59bffe">llvm::SelectionDAG::getLoad</a></div><div class="ttdeci">SDValue getLoad(EVT VT, const SDLoc &amp;dl, SDValue Chain, SDValue Ptr, MachinePointerInfo PtrInfo, unsigned Alignment=0, MachineMemOperand::Flags MMOFlags=MachineMemOperand::MONone, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr)</div><div class="ttdoc">Loads are not normal binary operators: their result type is not determined by their operands...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06868">SelectionDAG.cpp:6868</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad1657dbc1957901a6d9cd224efbc0f28">llvm::ISD::UREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac28c549afb9f9751d45c37dc9a9b9a7d"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac28c549afb9f9751d45c37dc9a9b9a7d">llvm::SelectionDAG::getTargetBlockAddress</a></div><div class="ttdeci">SDValue getTargetBlockAddress(const BlockAddress *BA, EVT VT, int64_t Offset=0, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00698">SelectionDAG.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19cd524269b035941434cce28b585715">llvm::ISD::ROTR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">llvm::AArch64ISD::UZP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab67678c3310e505df1a3f7677b14cfb0">llvm::ISD::VECREDUCE_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00939">ISDOpcodes.h:939</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4c7c1562b50655523bd71e7f3b04d3eb"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a></div><div class="ttdeci">static bool findEXTRHalf(SDValue N, SDValue &amp;Src, uint32_t &amp;ShiftAmount, bool &amp;FromHi)</div><div class="ttdoc">An EXTR instruction is made up of two shifts, ORed together. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10086">AArch64ISelLowering.cpp:10086</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdoc">The memory access writes data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00135">MachineMemOperand.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a9e373829f3f1775d30eae9053067f8c3"><div class="ttname"><a href="classllvm_1_1StringRef.html#a9e373829f3f1775d30eae9053067f8c3">llvm::StringRef::getAsInteger</a></div><div class="ttdeci">std::enable_if&lt; std::numeric_limits&lt; T &gt;::is_signed, bool &gt;::type getAsInteger(unsigned Radix, T &amp;Result) const</div><div class="ttdoc">Parse the current string as an integer of the specified radix. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00499">StringRef.h:499</a></div></div>
<div class="ttc" id="TarWriter_8cpp_html_aac035f4156e2604bfa42ba22c17b83ee"><div class="ttname"><a href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a></div><div class="ttdeci">static const int BlockSize</div><div class="ttdef"><b>Definition:</b> <a href="TarWriter_8cpp_source.html#l00033">TarWriter.cpp:33</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a686271526f19f076baac6864c3fefc83"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a686271526f19f076baac6864c3fefc83">performORCombine</a></div><div class="ttdeci">static SDValue performORCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10195">AArch64ISelLowering.cpp:10195</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a3eae9a1850a035894e633aef9d5fbacd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a3eae9a1850a035894e633aef9d5fbacd">llvm::TargetLoweringBase::setHasExtractBitsInsn</a></div><div class="ttdeci">void setHasExtractBitsInsn(bool hasExtractInsn=true)</div><div class="ttdoc">Tells the code generator that the target has BitExtract instructions. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01969">TargetLowering.h:1969</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a70a83c8d008bb40c08c02d3238a992a3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13087">AArch64ISelLowering.cpp:13087</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a0deb50cd2f3f8e4a94eef4cdf769b848">llvm::ISD::SETUEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01058">ISDOpcodes.h:1058</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5e433873c201ad85c30e42da1ae05977"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5e433873c201ad85c30e42da1ae05977">llvm::ISD::UADDSAT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00266">ISDOpcodes.h:266</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_adad48a44961d96ed3ba4f14c0f8ba52a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#adad48a44961d96ed3ba4f14c0f8ba52a">EnableAArch64SlrGeneration</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAArch64SlrGeneration(&quot;aarch64-shift-insert-generation&quot;, cl::Hidden, cl::desc(&quot;Allow AArch64 SLI/SRI formation&quot;), cl::init(false))</div></div>
<div class="ttc" id="namespacellvm_html_ac6ea65cb0505755855a80fbc54682ddb"><div class="ttname"><a href="namespacellvm.html#ac6ea65cb0505755855a80fbc54682ddb">llvm::isReleaseOrStronger</a></div><div class="ttdeci">bool isReleaseOrStronger(AtomicOrdering ao)</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00131">AtomicOrdering.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a29c7eaffeccf0f5b17dbf57cbd618b81"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a29c7eaffeccf0f5b17dbf57cbd618b81">llvm::AArch64_AM::encodeAdvSIMDModImmType2</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType2(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00471">AArch64AddressingModes.h:471</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a72895c7f66e26be35e106221a2ab26ae"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a></div><div class="ttdeci">static SDValue performSignExtendInRegCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12489">AArch64ISelLowering.cpp:12489</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a64f6469ab95c4eec77e4ccf303619a81"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a64f6469ab95c4eec77e4ccf303619a81">llvm::SelectionDAG::getBitcast</a></div><div class="ttdeci">SDValue getBitcast(EVT VT, SDValue V)</div><div class="ttdoc">Return a bitcast using the SDLoc of the value operand, and casting to the provided type...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01896">SelectionDAG.cpp:1896</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_adc90e34882c97d5a86dd883d3d23b4ca"><div class="ttname"><a href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">llvm::MVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00284">MachineValueType.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ab7c2e47e51795ce2f60500846109d5a7"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00153">CallingConvLower.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_ab82ac391f77e4b35af455c9c1f9d7fba"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#ab82ac391f77e4b35af455c9c1f9d7fba">llvm::RTLIB::getFPEXT</a></div><div class="ttdeci">Libcall getFPEXT(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getFPEXT - Return the FPEXT_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00220">TargetLoweringBase.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346abace960037dd118c4a08237431d73b7d">llvm::MVT::v8i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00097">MachineValueType.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a832ad315a355f4ddcc32f189f34e28a9"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a832ad315a355f4ddcc32f189f34e28a9">llvm::AArch64_AM::encodeLogicalImmediate</a></div><div class="ttdeci">static uint64_t encodeLogicalImmediate(uint64_t imm, unsigned regSize)</div><div class="ttdoc">encodeLogicalImmediate - Return the encoded immediate value for a logical immediate instruction of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00282">AArch64AddressingModes.h:282</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ab6006923d1a3139d70abc8f6552a7960"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">llvm::APInt::ashr</a></div><div class="ttdeci">APInt ashr(unsigned ShiftAmt) const</div><div class="ttdoc">Arithmetic right-shift function. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00963">APInt.h:963</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af1b946afff631cee7aa6de570bef7785"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af1b946afff631cee7aa6de570bef7785">llvm::ISD::SADDSAT</a></div><div class="ttdoc">RESULT = [US]ADDSAT(LHS, RHS) - Perform saturation addition on 2 integers with the same bit width (W)...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00266">ISDOpcodes.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7f24b29a85c56123dacae5108071c92f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7f24b29a85c56123dacae5108071c92f">llvm::AArch64ISD::SST1_UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00238">AArch64ISelLowering.h:238</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad469508535ce2082a1ab1f0e429187b8">llvm::ISD::TokenFactor</a></div><div class="ttdoc">TokenFactor - This node takes multiple tokens as input and produces a single token result...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00051">ISDOpcodes.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78139be59781ad05e1698eb95c58e0b1">llvm::ISD::SRA_PARTS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">llvm::AArch64ISD::INSR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00214">AArch64ISelLowering.h:214</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a8c198ca8bc335bdac7e013fa68a333f6"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a8c198ca8bc335bdac7e013fa68a333f6">OP_VTRNL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07599">ARMISelLowering.cpp:7599</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aa3b818e0d89b7804a311b48c18080a4f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aa3b818e0d89b7804a311b48c18080a4f">llvm::AArch64_AM::getFP64Imm</a></div><div class="ttdeci">static int getFP64Imm(const APInt &amp;Imm)</div><div class="ttdoc">getFP64Imm - Return an 8-bit floating-point version of the 64-bit floating-point value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00421">AArch64AddressingModes.h:421</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac78d4df51ca05e4fb1630a01e07de434"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac78d4df51ca05e4fb1630a01e07de434">llvm::ISD::isBuildVectorAllOnes</a></div><div class="ttdeci">bool isBuildVectorAllOnes(const SDNode *N)</div><div class="ttdoc">Return true if the specified node is a BUILD_VECTOR where all of the elements are ~0 or undef...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l00156">SelectionDAG.cpp:156</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a1f4346248feeb9d5c83ce930555936d1"><div class="ttname"><a href="classllvm_1_1SDNode.html#a1f4346248feeb9d5c83ce930555936d1">llvm::SDNode::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdoc">Dump this node, for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGDumper_8cpp_source.html#l00501">SelectionDAGDumper.cpp:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">llvm::AArch64ISD::UMINV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00161">AArch64ISelLowering.h:161</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a83f60ee54e55e2c04798ab7ae0cebe49"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a83f60ee54e55e2c04798ab7ae0cebe49">LowerBITCAST</a></div><div class="ttdeci">static SDValue LowerBITCAST(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02722">AArch64ISelLowering.cpp:2722</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4a055321c361a0f6ee77ed764730ffc1">llvm::ISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1JumpTableSDNode_html_aa99ea94b7bc1a9362839ea06c9b0150a"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html#aa99ea94b7bc1a9362839ea06c9b0150a">llvm::JumpTableSDNode::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01802">SelectionDAGNodes.h:1802</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">llvm::AArch64ISD::FMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00085">AArch64ISelLowering.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a6c5745e529b6b3534599c54d82bc4691">llvm::MVT::f80</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00053">MachineValueType.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab3d30ee06423d6edfa492077321c6cd2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab3d30ee06423d6edfa492077321c6cd2">llvm::SelectionDAG::getTargetLoweringInfo</a></div><div class="ttdeci">const TargetLowering &amp; getTargetLoweringInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00426">SelectionDAG.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">llvm::AArch64ISD::UMINV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00154">AArch64ISelLowering.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac9ab52a66f2200a3e9e9f7339af8e689"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac9ab52a66f2200a3e9e9f7339af8e689">llvm::SelectionDAG::getTargetConstantPool</a></div><div class="ttdeci">SDValue getTargetConstantPool(const Constant *C, EVT VT, unsigned Align=0, int Offset=0, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00666">SelectionDAG.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_abe5b67691153ae19ab99768a9faa52cd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#abe5b67691153ae19ab99768a9faa52cd">llvm::AArch64TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst *&gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved load into a ldN intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09130">AArch64ISelLowering.cpp:9130</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a6249d1435318ffc44640d1b46f4ac294"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">llvm::AArch64TargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add&amp;#39;s is IR...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13361">AArch64ISelLowering.cpp:13361</a></div></div>
<div class="ttc" id="AArch64MachineFunctionInfo_8h_html"><div class="ttname"><a href="AArch64MachineFunctionInfo_8h.html">AArch64MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af9e55aded8a75e02f5eee70defb91c72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af9e55aded8a75e02f5eee70defb91c72">llvm::AArch64TargetLowering::shouldExpandShift</a></div><div class="ttdeci">bool shouldExpandShift(SelectionDAG &amp;DAG, SDNode *N) const override</div><div class="ttdoc">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a libr...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13293">AArch64ISelLowering.cpp:13293</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ddf36330110b4abea43fe390bea9ef9">llvm::ISD::UADDO</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00252">ISDOpcodes.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa03cec0d3e2e816167f41ac37995f274"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">llvm::AArch64TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08808">AArch64ISelLowering.cpp:8808</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a91a0c1b4eac415607c4ceb0a899c4629">llvm::AArch64CC::GT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00248">AArch64BaseInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a05c0ae3eb411a8c53a6ce48b66c0d3f8"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a05c0ae3eb411a8c53a6ce48b66c0d3f8">llvm::SelectionDAG::getTargetGlobalAddress</a></div><div class="ttdeci">SDValue getTargetGlobalAddress(const GlobalValue *GV, const SDLoc &amp;DL, EVT VT, int64_t offset=0, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00650">SelectionDAG.h:650</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">llvm::ISD::ZEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01026">ISDOpcodes.h:1026</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_ae3983ecc9903d3cb991aa6fa865f9419"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#ae3983ecc9903d3cb991aa6fa865f9419">llvm::AArch64FunctionInfo::getBytesInStackArgArea</a></div><div class="ttdeci">unsigned getBytesInStackArgArea() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00141">AArch64MachineFunctionInfo.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">llvm::AArch64ISD::ADDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00056">AArch64ISelLowering.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a935e2a8884592189d8f261634a0b24c5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a935e2a8884592189d8f261634a0b24c5">llvm::MachineBasicBlock::addSuccessor</a></div><div class="ttdeci">void addSuccessor(MachineBasicBlock *Succ, BranchProbability Prob=BranchProbability::getUnknown())</div><div class="ttdoc">Add Succ as a successor of this MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00655">MachineBasicBlock.cpp:655</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9a0590fb25613550cffc505a2affc293"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9a0590fb25613550cffc505a2affc293">llvm::TargetLoweringBase::shouldReduceLoadWidth</a></div><div class="ttdeci">virtual bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01362">TargetLowering.h:1362</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a62766c75f88612ffa652342472e755f6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a></div><div class="ttdeci">static unsigned getIntrinsicID(const SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07671">AArch64ISelLowering.cpp:7671</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aca815d84ffc0bd9719d54ef89a51e8e4"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a></div><div class="ttdeci">static SDValue createGPRPairNode(SelectionDAG &amp;DAG, SDValue V)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12838">AArch64ISelLowering.cpp:12838</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">llvm::AArch64ISD::SMAXV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00155">AArch64ISelLowering.h:155</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a6a7f067c980840336e15888700870c6a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a></div><div class="ttdeci">static SDValue splitStoreSplat(SelectionDAG &amp;DAG, StoreSDNode &amp;St, SDValue SplatVal, unsigned NumVecElts)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11203">AArch64ISelLowering.cpp:11203</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">llvm::AArch64ISD::EXTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00071">AArch64ISelLowering.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a08c31033acfb9d6f0bc4a8a82cc26862">llvm::ISD::SETOEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01050">ISDOpcodes.h:1050</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1ExternalSymbolSDNode_html"><div class="ttname"><a href="classllvm_1_1ExternalSymbolSDNode.html">llvm::ExternalSymbolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02116">SelectionDAGNodes.h:2116</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a191e89dbc4939ebd0b572cae44aac05f">llvm::AArch64CC::NE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00237">AArch64BaseInfo.h:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">llvm::ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd">llvm::ISD::EXTRACT_VECTOR_ELT</a></div><div class="ttdoc">EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00393">ISDOpcodes.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a591c03cc284124ff624856ce485ebc17"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a591c03cc284124ff624856ce485ebc17">llvm::ISD::ADDROFRETURNADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00074">ISDOpcodes.h:74</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_abc4c6365ade17ad4443ad0e381e7479d"><div class="ttname"><a href="structllvm_1_1EVT.html#abc4c6365ade17ad4443ad0e381e7479d">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const</div><div class="ttdoc">Given a vector type, return the type of each element. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00267">ValueTypes.h:267</a></div></div>
<div class="ttc" id="namespacellvm_html_aeed8ef055d0b853fb0b4c07bf7c96206"><div class="ttname"><a href="namespacellvm.html#aeed8ef055d0b853fb0b4c07bf7c96206">llvm::Failed</a></div><div class="ttdeci">testing::Matcher&lt; const detail::ErrorHolder &amp; &gt; Failed()</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8h_source.html#l00147">Error.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346affc152986796ab57023f65116d2ee1b2">llvm::MVT::f128</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00054">MachineValueType.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a9f382207d841377156d4c7868b66b9a5"><div class="ttname"><a href="classllvm_1_1Type.html#a9f382207d841377156d4c7868b66b9a5">llvm::Type::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const LLVM_READONLY</div><div class="ttdoc">If this is a vector type, return the getPrimitiveSizeInBits value for the element type...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00134">Type.cpp:134</a></div></div>
<div class="ttc" id="structllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment...</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcaa36ab38b266c612487d9ff61df7475af">llvm::TargetLowering::CW_Register</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03875">TargetLowering.h:3875</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a91b6b0ccb484e79d3d1558e8d9c12cd8"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImm321s(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07569">AArch64ISelLowering.cpp:7569</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af4df626bbb6ef71e104c49d823e9e37e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">llvm::AArch64TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;DL, EVT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01171">AArch64ISelLowering.cpp:1171</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ade26f57722dfb847f2313d9674fa0cba"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ade26f57722dfb847f2313d9674fa0cba">isCMN</a></div><div class="ttdeci">static bool isCMN(SDValue Op, ISD::CondCode CC)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01690">AArch64ISelLowering.cpp:1690</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad0c6f059b29535f2c790d1c4f92b7a93"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad0c6f059b29535f2c790d1c4f92b7a93">llvm::SelectionDAG::getZExtOrTrunc</a></div><div class="ttdeci">SDValue getZExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either zero-extending or trunca...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01154">SelectionDAG.cpp:1154</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_acf8f1219dc8b656e8e11c4b08edc8979"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">llvm::AArch64TargetLowering::AArch64TargetLowering</a></div><div class="ttdeci">AArch64TargetLowering(const TargetMachine &amp;TM, const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00124">AArch64ISelLowering.cpp:124</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a428f4cfc3de60a3999ac03dc56072bf6"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a428f4cfc3de60a3999ac03dc56072bf6">llvm::AArch64Subtarget::getMaximumJumpTableSize</a></div><div class="ttdeci">unsigned getMaximumJumpTableSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00371">AArch64Subtarget.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab89adee997fb2a645a2d26e1f1bdaadf">llvm::AArch64CC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00250">AArch64BaseInfo.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a5b2a4e2c4ed7b2c253f9815624e7a1d7"><div class="ttname"><a href="classllvm_1_1MVT.html#a5b2a4e2c4ed7b2c253f9815624e7a1d7">llvm::MVT::integer_scalable_vector_valuetypes</a></div><div class="ttdeci">static mvt_range integer_scalable_vector_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01168">MachineValueType.h:1168</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="Module_8h_html"><div class="ttname"><a href="Module_8h.html">Module.h</a></div><div class="ttdoc">Module.h This file contains the declarations for the Module class. </div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a2fd1d2dc14e22227cfa8238778ab87b8"><div class="ttname"><a href="classllvm_1_1Instruction.html#a2fd1d2dc14e22227cfa8238778ab87b8">llvm::Instruction::user_back</a></div><div class="ttdeci">Instruction * user_back()</div><div class="ttdoc">Specialize the methods defined in Value, as we know that an instruction can only be used by other ins...</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00063">Instruction.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorInst_html_a6eaff12d0d3ead952f2a2a2781df56ac"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html#a6eaff12d0d3ead952f2a2a2781df56ac">llvm::ShuffleVectorInst::getShuffleMask</a></div><div class="ttdeci">static void getShuffleMask(const Constant *Mask, SmallVectorImpl&lt; int &gt; &amp;Result)</div><div class="ttdoc">Convert the input shuffle mask operand to a vector of integers. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8cpp_source.html#l01892">Instructions.cpp:1892</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a4b7d8d1b98f160a4b807187194b99d96"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a4b7d8d1b98f160a4b807187194b99d96">llvm::TargetLoweringBase::getMaximumJumpTableSize</a></div><div class="ttdeci">unsigned getMaximumJumpTableSize() const</div><div class="ttdoc">Return upper limit for number of entries in a jump table. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01813">TargetLoweringBase.cpp:1813</a></div></div>
<div class="ttc" id="namespacellvm_html_a6a7156d44206f906ee4f4108ca4457ce"><div class="ttname"><a href="namespacellvm.html#a6a7156d44206f906ee4f4108ca4457ce">llvm::CC_AArch64_Win64_VarArg</a></div><div class="ttdeci">bool CC_AArch64_Win64_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4838d0bf476cb2b8d5822f56b4f2b1e5"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4838d0bf476cb2b8d5822f56b4f2b1e5">memOpAlign</a></div><div class="ttdeci">static bool memOpAlign(unsigned DstAlign, unsigned SrcAlign, unsigned AlignCheck)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09368">AArch64ISelLowering.cpp:9368</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a5d154312bef0ed1a6bacfcb52b7cf8eb"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a5d154312bef0ed1a6bacfcb52b7cf8eb">llvm::SelectionDAG::getBuildVector</a></div><div class="ttdeci">SDValue getBuildVector(EVT VT, const SDLoc &amp;DL, ArrayRef&lt; SDValue &gt; Ops)</div><div class="ttdoc">Return an ISD::BUILD_VECTOR node. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00758">SelectionDAG.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00212">TargetLibraryInfo.h:212</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0ed62699b7aa575737f0a85b362eaee2"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a></div><div class="ttdeci">static bool isLegalArithImmed(uint64_t C)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01672">AArch64ISelLowering.cpp:1672</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aecffde13bf8e0e0fdb954a729680c6e2"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aecffde13bf8e0e0fdb954a729680c6e2">llvm::SelectionDAG::addCallSiteInfo</a></div><div class="ttdeci">void addCallSiteInfo(const SDNode *CallNode, CallSiteInfoImpl &amp;&amp;CallInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l01716">SelectionDAG.h:1716</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a68cdc2666693dffb9173a9dffee11ab8"><div class="ttname"><a href="classllvm_1_1SDValue.html#a68cdc2666693dffb9173a9dffee11ab8">llvm::SDValue::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01205">SelectionDAGNodes.h:1205</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ae94d01adfba8b1a65f781ecd925111ea"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a></div><div class="ttdeci">static unsigned getExtFactor(SDValue &amp;V)</div><div class="ttdoc">getExtFactor - Determine the adjustment factor for the position when generating an &quot;extract from vect...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06519">AArch64ISelLowering.cpp:6519</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a0b9a26475bec4ea25d108f61327036c8"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a0b9a26475bec4ea25d108f61327036c8">llvm::SelectionDAG::getMemcpy</a></div><div class="ttdeci">SDValue getMemcpy(SDValue Chain, const SDLoc &amp;dl, SDValue Dst, SDValue Src, SDValue Size, unsigned Align, bool isVol, bool AlwaysInline, bool isTailCall, MachinePointerInfo DstPtrInfo, MachinePointerInfo SrcPtrInfo)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06258">SelectionDAG.cpp:6258</a></div></div>
<div class="ttc" id="namespacellvm_html_a7510cdb641954d5eca96ba44129a0737"><div class="ttname"><a href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">llvm::array_lengthof</a></div><div class="ttdeci">constexpr size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01027">STLExtras.h:1027</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a7ca5197533a9c1fb8a2bd30587fcec6b"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a7ca5197533a9c1fb8a2bd30587fcec6b">llvm::ArrayRef::end</a></div><div class="ttdeci">iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00147">ArrayRef.h:147</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a0351571482fea42a3b326147fb2ce9e2"><div class="ttname"><a href="structllvm_1_1EVT.html#a0351571482fea42a3b326147fb2ce9e2">llvm::EVT::changeVectorElementTypeToInteger</a></div><div class="ttdeci">EVT changeVectorElementTypeToInteger() const</div><div class="ttdoc">Return a vector with the same number of elements as this vector, but with the element type converted ...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00096">ValueTypes.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ade970a77e2709ada224032050f07f03e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade970a77e2709ada224032050f07f03e">llvm::AArch64ISD::GLD1S_UXTW_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00232">AArch64ISelLowering.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8167e4f6fa1bfb30f074ba620b81782">llvm::ISD::BRCOND</a></div><div class="ttdoc">BRCOND - Conditional branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00702">ISDOpcodes.h:702</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abca2a03cc05a305d0cd861ff2d070da40ca">llvm::TargetLowering::CW_Invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03867">TargetLowering.h:3867</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">llvm::AArch64ISD::PREFETCH</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="RDFGraph_8cpp_html_af153ca0eadca8bc464492b7aba7feb00"><div class="ttname"><a href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a></div><div class="ttdeci">const DataFlowGraph &amp; G</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00202">RDFGraph.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02477">SelectionDAGNodes.h:2477</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aab17595c13740973595e3e453704985a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a></div><div class="ttdeci">static bool isAllConstantBuildVector(const SDValue &amp;PotentialBVec, uint64_t &amp;ConstVal)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07654">AArch64ISelLowering.cpp:7654</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28adb8287192c5585b20e3ea2c98993bebd"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28adb8287192c5585b20e3ea2c98993bebd">llvm::AArch64CC::ANY_ACTIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00256">AArch64BaseInfo.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0d4550e8d21fc6ca3fb6e5e63f8a904e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d4550e8d21fc6ca3fb6e5e63f8a904e">llvm::AArch64ISD::SST1_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00237">AArch64ISelLowering.h:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a19328c462764af5f4699fb1698dad994">llvm::ISD::BSWAP</a></div><div class="ttdoc">Byte Swap and Counting operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00474">ISDOpcodes.h:474</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">llvm::AArch64ISD::PTRUE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00216">AArch64ISelLowering.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">This is an abstract virtual class for memory operations. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01286">SelectionDAGNodes.h:1286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00082">MachineFrameInfo.cpp:82</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a5cc7ede2e4ce0498c628270ca97ed75c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a5cc7ede2e4ce0498c628270ca97ed75c">llvm::TargetLoweringBase::getSSPStackGuardCheck</a></div><div class="ttdeci">virtual Function * getSSPStackGuardCheck(const Module &amp;M) const</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01797">TargetLoweringBase.cpp:1797</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00843">TargetLowering.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html_a87cc7eb884f33ef16f660f11c2c04b2e"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html#a87cc7eb884f33ef16f660f11c2c04b2e">llvm::ConstantPoolSDNode::getConstVal</a></div><div class="ttdeci">const Constant * getConstVal() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01846">SelectionDAGNodes.h:1846</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_aa571393f242ebc7da5682b7e85394d60"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aa571393f242ebc7da5682b7e85394d60">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer</a></div><div class="ttdeci">bool isCalledByLegalizer() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03284">TargetLowering.h:3284</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">llvm::AArch64CC::Invalid</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00253">AArch64BaseInfo.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">llvm::AArch64ISD::ANDV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00164">AArch64ISelLowering.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_ab8e750bcd59ab860a6bc1589bf4927af"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#ab8e750bcd59ab860a6bc1589bf4927af">llvm::IRBuilder::CreateShuffleVector</a></div><div class="ttdeci">Value * CreateShuffleVector(Value *V1, Value *V2, Value *Mask, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02547">IRBuilder.h:2547</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aad0fb69928bec544ec83f90f26393521"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a></div><div class="ttdeci">static SDValue tryCombineShiftImm(unsigned IID, SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10750">AArch64ISelLowering.cpp:10750</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a10831f8b923cbcc73249f4a0cc246c1a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a10831f8b923cbcc73249f4a0cc246c1a">llvm::AArch64TargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use *&gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I&amp;#39;s operands to I&amp;#39;s basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09029">AArch64ISelLowering.cpp:9029</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a50f3b0ea1ad253b69f760ff2feb47539">llvm::MVT::v8f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00122">MachineValueType.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">llvm::AArch64ISD::CMGT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00127">AArch64ISelLowering.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdoc">If Ty is a vector type, return a Constant with a splat of the given value. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00704">Constants.cpp:704</a></div></div>
<div class="ttc" id="structGenericSetCCInfo_html"><div class="ttname"><a href="structGenericSetCCInfo.html">GenericSetCCInfo</a></div><div class="ttdoc">Helper structure to keep track of ISD::SET_CC operands. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10534">AArch64ISelLowering.cpp:10534</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a7819a781e436c677ed1613c7739ee53e"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a7819a781e436c677ed1613c7739ee53e">llvm::MachineFrameInfo::hasMustTailInVarArgFunc</a></div><div class="ttdeci">bool hasMustTailInVarArgFunc() const</div><div class="ttdoc">Returns true if the function is variadic and contains a musttail call. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00603">MachineFrameInfo.h:603</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a25a82e46f6e8bd39bfddb0a86567cc85">llvm::AArch64ISD::GLD1_SCALED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00220">AArch64ISelLowering.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_abb107e4edbf05eae92936cba6801c2d9"><div class="ttname"><a href="classllvm_1_1Module.html#abb107e4edbf05eae92936cba6801c2d9">llvm::Module::getOrInsertFunction</a></div><div class="ttdeci">FunctionCallee getOrInsertFunction(StringRef Name, FunctionType *T, AttributeList AttributeList)</div><div class="ttdoc">Look up the specified function in the module symbol table. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00143">Module.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a9d2e61bef8fbdb714e9f0a739bf49a58"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">llvm::AArch64TargetLowering::isProfitableToHoist</a></div><div class="ttdeci">bool isProfitableToHoist(Instruction *I) const override</div><div class="ttdoc">Check if it is profitable to hoist instruction in then/else to if. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08858">AArch64ISelLowering.cpp:8858</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00216">MachineValueType.h:216</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a41506ddab8a425491f9ebf969036eb84"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImmFP(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07621">AArch64ISelLowering.cpp:7621</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a14ca8f1aa1c62b860504b766ad3b15f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a14ca8f1aa1c62b860504b766ad3b15f9">llvm::MachineFrameInfo::setAdjustsStack</a></div><div class="ttdeci">void setAdjustsStack(bool V)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00579">MachineFrameInfo.h:579</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a></div><div class="ttdeci">static bool isSignExtended(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02821">AArch64ISelLowering.cpp:2821</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aca28bb1c01eb29bd3b13a88bd51823cd"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aca28bb1c01eb29bd3b13a88bd51823cd">llvm::MVT::v1f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00125">MachineValueType.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a807a4e133d7f743724d809a3f3875aa2">llvm::CCValAssign::ZExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00038">CallingConvLower.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a4adb0d9a6a73d75706dca1960dd7ec32"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a4adb0d9a6a73d75706dca1960dd7ec32">llvm::SelectionDAG::getNOT</a></div><div class="ttdeci">SDValue getNOT(const SDLoc &amp;DL, SDValue Val, EVT VT)</div><div class="ttdoc">Create a bitwise NOT operation as (XOR Val, -1). </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01194">SelectionDAG.cpp:1194</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a8b765dab64e393d3003bbb3e13527a64"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8b765dab64e393d3003bbb3e13527a64">llvm::MVT::v1i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00072">MachineValueType.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa65cf902be1989ef2fa30c6802c53be2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa65cf902be1989ef2fa30c6802c53be2">llvm::AArch64TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;Demanded, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01059">AArch64ISelLowering.cpp:1059</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aaf07395614bda08ad0b4d3d1d401ca7e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aaf07395614bda08ad0b4d3d1d401ca7e">llvm::SelectionDAG::getCopyToReg</a></div><div class="ttdeci">SDValue getCopyToReg(SDValue Chain, const SDLoc &amp;dl, unsigned Reg, SDValue N)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00703">SelectionDAG.h:703</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">llvm::AArch64ISD::CMHI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00128">AArch64ISelLowering.h:128</a></div></div>
<div class="ttc" id="Statistic_8cpp_html_a558f5c44426d0eb7abb82a65e8892d9a"><div class="ttname"><a href="Statistic_8cpp.html#a558f5c44426d0eb7abb82a65e8892d9a">Enabled</a></div><div class="ttdeci">static bool Enabled</div><div class="ttdef"><b>Definition:</b> <a href="Statistic_8cpp_source.html#l00050">Statistic.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_aea8bc2b59cb3fa833eb7895a3a216abd"><div class="ttname"><a href="classllvm_1_1MVT.html#aea8bc2b59cb3fa833eb7895a3a216abd">llvm::MVT::getScalarType</a></div><div class="ttdeci">MVT getScalarType() const</div><div class="ttdoc">If this is a vector, return the element type, otherwise return this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00420">MachineValueType.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aa4094e6b2a8203e5c8b67ecf186d51a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">llvm::AArch64TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved store into a stN intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09258">AArch64ISelLowering.cpp:9258</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aa8526c2421f7be2bffb71de4318a9fe6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a></div><div class="ttdeci">static void changeFPCCToANDAArch64CC(ISD::CondCode CC, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">Convert a DAG fp condition code to an AArch64 CC. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01611">AArch64ISelLowering.cpp:1611</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aae3b959a0a2981340fd03c29f528f2f0"><div class="ttname"><a href="classllvm_1_1APInt.html#aae3b959a0a2981340fd03c29f528f2f0">llvm::APInt::logBase2</a></div><div class="ttdeci">unsigned logBase2() const</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01805">APInt.h:1805</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac1e93dc28a37396cbff1c286e1cfb754"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1e93dc28a37396cbff1c286e1cfb754">llvm::AArch64ISD::GLD1S_UXTW</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00230">AArch64ISelLowering.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a45a5b44f3ec51b4f8ef28abc05a8377b"><div class="ttname"><a href="classllvm_1_1MVT.html#a45a5b44f3ec51b4f8ef28abc05a8377b">llvm::MVT::integer_valuetypes</a></div><div class="ttdeci">static mvt_range integer_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01129">MachineValueType.h:1129</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a20a2ff9339217d23796a7456110eb52a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a></div><div class="ttdeci">static SDValue performFDivCombine(SDNode *N, SelectionDAG &amp;DAG, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdoc">Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10017">AArch64ISelLowering.cpp:10017</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_add09df38070887ea74972930f1c9ce83"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">llvm::AArch64TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the &amp;#39;usesCustomInserter&amp;#39; fla...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01487">AArch64ISelLowering.cpp:1487</a></div></div>
<div class="ttc" id="namespacellvm_html_a646986783f35e0fef8988f0f28d2589f"><div class="ttname"><a href="namespacellvm.html#a646986783f35e0fef8988f0f28d2589f">llvm::Log2_32</a></div><div class="ttdeci">unsigned Log2_32(uint32_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00585">MathExtras.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a209a615a3a32241323420cca24b5520a"><div class="ttname"><a href="classllvm_1_1Module.html#a209a615a3a32241323420cca24b5520a">llvm::Module::getFunction</a></div><div class="ttdeci">Function * getFunction(StringRef Name) const</div><div class="ttdoc">Look up the specified function in the module symbol table. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00174">Module.cpp:174</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad14c27fea2964289d4310614a18788e5"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad14c27fea2964289d4310614a18788e5">isZIPMask</a></div><div class="ttdeci">static bool isZIPMask(ArrayRef&lt; int &gt; M, EVT VT, unsigned &amp;WhichResult)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06847">AArch64ISelLowering.cpp:6847</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a59f8ff5f972666376282d626e8197d59"><div class="ttname"><a href="classllvm_1_1Type.html#a59f8ff5f972666376282d626e8197d59">llvm::Type::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00566">DerivedTypes.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_adf50671db83d2813e0d897ea2cfc9102"><div class="ttname"><a href="classllvm_1_1Function.html#adf50671db83d2813e0d897ea2cfc9102">llvm::Function::getFunctionType</a></div><div class="ttdeci">FunctionType * getFunctionType() const</div><div class="ttdoc">Returns the FunctionType for me. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00163">Function.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">llvm::AArch64ISD::TBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00176">AArch64ISelLowering.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Class to represent vector types. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00432">DerivedTypes.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a275dd3f5c958278877ed597d1c521ed4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">bool shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13058">AArch64ISelLowering.cpp:13058</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0c70100db6ddc0b37b56feb242145cf4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0c70100db6ddc0b37b56feb242145cf4">llvm::ISD::JumpTable</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00064">ISDOpcodes.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html_a4ba3a5be6c0e9b9e8a525de055836733"><div class="ttname"><a href="classllvm_1_1Instruction.html#a4ba3a5be6c0e9b9e8a525de055836733">llvm::Instruction::getModule</a></div><div class="ttdeci">const Module * getModule() const</div><div class="ttdoc">Return the module owning the function this instruction belongs to or nullptr it the function does not...</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8cpp_source.html#l00055">Instruction.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a6fa8b499e0abef24aa5d61c4ee8172d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">llvm::AArch64TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01232">AArch64ISelLowering.cpp:1232</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a210ba6b43ba451b698857dd9de71bd15"><div class="ttname"><a href="structllvm_1_1EVT.html#a210ba6b43ba451b698857dd9de71bd15">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements, bool IsScalable=false)</div><div class="ttdoc">Returns the EVT that represents a vector NumElements in length, where each element is of type VT...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00073">ValueTypes.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_afc21cf92ad41b655d26be24173440b0d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#afc21cf92ad41b655d26be24173440b0d">llvm::TargetLoweringBase::setIndexedLoadAction</a></div><div class="ttdeci">void setIndexedLoadAction(unsigned IdxMode, MVT VT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified indexed load does or does not work with the specified type and indicate w...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02034">TargetLowering.h:2034</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_aee0e58997cd08983518f051e79b855d9"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#aee0e58997cd08983518f051e79b855d9">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const</div><div class="ttdoc">Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01363">SelectionDAGNodes.h:1363</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_affed553a12fdb2f42041ea371820e01f"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#affed553a12fdb2f42041ea371820e01f">llvm::AArch64CC::getNZCVToSatisfyCondCode</a></div><div class="ttdeci">static unsigned getNZCVToSatisfyCondCode(CondCode Code)</div><div class="ttdoc">Given a condition code, return NZCV flags that would satisfy that condition. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00294">AArch64BaseInfo.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">llvm::AArch64ISD::REV64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00109">AArch64ISelLowering.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a80b305b278aa0e04f80312e15b2b6d54"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">llvm::TargetLoweringBase::isTypeLegal</a></div><div class="ttdeci">bool isTypeLegal(EVT VT) const</div><div class="ttdoc">Return true if the target has native support for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00750">TargetLowering.h:750</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af4aeb38e252532a5362ac68998d0af93"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af4aeb38e252532a5362ac68998d0af93">performTBISimplification</a></div><div class="ttdeci">static bool performTBISimplification(SDValue Addr, TargetLowering::DAGCombinerInfo &amp;DCI, SelectionDAG &amp;DAG)</div><div class="ttdoc">Simplify Addr given that the top byte of it is ignored by HW during address translation. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11592">AArch64ISelLowering.cpp:11592</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ac8d62ab64c6557893e5ae27e5cfcd5ea"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8d62ab64c6557893e5ae27e5cfcd5ea">llvm::ISD::ArgFlagsTy::getByValAlign</a></div><div class="ttdeci">unsigned getByValAlign() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00128">TargetCallingConv.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aacf23642e6d4771780ca75603341a519"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aacf23642e6d4771780ca75603341a519">llvm::TargetMachine::getCodeModel</a></div><div class="ttdeci">CodeModel::Model getCodeModel() const</div><div class="ttdoc">Returns the code model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00074">TargetMachine.cpp:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">llvm::AArch64ISD::CMLTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a86a19bdc978278a03579f8f56089bcbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a86a19bdc978278a03579f8f56089bcbc">llvm::AArch64ISD::GLD1S_IMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00234">AArch64ISelLowering.h:234</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a124ba0f5b2887879212c74a68bc230a3">llvm::ISD::SREM</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a354aae224911d4dab66e34bfa10cf5d6"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a354aae224911d4dab66e34bfa10cf5d6">llvm::SelectionDAG::getConstantFP</a></div><div class="ttdeci">SDValue getConstantFP(double Val, const SDLoc &amp;DL, EVT VT, bool isTarget=false)</div><div class="ttdoc">Create a ConstantFPSDNode wrapping a constant value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01376">SelectionDAG.cpp:1376</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a8984ead5f35e351df094e3dec88d8e5b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8984ead5f35e351df094e3dec88d8e5b">llvm::AArch64TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13203">AArch64ISelLowering.cpp:13203</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">llvm::AArch64ISD::STZG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00274">AArch64ISelLowering.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ace508ef3a3a65e611838989c4193e54e"><div class="ttname"><a href="classllvm_1_1SDNode.html#ace508ef3a3a65e611838989c4193e54e">llvm::SDNode::uses</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; uses()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00823">SelectionDAGNodes.h:823</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html">llvm::BuildVectorSDNode</a></div><div class="ttdoc">A &quot;pseudo-class&quot; with methods for operating on BUILD_VECTORs. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01916">SelectionDAGNodes.h:1916</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a78d0f198115bfe3331ab7cfcf7a40a97">llvm::ISD::SELECT</a></div><div class="ttdoc">Select(COND, TRUEVAL, FALSEVAL). </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00481">ISDOpcodes.h:481</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a035894ecbe9618f59e48813449bbfc55"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a></div><div class="ttdeci">static void changeVectorFPCCToAArch64CC(ISD::CondCode CC, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2, bool &amp;Invert)</div><div class="ttdoc">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01641">AArch64ISelLowering.cpp:1641</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3bf257bfbd279ecfad670be03b00210e"><div class="ttname"><a href="structllvm_1_1EVT.html#a3bf257bfbd279ecfad670be03b00210e">llvm::EVT::bitsLT</a></div><div class="ttdeci">bool bitsLT(EVT VT) const</div><div class="ttdoc">Return true if this has less bits than VT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00243">ValueTypes.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_ad1b0513de876d1c85cf6268ca21b2c86"><div class="ttname"><a href="classllvm_1_1APInt.html#ad1b0513de876d1c85cf6268ca21b2c86">llvm::APInt::isPowerOf2</a></div><div class="ttdeci">bool isPowerOf2() const</div><div class="ttdoc">Check if this APInt&amp;#39;s value is a power of two greater than zero. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00468">APInt.h:468</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a73d57b024abd09c15c27e89d3bea29b0"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a73d57b024abd09c15c27e89d3bea29b0">llvm::AArch64_AM::encodeAdvSIMDModImmType10</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType10(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00613">AArch64AddressingModes.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aef02f2c1bd12936a80611b134b24a47d"><div class="ttname"><a href="classllvm_1_1SDNode.html#aef02f2c1bd12936a80611b134b24a47d">llvm::SDNode::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00821">SelectionDAGNodes.h:821</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab9de6c20a1e80fbc7652fc9bc956df94">llvm::MVT::nxv2i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00151">MachineValueType.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_acfd2e840c7c480f45753b81b504ff587"><div class="ttname"><a href="namespacellvm.html#acfd2e840c7c480f45753b81b504ff587">llvm::isNullFPConstant</a></div><div class="ttdeci">bool isNullFPConstant(SDValue V)</div><div class="ttdoc">Returns true if V is an FP constant with a value of positive zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08816">SelectionDAG.cpp:8816</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2daba03291ed357d731e42824d8ba4b1"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2daba03291ed357d731e42824d8ba4b1">llvm::TargetLoweringBase::setMaximumJumpTableSize</a></div><div class="ttdeci">void setMaximumJumpTableSize(unsigned)</div><div class="ttdoc">Indicate the maximum number of entries in jump tables. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01817">TargetLoweringBase.cpp:1817</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">llvm::ISD::ZERO_EXTEND</a></div><div class="ttdoc">ZERO_EXTEND - Used for integer types, zeroing the new bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00529">ISDOpcodes.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_ae0d8a95e0be5b8b7c9e31abc8ead009d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask</a></div><div class="ttdeci">void UpdateCustomCallPreservedMask(MachineFunction &amp;MF, const uint32_t **Mask) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00154">AArch64RegisterInfo.cpp:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">llvm::AArch64ISD::LASTB</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00210">AArch64ISelLowering.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicRMWInst_html_adbf3dd67a56ac91e0d98970d31e053c0afdcdc631cf4fa6829fd7499cd06a306b"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html#adbf3dd67a56ac91e0d98970d31e053c0afdcdc631cf4fa6829fd7499cd06a306b">llvm::AtomicRMWInst::Nand</a></div><div class="ttdoc">*p = ~(old &amp; v) </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00732">Instructions.h:732</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a4b321667ee9d821362ffabd3c24d17b1">llvm::MVT::v4i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00095">MachineValueType.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilderBase_html_a7a71da01c646618b7f43d303d563b41b"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html#a7a71da01c646618b7f43d303d563b41b">llvm::IRBuilderBase::getInt8Ty</a></div><div class="ttdeci">IntegerType * getInt8Ty()</div><div class="ttdoc">Fetch the type representing an 8-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00385">IRBuilder.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a919797ac95a1d84d08e4f43eedededa4"><div class="ttname"><a href="classllvm_1_1CCState.html#a919797ac95a1d84d08e4f43eedededa4">llvm::CCState::AnalyzeCallOperands</a></div><div class="ttdeci">void AnalyzeCallOperands(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeCallOperands - Analyze the outgoing arguments to a call, incorporating info about the passed v...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00127">CallingConvLower.cpp:127</a></div></div>
<div class="ttc" id="PatternMatch_8h_html"><div class="ttname"><a href="PatternMatch_8h.html">PatternMatch.h</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a009ae136d22248354227df4e67906b46"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a009ae136d22248354227df4e67906b46">llvm::IRBuilder::CreateShl</a></div><div class="ttdeci">Value * CreateShl(Value *LHS, Value *RHS, const Twine &amp;Name=&quot;&quot;, bool HasNUW=false, bool HasNSW=false)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l01300">IRBuilder.h:1300</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">llvm::ISD::ANY_EXTEND</a></div><div class="ttdoc">ANY_EXTEND - Used for integer types. The high bits are undefined. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00532">ISDOpcodes.h:532</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a43e26f948f8ef8569ce1efb6426adab4"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a></div><div class="ttdeci">static SDValue performNVCASTCombine(SDNode *N)</div><div class="ttdoc">Get rid of unnecessary NVCASTs (that don&amp;#39;t change the type). </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12276">AArch64ISelLowering.cpp:12276</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a7ee632093c5fc25ca22faa353105aa74"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a7ee632093c5fc25ca22faa353105aa74">llvm::SelectionDAG::getGlobalAddress</a></div><div class="ttdeci">SDValue getGlobalAddress(const GlobalValue *GV, const SDLoc &amp;DL, EVT VT, int64_t offset=0, bool isTargetGA=false, unsigned TargetFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01394">SelectionDAG.cpp:1394</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html_a52104f0d6ca7bd74add63deb0cb7e2a7"><div class="ttname"><a href="classllvm_1_1CallInst.html#a52104f0d6ca7bd74add63deb0cb7e2a7">llvm::CallInst::isTailCall</a></div><div class="ttdeci">bool isTailCall() const</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01645">Instructions.h:1645</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae8f8f81d8e8d7a557d67622c05786f1d">llvm::ISD::ROTL</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00471">ISDOpcodes.h:471</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a08ab6672869d33da27a1fb4f09602dd7"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a></div><div class="ttdeci">static SDValue performMulCombine(SDNode *N, SelectionDAG &amp;DAG, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09747">AArch64ISelLowering.cpp:9747</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a52b49fd007d3e59011c1e924579f3a80"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImm64(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07460">AArch64ISelLowering.cpp:7460</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1OutputArg_html_a1917d95ba39feaf5b4a650070158e258"><div class="ttname"><a href="structllvm_1_1ISD_1_1OutputArg.html#a1917d95ba39feaf5b4a650070158e258">llvm::ISD::OutputArg::VT</a></div><div class="ttdeci">MVT VT</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00197">TargetCallingConv.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">llvm::AArch64ISD::CBNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a94d23373106467003722f7d6c17b1528"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a94d23373106467003722f7d6c17b1528">llvm::SmallVectorImpl::insert</a></div><div class="ttdeci">iterator insert(iterator I, T &amp;&amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00467">SmallVector.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">llvm::AArch64ISD::BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00170">AArch64ISelLowering.h:170</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aeffc3319657e213a530ce583603f7221">llvm::ISD::FCOPYSIGN</a></div><div class="ttdoc">FCOPYSIGN(X, Y) - Return the value of X with the sign of Y. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00366">ISDOpcodes.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a9dc196265edf73056a725bca8c47aca0"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a9dc196265edf73056a725bca8c47aca0">llvm::IRBuilder::CreatePointerCast</a></div><div class="ttdeci">Value * CreatePointerCast(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02147">IRBuilder.h:2147</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1f61c2422057e10403b2f6003543c300">llvm::ISD::SDIV</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00202">ISDOpcodes.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac56f67ff590e79d76f8ebd243e4cf442"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac56f67ff590e79d76f8ebd243e4cf442">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(in_iter in_start, in_iter in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector. </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00387">SmallVector.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a85e8a1b86fd5ae947211163016cf7b80"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a85e8a1b86fd5ae947211163016cf7b80">llvm::AArch64RegisterInfo::getWindowsStackProbePreservedMask</a></div><div class="ttdeci">const uint32_t * getWindowsStackProbePreservedMask() const</div><div class="ttdoc">Stack probing calls preserve different CSRs to the normal CC. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00192">AArch64RegisterInfo.cpp:192</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__IMM_html_a77a4e6615fbc6c2bbcf179370dbd0fa9"><div class="ttname"><a href="namespacellvm_1_1AArch64__IMM.html#a77a4e6615fbc6c2bbcf179370dbd0fa9">llvm::AArch64_IMM::expandMOVImm</a></div><div class="ttdeci">void expandMOVImm(uint64_t Imm, unsigned BitSize, SmallVectorImpl&lt; ImmInsnModel &gt; &amp;Insn)</div><div class="ttdoc">Expand a MOVi32imm or MOVi64imm pseudo instruction to one or more real move-immediate instructions to...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandImm_8cpp_source.html#l00305">AArch64ExpandImm.cpp:305</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aca66750f8ee53c16cb1f5de41009e426"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a></div><div class="ttdeci">static SDValue skipExtensionForVectorMULL(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02797">AArch64ISelLowering.cpp:2797</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="classstd_1_1conditional_1_1type_html"><div class="ttname"><a href="classstd_1_1conditional_1_1type.html">type</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aec1078d911aabd272954b9125eaee6df">llvm::ISD::CATCHRET</a></div><div class="ttdoc">CATCHRET - Represents a return from a catch block funclet. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00747">ISDOpcodes.h:747</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_abdbf7e16d7027d0bbbc9d4e8bf100840"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a></div><div class="ttdeci">static SDValue performPostLD1Combine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, bool IsLaneOp)</div><div class="ttdoc">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11488">AArch64ISelLowering.cpp:11488</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a115ffe6d615735fbe8b1bf31877565ba"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">llvm::TargetLoweringBase::AddrMode::BaseOffs</a></div><div class="ttdeci">int64_t BaseOffs</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02169">TargetLowering.h:2169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or&amp;#39;d together. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae98378a8672947382d343d75a5df3003">llvm::ISD::BlockAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00064">ISDOpcodes.h:64</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">llvm::AArch64ISD::SMINV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00153">AArch64ISelLowering.h:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">llvm::AArch64ISD::NOT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00167">AArch64ISelLowering.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a9db7472b1930619903c87129a187e77d"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a9db7472b1930619903c87129a187e77d">llvm::AArch64_AM::encodeAdvSIMDModImmType5</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType5(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00517">AArch64AddressingModes.h:517</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a665697d954db3756f083f5db4cafe5dc"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a></div><div class="ttdeci">static bool canEmitConjunction(const SDValue Val, bool &amp;CanNegate, bool &amp;MustBeFirst, bool WillNegate, unsigned Depth=0)</div><div class="ttdoc">Returns true if Val is a tree of AND/OR/SETCC operations that can be expressed as a conjunction...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01852">AArch64ISelLowering.cpp:1852</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a85c180916a0b56a2cf0168cb2fa79d44"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a85c180916a0b56a2cf0168cb2fa79d44">llvm::TargetLowering::LowerCallTo</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; LowerCallTo(CallLoweringInfo &amp;CLI) const</div><div class="ttdoc">This function lowers an abstract call to a function into an actual call. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGBuilder_8cpp_source.html#l09039">SelectionDAGBuilder.cpp:9039</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a4deaa2646ae97cfae439e7854bb16231"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a></div><div class="ttdeci">static bool isEquivalentMaskless(unsigned CC, unsigned width, ISD::LoadExtType ExtType, int AddConstant, int CompConstant)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11866">AArch64ISelLowering.cpp:11866</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00032">MachineValueType.h:32</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a13534e47159f35c97e261aac72664214"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a></div><div class="ttdeci">static SDValue performSTNT1Combine(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11268">AArch64ISelLowering.cpp:11268</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03290">AArch64ISelLowering.cpp:3290</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ac1717e7179c41697ee27038e7a3215fd"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac1717e7179c41697ee27038e7a3215fd">llvm::ISD::ArgFlagsTy::isReturned</a></div><div class="ttdeci">bool isReturned() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00107">TargetCallingConv.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">llvm::AArch64ISD::TBZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a1febf3bac2f3d7d98ec19f1ff5c385ea">llvm::ISD::SETOLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01054">ISDOpcodes.h:1054</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9bd4abfb6bf968505c7417e2b2532236"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9bd4abfb6bf968505c7417e2b2532236">llvm::TargetLoweringBase::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">virtual bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00599">TargetLowering.h:599</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a716d19ebad1927a2e8dd5fe3f951f882"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a716d19ebad1927a2e8dd5fe3f951f882">llvm::ISD::BR_JT</a></div><div class="ttdoc">BR_JT - Jumptable branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00696">ISDOpcodes.h:696</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="GetElementPtrTypeIterator_8h_html"><div class="ttname"><a href="GetElementPtrTypeIterator_8h.html">GetElementPtrTypeIterator.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00060">AArch64ISelLowering.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_ae595aa5842004f1ef2f9a093d2cd0c88"><div class="ttname"><a href="classllvm_1_1MVT.html#ae595aa5842004f1ef2f9a093d2cd0c88">llvm::MVT::all_valuetypes</a></div><div class="ttdeci">static mvt_range all_valuetypes()</div><div class="ttdoc">SimpleValueType Iteration. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01125">MachineValueType.h:1125</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a804c1960ac64628cdd1f74d7de885284"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a804c1960ac64628cdd1f74d7de885284">llvm::ISD::VACOPY</a></div><div class="ttdoc">VACOPY - VACOPY has 5 operands: an input chain, a destination pointer, a source pointer, a SRCVALUE for the destination, and a SRCVALUE for the source. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00785">ISDOpcodes.h:785</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a776852734c11ae705971ee8d39e589c6"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs</a></div><div class="ttdeci">void UpdateCustomCalleeSavedRegs(MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00085">AArch64RegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_aacafb7aecc0ecc157dd1fbaac53bae38"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#aacafb7aecc0ecc157dd1fbaac53bae38">llvm::AArch64_AM::isAdvSIMDModImmType10</a></div><div class="ttdeci">static bool isAdvSIMDModImmType10(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00593">AArch64AddressingModes.h:593</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html_a309185dacbbc2610d98ea8130927f3b3"><div class="ttname"><a href="AArch64InstrInfo_8h.html#a309185dacbbc2610d98ea8130927f3b3">FALKOR_STRIDED_ACCESS_MD</a></div><div class="ttdeci">#define FALKOR_STRIDED_ACCESS_MD</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00036">AArch64InstrInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681a5290057031a9bc71850f61e757cb940e">llvm::TargetLoweringBase::TypeWidenVector</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00133">TargetLowering.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_a92f6c66cdcfda320596faa724a82937c"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a92f6c66cdcfda320596faa724a82937c">llvm::AArch64RegisterInfo::emitReservedArgRegCallError</a></div><div class="ttdeci">void emitReservedArgRegCallError(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00235">AArch64RegisterInfo.cpp:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_abfb7ccd4fe522eb89ad8b66f2cdf0022"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#abfb7ccd4fe522eb89ad8b66f2cdf0022">llvm::AArch64_AM::encodeAdvSIMDModImmType8</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType8(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00568">AArch64AddressingModes.h:568</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1SDNodeFlags_html"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html">llvm::SDNodeFlags</a></div><div class="ttdoc">These are IR-level optimization flags that may be propagated to SDNodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00357">SelectionDAGNodes.h:357</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a80e747e8b302cf5ad8e1d5ecade1937c"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a80e747e8b302cf5ad8e1d5ecade1937c">llvm::RTLIB::getFPTOUINT</a></div><div class="ttdeci">Libcall getFPTOUINT(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getFPTOUINT - Return the FPTOUINT_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00326">TargetLoweringBase.cpp:326</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_abaf9cc57d53cc8554954965b74037ad3"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#abaf9cc57d53cc8554954965b74037ad3">llvm::ISD::ArgFlagsTy::isByVal</a></div><div class="ttdeci">bool isByVal() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00080">TargetCallingConv.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00051">CallingConv.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_afa40b0ea2c1858e1e297227cc17d77db"><div class="ttname"><a href="structllvm_1_1EVT.html#afa40b0ea2c1858e1e297227cc17d77db">llvm::EVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const</div><div class="ttdoc">Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00177">ValueTypes.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="namespacellvm_html_a582e08755c7a8d1b0bf6c5dcb765aaa8"><div class="ttname"><a href="namespacellvm.html#a582e08755c7a8d1b0bf6c5dcb765aaa8">llvm::isShiftedMask_64</a></div><div class="ttdeci">constexpr bool isShiftedMask_64(uint64_t Value)</div><div class="ttdoc">Return true if the argument contains a non-empty sequence of ones with the remainder zero (64 bit ver...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00459">MathExtras.h:459</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">llvm::AArch64ISD::STZ2G</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00276">AArch64ISelLowering.h:276</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1CallBase_html_aca384b9410a5d4b4fc14dcb2ec04525c"><div class="ttname"><a href="classllvm_1_1CallBase.html#aca384b9410a5d4b4fc14dcb2ec04525c">llvm::CallBase::getNumArgOperands</a></div><div class="ttdeci">unsigned getNumArgOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l01244">InstrTypes.h:1244</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a687c88d4217651cc56a5a4aed7c8364f"><div class="ttname"><a href="classllvm_1_1CCState.html#a687c88d4217651cc56a5a4aed7c8364f">llvm::CCState::CheckReturn</a></div><div class="ttdeci">bool CheckReturn(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">CheckReturn - Analyze the return values of a function, returning true if the return can be performed ...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00100">CallingConvLower.cpp:100</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00151">ValueTypes.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a866c29237765ff291c9503abbdca60e1">llvm::ISD::POST_INC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00989">ISDOpcodes.h:989</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab6a60676cdf39d45ae2ec66a7ea4aada"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">llvm::AArch64TargetLowering::EmitF128CSEL</a></div><div class="ttdeci">MachineBasicBlock * EmitF128CSEL(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01414">AArch64ISelLowering.cpp:1414</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_aa5a86623773ed13c55fc451727aa234f"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a></div><div class="ttdeci">static SDValue LowerXALUO(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02459">AArch64ISelLowering.cpp:2459</a></div></div>
<div class="ttc" id="namespacellvm_html_a34d93b678d192c6bca4f91ec5c918ded"><div class="ttname"><a href="namespacellvm.html#a34d93b678d192c6bca4f91ec5c918ded">llvm::CC_AArch64_Win64_CFGuard_Check</a></div><div class="ttdeci">bool CC_AArch64_Win64_CFGuard_Check(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_adfaaf8382a165653b90aedc2f7378b6f"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#adfaaf8382a165653b90aedc2f7378b6f">llvm::TargetLoweringBase::IntrinsicInfo::memVT</a></div><div class="ttdeci">EVT memVT</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00845">TargetLowering.h:845</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a6573bdc82df766157d1f225d13a527e4a3ed52d0242c2d557539eed614dbae4e7"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a6573bdc82df766157d1f225d13a527e4a3ed52d0242c2d557539eed614dbae4e7">OP_VDUP1</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l07589">ARMISelLowering.cpp:7589</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_abd8f7242df6ecb10f429c4d39403c334"><div class="ttname"><a href="classllvm_1_1Module.html#abd8f7242df6ecb10f429c4d39403c334">llvm::Module::getOrInsertGlobal</a></div><div class="ttdeci">Constant * getOrInsertGlobal(StringRef Name, Type *Ty, function_ref&lt; GlobalVariable *()&gt; CreateGlobalCallback)</div><div class="ttdoc">Look up the specified global in the module symbol table. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00204">Module.cpp:204</a></div></div>
<div class="ttc" id="namespacellvm_html_ae830c1cffeb292a38522e7a5f6ef774d"><div class="ttname"><a href="namespacellvm.html#ae830c1cffeb292a38522e7a5f6ef774d">llvm::CC_AArch64_WebKit_JS</a></div><div class="ttdeci">bool CC_AArch64_WebKit_JS(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2">llvm::ISD::AND</a></div><div class="ttdoc">Bitwise operators - logical and, logical or, logical xor. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a7b68be12c974b6b70bc86062f221a344"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a7b68be12c974b6b70bc86062f221a344">llvm::SmallVectorTemplateCommon&lt; T &gt;::data</a></div><div class="ttdeci">pointer data()</div><div class="ttdoc">Return a pointer to the vector&amp;#39;s buffer, even if empty(). </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00144">SmallVector.h:144</a></div></div>
<div class="ttc" id="classPredicate_html"><div class="ttname"><a href="classPredicate.html">Predicate</a></div></div>
<div class="ttc" id="classllvm_1_1BuildVectorSDNode_html_aa5d7b750612b9a523ddd10c10c1faa4d"><div class="ttname"><a href="classllvm_1_1BuildVectorSDNode.html#aa5d7b750612b9a523ddd10c10c1faa4d">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int</a></div><div class="ttdeci">int32_t getConstantFPSplatPow2ToLog2Int(BitVector *UndefElements, uint32_t BitWidth) const</div><div class="ttdoc">If this is a constant FP splat and the splatted constant FP is an exact power or 2, return the log base 2 integer value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09634">SelectionDAG.cpp:9634</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">llvm::AArch64ISD::MVNIshift</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00086">AArch64ISelLowering.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00250">AArch64ISelLowering.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdoc">Take an instruction from MBB &amp;#39;Other&amp;#39; at the position From, and insert it into this MBB right before &amp;#39;...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00708">MachineBasicBlock.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac6cdd6e10185124f84da0c7b4878d495"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac6cdd6e10185124f84da0c7b4878d495">llvm::SelectionDAG::getCopyFromReg</a></div><div class="ttdeci">SDValue getCopyFromReg(SDValue Chain, const SDLoc &amp;dl, unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00729">SelectionDAG.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_aaee5814b995d2e98a7061ce008846744"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">llvm::AArch64TargetLowering::getNumInterleavedAccesses</a></div><div class="ttdeci">unsigned getNumInterleavedAccesses(VectorType *VecTy, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns the number of interleaved accesses that will be generated when lowering accesses of the given...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09087">AArch64ISelLowering.cpp:9087</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a3309ab99db347b0a0bd63f859bce62a7"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a3309ab99db347b0a0bd63f859bce62a7">llvm::ConstantSDNode::isOne</a></div><div class="ttdeci">bool isOne() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01585">SelectionDAGNodes.h:1585</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_ac37cd93f2c41a818a278e99de784ba1d"><div class="ttname"><a href="classllvm_1_1APFloat.html#ac37cd93f2c41a818a278e99de784ba1d">llvm::APFloat::isPosZero</a></div><div class="ttdeci">bool isPosZero() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01178">APFloat.h:1178</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a12cee4c2b3d56608a5ab5c07143686b3"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">llvm::CCValAssign::getLocMemOffset</a></div><div class="ttdeci">unsigned getLocMemOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00151">CallingConvLower.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00267">AArch64ISelLowering.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ae854a8e8c09efe0960eaae718304b77d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">llvm::AArch64TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09464">AArch64ISelLowering.cpp:9464</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a50cc068b91154ae6f285c1f435203121"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">llvm::AArch64TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01227">AArch64ISelLowering.cpp:1227</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1354c6f8508d6cd697dc89a5d9a52dfd">llvm::ISD::SMUL_LOHI</a></div><div class="ttdoc">SMUL_LOHI/UMUL_LOHI - Multiply two integers of type iN, producing a signed/unsigned value of type i[2...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00207">ISDOpcodes.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ae37687fd3e4b8a746f795bfcd64a70e7"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ae37687fd3e4b8a746f795bfcd64a70e7">llvm::AArch64_AM::encodeAdvSIMDModImmType4</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType4(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00501">AArch64AddressingModes.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">llvm::AArch64II::MO_COFFSTUB</a></div><div class="ttdoc">MO_COFFSTUB - On a symbol operand &quot;FOO&quot;, this indicates that the reference is actually to the &quot;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00611">AArch64BaseInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00240">AArch64BaseInfo.h:240</a></div></div>
<div class="ttc" id="Value_8h_html"><div class="ttname"><a href="Value_8h.html">Value.h</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6db1f207286bd8bc6a978593a55955e9"><div class="ttname"><a href="structllvm_1_1EVT.html#a6db1f207286bd8bc6a978593a55955e9">llvm::EVT::is128BitVector</a></div><div class="ttdeci">bool is128BitVector() const</div><div class="ttdoc">Return true if this is a 128-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00182">ValueTypes.h:182</a></div></div>
<div class="ttc" id="Intrinsics_8h_html"><div class="ttname"><a href="Intrinsics_8h.html">Intrinsics.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">llvm::AArch64II::MO_DLLIMPORT</a></div><div class="ttdoc">MO_DLLIMPORT - On a symbol operand, this represents that the reference to the symbol is for an import...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00632">AArch64BaseInfo.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1a6952b1572a4ce241cc3cf45a9ab071">llvm::ISD::FPOW</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aaa59dd5ec37f21905436b354c0292d9e">llvm::ISD::SIGN_EXTEND_INREG</a></div><div class="ttdoc">SIGN_EXTEND_INREG - This operator atomically performs a SHL/SRA pair to sign extend a small value in ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00547">ISDOpcodes.h:547</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a859081e342a8a97b3648873ae3df252d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">llvm::AArch64TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13218">AArch64ISelLowering.cpp:13218</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a5255bf7eeed06d6ece0604c2282cf270">llvm::MVT::nxv2f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00197">MachineValueType.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1TypeSize_html_a19b34eca0f292025c1c34a48d93824ec"><div class="ttname"><a href="classllvm_1_1TypeSize.html#a19b34eca0f292025c1c34a48d93824ec">llvm::TypeSize::getKnownMinSize</a></div><div class="ttdeci">uint64_t getKnownMinSize() const</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00132">TypeSize.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ad42afbeb2b8bd3667fe4e05da5ab3f3c"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ad42afbeb2b8bd3667fe4e05da5ab3f3c">llvm::AArch64_AM::encodeAdvSIMDModImmType11</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType11(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00662">AArch64AddressingModes.h:662</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1VectorType_html_a8c90e6c50e795b17466482a04947690e"><div class="ttname"><a href="classllvm_1_1VectorType.html#a8c90e6c50e795b17466482a04947690e">llvm::VectorType::get</a></div><div class="ttdeci">static VectorType * get(Type *ElementType, ElementCount EC)</div><div class="ttdoc">This static method is the primary way to construct an VectorType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00614">Type.cpp:614</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269b81f007000306e3e69d0d290c2159">llvm::ISD::LOAD</a></div><div class="ttdoc">LOAD and STORE have token chains as their first operand, then the same operands as an LLVM load/store...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00672">ISDOpcodes.h:672</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_aaa53ad906b5ab134fa4da65330778782"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aaa53ad906b5ab134fa4da65330778782">llvm::TargetLoweringBase::IntrinsicInfo::ptrVal</a></div><div class="ttdeci">PointerUnion&lt; const Value *, const PseudoSourceValue * &gt; ptrVal</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00848">TargetLowering.h:848</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a9a2764d23b64e6bb68a0025d4eab6b29"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like: </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13267">AArch64ISelLowering.cpp:13267</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">llvm::AArch64ISD::SRSHR_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00121">AArch64ISelLowering.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a1ef22e535a2fc701cdafaffe74fc7490">llvm::tgtok::Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html_a38bee869ad41aebfef3de2641b12004c"><div class="ttname"><a href="classllvm_1_1BasicBlock.html#a38bee869ad41aebfef3de2641b12004c">llvm::BasicBlock::getParent</a></div><div class="ttdeci">const Function * getParent() const</div><div class="ttdoc">Return the enclosing method, or null if none. </div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00106">BasicBlock.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html_ab1895d87a9c75a8cd57f4e1b1b446d29"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html#ab1895d87a9c75a8cd57f4e1b1b446d29">llvm::ConstantPoolSDNode::getOffset</a></div><div class="ttdeci">int getOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01856">SelectionDAGNodes.h:1856</a></div></div>
<div class="ttc" id="classllvm_1_1FrameIndexSDNode_html"><div class="ttname"><a href="classllvm_1_1FrameIndexSDNode.html">llvm::FrameIndexSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01739">SelectionDAGNodes.h:1739</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">llvm::AArch64ISD::TBL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00212">AArch64ISelLowering.h:212</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a7b88feeb3710cc54997cad1540860f08"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a></div><div class="ttdeci">static bool isAddSubSExt(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02831">AArch64ISelLowering.cpp:2831</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a73b07a938dd8182363ba52719d38bf53"><div class="ttname"><a href="classllvm_1_1CCState.html#a73b07a938dd8182363ba52719d38bf53">llvm::CCState::AnalyzeReturn</a></div><div class="ttdeci">void AnalyzeReturn(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, CCAssignFn Fn)</div><div class="ttdoc">AnalyzeReturn - Analyze the returned values of a return, incorporating info about the result values i...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00114">CallingConvLower.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a644a38b5aeb6b6858bf3e17176b2f8a3"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a644a38b5aeb6b6858bf3e17176b2f8a3">llvm::SelectionDAG::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00425">SelectionDAG.h:425</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00077">MipsISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_ab991bb1444579648a165d1b134a0854d"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab991bb1444579648a165d1b134a0854d">llvm::MachineMemOperand::getFlags</a></div><div class="ttdeci">Flags getFlags() const</div><div class="ttdoc">Return the raw flags of the source value,. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00209">MachineMemOperand.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a341640d7d2de863af77af238f5a5ff94"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a341640d7d2de863af77af238f5a5ff94">llvm::TargetLoweringBase::MaxGluedStoresPerMemcpy</a></div><div class="ttdeci">unsigned MaxGluedStoresPerMemcpy</div><div class="ttdoc">Specify max number of store instructions to glue in inlined memcpy. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02887">TargetLowering.h:2887</a></div></div>
<div class="ttc" id="namespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01233">APFloat.h:1233</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a3a5053185998bdf24f3167c234915785">llvm::AArch64II::MO_PAGEOFF</a></div><div class="ttdoc">MO_PAGEOFF - A symbol operand with this flag represents the offset of that symbol within a 4K page...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00585">AArch64BaseInfo.h:585</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00630">Function.h:630</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45ac52f457c429c17250b13662a5ddd0c4a">llvm::CCValAssign::FPExt</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00051">CallingConvLower.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a7800cede44a09d00fcc61b9087c20d85"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a7800cede44a09d00fcc61b9087c20d85">llvm::TargetLoweringBase::MaxStoresPerMemmoveOptSize</a></div><div class="ttdeci">unsigned MaxStoresPerMemmoveOptSize</div><div class="ttdoc">Likewise for functions with the OptSize attribute. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02916">TargetLowering.h:2916</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a1695feb44cd6dd30c64697360f1e76d3"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1695feb44cd6dd30c64697360f1e76d3">llvm::TargetLoweringBase::MaxStoresPerMemcpyOptSize</a></div><div class="ttdeci">unsigned MaxStoresPerMemcpyOptSize</div><div class="ttdoc">Likewise for functions with the OptSize attribute. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02881">TargetLowering.h:2881</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a3befefdcd67e6a748f1a3e65e60a4dcd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">llvm::AArch64TargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilder&lt;&gt; &amp;Builder, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13102">AArch64ISelLowering.cpp:13102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa978d53d0e324539ecc141fb0d84954b"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa978d53d0e324539ecc141fb0d84954b">llvm::TargetLoweringBase::setStackPointerRegisterToSaveRestore</a></div><div class="ttdeci">void setStackPointerRegisterToSaveRestore(unsigned R)</div><div class="ttdoc">If set to a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01952">TargetLowering.h:1952</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ad53162a9cc816e1dcb3141b9b175cc36"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a></div><div class="ttdeci">static SDValue getTestBitOperand(SDValue Op, unsigned &amp;Bit, bool &amp;Invert, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12082">AArch64ISelLowering.cpp:12082</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aa61af767c51a95e2dd0dff2001168755a0e2d72cfdcc49d2d189f440b3cc31dff">llvm::TargetLoweringBase::ZeroOrOneBooleanContent</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00144">TargetLowering.h:144</a></div></div>
<div class="ttc" id="namespacellvm_html_a801ce153568c325d0456bca73ad60048"><div class="ttname"><a href="namespacellvm.html#a801ce153568c325d0456bca73ad60048">llvm::CC_AArch64_AAPCS</a></div><div class="ttdeci">bool CC_AArch64_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">llvm::AArch64ISD::MOVImsl</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00084">AArch64ISelLowering.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1VTSDNode_html_ae285495371e2346dc39ef38ba1895838"><div class="ttname"><a href="classllvm_1_1VTSDNode.html#ae285495371e2346dc39ef38ba1895838">llvm::VTSDNode::getVT</a></div><div class="ttdeci">EVT getVT() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02182">SelectionDAGNodes.h:2182</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a03ce20d2138535663fed2e0fcc5ec604"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a></div><div class="ttdeci">static bool isVShiftRImm(SDValue Op, EVT VT, bool isNarrow, int64_t &amp;Cnt)</div><div class="ttdoc">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift righ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08319">AArch64ISelLowering.cpp:8319</a></div></div>
<div class="ttc" id="namespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02a960fbd067612ca87e16d5dfdb12fe40a"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02a960fbd067612ca87e16d5dfdb12fe40a">llvm::AtomicOrdering::AcquireRelease</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a856266240556bbae90bc5ba75c156eef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">llvm::MachineBasicBlock::getBasicBlock</a></div><div class="ttdeci">const BasicBlock * getBasicBlock() const</div><div class="ttdoc">Return the LLVM basic block that this instance corresponded to originally. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00150">MachineBasicBlock.h:150</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a882ed852a717e7421c4dd8ede4908d92"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a></div><div class="ttdeci">static bool optimizeLogicalImm(SDValue Op, unsigned Size, uint64_t Imm, const APInt &amp;Demanded, TargetLowering::TargetLoweringOpt &amp;TLO, unsigned NewOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00964">AArch64ISelLowering.cpp:964</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a8b36797b46a42e7b489e47c2d009bc1d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a8b36797b46a42e7b489e47c2d009bc1d">llvm::TargetLoweringBase::setLibcallName</a></div><div class="ttdeci">void setLibcallName(RTLIB::Libcall Call, const char *Name)</div><div class="ttdoc">Rename the default libcall routine name for the specified libcall. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02615">TargetLowering.h:2615</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a77984d86d70df1f3229da7a5119652a9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a77984d86d70df1f3229da7a5119652a9">llvm::ISD::SSUBSAT</a></div><div class="ttdoc">RESULT = [US]SUBSAT(LHS, RHS) - Perform saturation subtraction on 2 integers with the same bit width ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00274">ISDOpcodes.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a29e0b1c558b350347e2652b35b26fea8"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">llvm::GlobalValue::getValueType</a></div><div class="ttdeci">Type * getValueType() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00279">GlobalValue.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab7ba1399d23ed2bdf2123d00db72cee2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">llvm::AArch64TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13281">AArch64ISelLowering.cpp:13281</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af95a8dd3a4e9b403d57b68b5cbda46e6"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a></div><div class="ttdeci">static SDValue performIntrinsicCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI, const AArch64Subtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10992">AArch64ISelLowering.cpp:10992</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31a57c3822f99653c422d5a21206adc6e42">llvm::ISD::PRE_DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00988">ISDOpcodes.h:988</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120ae13ef3bbe423ce80086f0a684fd25753"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120ae13ef3bbe423ce80086f0a684fd25753">llvm::TLSModel::LocalExec</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00046">CodeGen.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2273d9cd04ba6e4a7c1a4b28ab1aaba">llvm::ISD::STRICT_FP_ROUND</a></div><div class="ttdoc">X = STRICT_FP_ROUND(Y, TRUNC) - Rounding &amp;#39;Y&amp;#39; from a larger floating point type down to the precision ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00342">ISDOpcodes.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a9b846c126ddfbe57601a050653a45bd3">llvm::MVT::v4i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00085">MachineValueType.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa35d0a58fdded3d225d512a60aea0951">llvm::ISD::SMULO</a></div><div class="ttdoc">Same for multiplication. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00258">ISDOpcodes.h:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a824cd060277e4cb924783db572374c66"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a></div><div class="ttdeci">static SDValue replaceSplatVectorStore(SelectionDAG &amp;DAG, StoreSDNode &amp;St)</div><div class="ttdoc">Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11363">AArch64ISelLowering.cpp:11363</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">llvm::AArch64ISD::TRN1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00105">AArch64ISelLowering.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ae0010333b4e1424ce473b508d802bbbd"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ae0010333b4e1424ce473b508d802bbbd">llvm::ISD::LAST_INDEXED_MODE</a></div><div class="ttdeci">static const int LAST_INDEXED_MODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00993">ISDOpcodes.h:993</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116a420d729d2e7d056ec884c094ccdc4467">llvm::TargetLowering::C_Memory</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03859">TargetLowering.h:3859</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a2f2b90f6238b8dd8ffd39ec6b05f5772"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a2f2b90f6238b8dd8ffd39ec6b05f5772">llvm::IRBuilder::CreateCall</a></div><div class="ttdeci">CallInst * CreateCall(FunctionType *FTy, Value *Callee, ArrayRef&lt; Value *&gt; Args=None, const Twine &amp;Name=&quot;&quot;, MDNode *FPMathTag=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02419">IRBuilder.h:2419</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a2af129f2eeb16ebc7c0f2317083373cb">llvm::MVT::v4i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00074">MachineValueType.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab85e6fcf7b8d3785c437808d101bd14f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">llvm::AArch64TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">bool needsFixedCatchObjects() const override</div><div class="ttdoc">Used for exception handling on Win64. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13384">AArch64ISelLowering.cpp:13384</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01149">SelectionDAGNodes.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346afc42112802f9a977b252d66e6eea830c">llvm::MVT::v4f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00121">MachineValueType.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6ba8fc92ee5081d3e533cb5322f74f29">llvm::ISD::FSINCOS</a></div><div class="ttdoc">FSINCOS - Compute both fsin and fcos as a single operation. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00666">ISDOpcodes.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a64932427432abeb61241e98bea167580"><div class="ttname"><a href="classllvm_1_1SDValue.html#a64932427432abeb61241e98bea167580">llvm::SDValue::getValue</a></div><div class="ttdeci">SDValue getValue(unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00158">SelectionDAGNodes.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a96f0f8971f93522080cecc62242d57ef"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">llvm::AArch64TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13032">AArch64ISelLowering.cpp:13032</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterInfo_html_aa26bfc77e6ce2219491ef73aa43041af"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa26bfc77e6ce2219491ef73aa43041af">llvm::AArch64RegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00146">AArch64RegisterInfo.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a40e9675119de3bcd2fd05b549994a17d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a40e9675119de3bcd2fd05b549994a17d">llvm::TargetLoweringBase::getSDagStackGuard</a></div><div class="ttdeci">virtual Value * getSDagStackGuard(const Module &amp;M) const</div><div class="ttdoc">Return the variable that&amp;#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01793">TargetLoweringBase.cpp:1793</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aefbee33131c130f8f691c9a482f5fc40"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aefbee33131c130f8f691c9a482f5fc40">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a></div><div class="ttdeci">unsigned MaxStoresPerMemcpy</div><div class="ttdoc">Specify maximum number of store instructions per memcpy call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02879">TargetLowering.h:2879</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_af493092261037debb1fad82108301fdf"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">llvm::AArch64TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that&amp;#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13238">AArch64ISelLowering.cpp:13238</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a2740493172a4ce246941c8cff95e0f83">llvm::CallingConv::Swift</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00073">CallingConv.h:73</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110af23301e60475124fd80a2cb51f6ba863">llvm::ISD::AssertZext</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00058">ISDOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">llvm::AArch64ISD::FCMEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00130">AArch64ISelLowering.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">llvm::AArch64ISD::EXT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00110">AArch64ISelLowering.h:110</a></div></div>
<div class="ttc" id="structAArch64SetCCInfo_html_ae7a462ef9b902a7483914738eb471101"><div class="ttname"><a href="structAArch64SetCCInfo.html#ae7a462ef9b902a7483914738eb471101">AArch64SetCCInfo::CC</a></div><div class="ttdeci">AArch64CC::CondCode CC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10543">AArch64ISelLowering.cpp:10543</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">llvm::AArch64ISD::FRSQRTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00200">AArch64ISelLowering.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">llvm::AArch64ISD::UUNPKLO</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00205">AArch64ISelLowering.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a0b2ca98dc28c61793ff5c90d23e5f14e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0b2ca98dc28c61793ff5c90d23e5f14e">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::lookup</a></div><div class="ttdeci">ValueT lookup(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">lookup - Return the entry for the specified key, or a default constructed value if no such entry exis...</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00185">DenseMap.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a3d02e6bd37e0308649c8dadbde629302"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a3d02e6bd37e0308649c8dadbde629302">llvm::IRBuilder::CreatePtrToInt</a></div><div class="ttdeci">Value * CreatePtrToInt(Value *V, Type *DestTy, const Twine &amp;Name=&quot;&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l02091">IRBuilder.h:2091</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a7d26e2f2179b5a8a53381f8046e9d117"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a7d26e2f2179b5a8a53381f8046e9d117">llvm::SelectionDAG::getConstant</a></div><div class="ttdeci">SDValue getConstant(uint64_t Val, const SDLoc &amp;DL, EVT VT, bool isTarget=false, bool isOpaque=false)</div><div class="ttdoc">Create a ConstantSDNode wrapping a constant value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01221">SelectionDAG.cpp:1221</a></div></div>
<div class="ttc" id="IRBuilder_8h_html"><div class="ttname"><a href="IRBuilder_8h.html">IRBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00044">MachineValueType.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346aa1165fae12a10736acac91a8432de2b8">llvm::MVT::nxv2i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00179">MachineValueType.h:179</a></div></div>
<div class="ttc" id="namespacellvm_html_a09143d946f7d94cb279828e088c50d19"><div class="ttname"><a href="namespacellvm.html#a09143d946f7d94cb279828e088c50d19">llvm::CC_AArch64_GHC</a></div><div class="ttdeci">bool CC_AArch64_GHC(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_adad7a0d033d31d6b02d1dcc33a455c9c"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#adad7a0d033d31d6b02d1dcc33a455c9c">llvm::AArch64Subtarget::hasFPARMv8</a></div><div class="ttdeci">bool hasFPARMv8() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00310">AArch64Subtarget.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a6b6e1593f20bacc0f43b1254988ddd18"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a6b6e1593f20bacc0f43b1254988ddd18">llvm::AArch64FunctionInfo::setBytesInStackArgArea</a></div><div class="ttdeci">void setBytesInStackArgArea(unsigned bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00142">AArch64MachineFunctionInfo.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aad7ff2d7a7c03a214dda559fac717cd99">llvm::TargetLoweringBase::Legal</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00116">TargetLowering.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a11ba84d43a1ba5d6c1e1c645d34a0dd9"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a11ba84d43a1ba5d6c1e1c645d34a0dd9">llvm::RTLIB::getSINTTOFP</a></div><div class="ttdeci">Libcall getSINTTOFP(EVT OpVT, EVT RetVT)</div><div class="ttdoc">getSINTTOFP - Return the SINTTOFP_*_* value for the given types, or UNKNOWN_LIBCALL if there is none...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00368">TargetLoweringBase.cpp:368</a></div></div>
<div class="ttc" id="namespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a07dddcff2886a2b840f993f7ce17dd28"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a07dddcff2886a2b840f993f7ce17dd28">llvm::CCValAssign::isRegLoc</a></div><div class="ttdeci">bool isRegLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00145">CallingConvLower.h:145</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0670f21ebeafbaab3f4b34c8140b8dc8"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a></div><div class="ttdeci">static SDValue replaceZeroVectorStore(SelectionDAG &amp;DAG, StoreSDNode &amp;St)</div><div class="ttdoc">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11300">AArch64ISelLowering.cpp:11300</a></div></div>
<div class="ttc" id="classllvm_1_1LoadInst_html_a161c2db145827f4e181e7fe662b53a81"><div class="ttname"><a href="classllvm_1_1LoadInst.html#a161c2db145827f4e181e7fe662b53a81">llvm::LoadInst::getPointerAddressSpace</a></div><div class="ttdeci">unsigned getPointerAddressSpace() const</div><div class="ttdoc">Returns the address space of the pointer operand. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7c8aa148dc4bee3fc230a5db79d51f8c"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7c8aa148dc4bee3fc230a5db79d51f8c">llvm::MemSDNode::getPointerInfo</a></div><div class="ttdeci">const MachinePointerInfo &amp; getPointerInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01369">SelectionDAGNodes.h:1369</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_a9e1275977d8794200b67e821a6cbd36c"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#a9e1275977d8794200b67e821a6cbd36c">llvm::TargetLoweringBase::IntrinsicInfo::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00850">TargetLowering.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_a26aa3deb7a19b0fc56efcc6d3f525d5e"><div class="ttname"><a href="classllvm_1_1Optional.html#a26aa3deb7a19b0fc56efcc6d3f525d5e">llvm::Optional::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00251">Optional.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a59137b132e07516767761d5decf7e252"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a59137b132e07516767761d5decf7e252">llvm::AArch64Subtarget::isTargetILP32</a></div><div class="ttdeci">bool isTargetILP32() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00418">AArch64Subtarget.h:418</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9f1f5ff950ffae793a3925dc1afab754"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9f1f5ff950ffae793a3925dc1afab754">llvm::SelectionDAG::getMemIntrinsicNode</a></div><div class="ttdeci">SDValue getMemIntrinsicNode(unsigned Opcode, const SDLoc &amp;dl, SDVTList VTList, ArrayRef&lt; SDValue &gt; Ops, EVT MemVT, MachinePointerInfo PtrInfo, unsigned Align=0, MachineMemOperand::Flags Flags=MachineMemOperand::MOLoad|MachineMemOperand::MOStore, uint64_t Size=0, const AAMDNodes &amp;AAInfo=AAMDNodes())</div><div class="ttdoc">Creates a MemIntrinsicNode that may produce a result and takes a list of operands. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l06663">SelectionDAG.cpp:6663</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">llvm::AArch64ISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00031">AArch64ISelLowering.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ad37b1f031f487d6e69553ec06518c219"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">llvm::AArch64TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09441">AArch64ISelLowering.cpp:9441</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a5e9e1c0dd93557be1b4ad72860f3cbdaabc549945f13bb5d5f5b80c550d2b92f5"><div class="ttname"><a href="classllvm_1_1Type.html#a5e9e1c0dd93557be1b4ad72860f3cbdaabc549945f13bb5d5f5b80c550d2b92f5">llvm::Type::DoubleTyID</a></div><div class="ttdoc">3: 64-bit floating point type </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00060">Type.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5">llvm::ISD::CONCAT_VECTORS</a></div><div class="ttdoc">CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00399">ISDOpcodes.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ad5386f4196a9eab5701c451469f2e20e"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ad5386f4196a9eab5701c451469f2e20e">llvm::SelectionDAG::MaskedValueIsZero</a></div><div class="ttdeci">bool MaskedValueIsZero(SDValue Op, const APInt &amp;Mask, unsigned Depth=0) const</div><div class="ttdoc">Return true if &amp;#39;Op &amp; Mask&amp;#39; is known to be zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02254">SelectionDAG.cpp:2254</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a68014623710f7a44c808cd412236d6a1">llvm::ISD::FRINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03269">TargetLowering.h:3269</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4336c27826676e1ef61383cafa999219">llvm::ISD::FFLOOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af1b2e1e6ac9ea6e649a0d04f96170863"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">llvm::AttributeList::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Equivalent to hasAttribute(AttributeList::FunctionIndex, Kind) but may be faster. ...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01314">Attributes.cpp:1314</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a80ebe2acf36317f888422a345e90ba87"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a80ebe2acf36317f888422a345e90ba87">llvm::TargetLoweringBase::EnableExtLdPromotion</a></div><div class="ttdeci">bool EnableExtLdPromotion</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02923">TargetLowering.h:2923</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00264">AArch64ISelLowering.h:264</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84a2985b9c595be648a72a6dd08268c2218">llvm::TargetLoweringBase::AtomicExpansionKind::LLSC</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ed8e1dc0db59ab2a071da53ee794759">llvm::ISD::SRL_PARTS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00517">ISDOpcodes.h:517</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a3f8227288993442d6f4a0bb234c9bc5b">llvm::CallingConv::CFGuard_Check</a></div><div class="ttdoc">Special calling convention on Windows for calling the Control Guard Check ICall funtion. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00087">CallingConv.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_af4c0db6d503e0ba3b8e44067023ffbba"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#af4c0db6d503e0ba3b8e44067023ffbba">llvm::MachineFunction::insert</a></div><div class="ttdeci">void insert(iterator MBBI, MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00670">MachineFunction.h:670</a></div></div>
<div class="ttc" id="namespacellvm_html_af8b512107b41f4ccaf001e31218135c3"><div class="ttname"><a href="namespacellvm.html#af8b512107b41f4ccaf001e31218135c3">llvm::isAllOnesConstant</a></div><div class="ttdeci">bool isAllOnesConstant(SDValue V)</div><div class="ttdoc">Returns true if V is an integer constant with all bits set. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08821">SelectionDAG.cpp:8821</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acb59cbd8f4a8c1cf820b2b540aebdac1"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acb59cbd8f4a8c1cf820b2b540aebdac1">llvm::SelectionDAG::getFrameIndex</a></div><div class="ttdeci">SDValue getFrameIndex(int FI, EVT VT, bool isTarget=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01427">SelectionDAG.cpp:1427</a></div></div>
<div class="ttc" id="namespacellvm_html_ab9c9fb92464f96c0e0f326d624e82eab"><div class="ttname"><a href="namespacellvm.html#ab9c9fb92464f96c0e0f326d624e82eab">llvm::isAsynchronousEHPersonality</a></div><div class="ttdeci">bool isAsynchronousEHPersonality(EHPersonality Pers)</div><div class="ttdoc">Returns true if this personality function catches asynchronous exceptions. </div><div class="ttdef"><b>Definition:</b> <a href="EHPersonalities_8h_source.html#l00049">EHPersonalities.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00125">TargetLowering.h:125</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a84b22e9412602b7ac342d65a53308f17"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a></div><div class="ttdeci">static AArch64CC::CondCode changeIntCCToAArch64CC(ISD::CondCode CC)</div><div class="ttdoc">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01520">AArch64ISelLowering.cpp:1520</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a6d130f00c409a0a59aa8dd35a97569a0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6d130f00c409a0a59aa8dd35a97569a0">llvm::AArch64TargetLowering::getMMOFlags</a></div><div class="ttdeci">MachineMemOperand::Flags getMMOFlags(const Instruction &amp;I) const override</div><div class="ttdoc">This callback is used to inspect load/store instructions and add target-specific MachineMemOperand fl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09093">AArch64ISelLowering.cpp:9093</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html_aeb0f4bf22b11e028d655031789f4c3f4"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html#aeb0f4bf22b11e028d655031789f4c3f4">llvm::TargetLoweringBase::IntrinsicInfo::opc</a></div><div class="ttdeci">unsigned opc</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00844">TargetLowering.h:844</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a0d5f95075554b414bb1d785124a656e2"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a0d5f95075554b414bb1d785124a656e2">isSetCC</a></div><div class="ttdeci">static bool isSetCC(SDValue Op, SetCCInfoAndKind &amp;SetCCInfo)</div><div class="ttdoc">Check whether or not Op is a SET_CC operation, either a generic or an AArch64 lowered one...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10566">AArch64ISelLowering.cpp:10566</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a81b01652144140bfb79c6ffdaff923f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">llvm::MachineFrameInfo::setReturnAddressIsTaken</a></div><div class="ttdeci">void setReturnAddressIsTaken(bool s)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00372">MachineFrameInfo.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a8fa755c97dd05afc49a31a86d1b34654"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a8fa755c97dd05afc49a31a86d1b34654">llvm::MVT::nxv4f16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00189">MachineValueType.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a205e757ebb66d5477f9ec152d6adcf8b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">llvm::AArch64TargetLowering::getVaListSizeInBits</a></div><div class="ttdeci">unsigned getVaListSizeInBits(const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns the size of the platform&amp;#39;s va_list object. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13371">AArch64ISelLowering.cpp:13371</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">llvm::AArch64ISD::UQSHL_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00119">AArch64ISelLowering.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a1ae307f415a8989475e3f7ddd6eefc8b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">llvm::MachineFrameInfo::CreateStackObject</a></div><div class="ttdeci">int CreateStackObject(uint64_t Size, Align Alignment, bool isSpillSlot, const AllocaInst *Alloca=nullptr, uint8_t ID=0)</div><div class="ttdoc">Create a new statically sized stack object, returning a nonnegative identifier to represent it...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00050">MachineFrameInfo.cpp:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">llvm::AArch64ISD::CMLEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a07c17f2295b46112e5f9403c1f54b214"><div class="ttname"><a href="structllvm_1_1EVT.html#a07c17f2295b46112e5f9403c1f54b214">llvm::EVT::getScalarSizeInBits</a></div><div class="ttdeci">TypeSize getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00304">ValueTypes.h:304</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_af2a24aed2ba5d4f9c8db9904df6fa635"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#af2a24aed2ba5d4f9c8db9904df6fa635">llvm::TargetLoweringBase::setSchedulingPreference</a></div><div class="ttdeci">void setSchedulingPreference(Sched::Preference Pref)</div><div class="ttdoc">Specify the target scheduling preference. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01939">TargetLowering.h:1939</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_aa70144cee705b3f0db7f53ff3bf004e9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">llvm::MachinePointerInfo::getGOT</a></div><div class="ttdeci">static MachinePointerInfo getGOT(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a GOT entry. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00993">MachineOperand.cpp:993</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">llvm::AArch64ISD::URSHR_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00122">AArch64ISelLowering.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a0fbf01eb21c5bbdac5ec8e8b6e33deca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0fbf01eb21c5bbdac5ec8e8b6e33deca">llvm::AArch64TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09374">AArch64ISelLowering.cpp:9374</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">llvm::AArch64ISD::CLASTB_N</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00208">AArch64ISelLowering.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_ae6a632a82fb9e13195196a15fa87eb46"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#ae6a632a82fb9e13195196a15fa87eb46">llvm::ShuffleVectorSDNode::getMask</a></div><div class="ttdeci">ArrayRef&lt; int &gt; getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01518">SelectionDAGNodes.h:1518</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a6f77e4e800ba4dffd63e8ddb330062aa"><div class="ttname"><a href="classllvm_1_1Function.html#a6f77e4e800ba4dffd63e8ddb330062aa">llvm::Function::getPersonalityFn</a></div><div class="ttdeci">Constant * getPersonalityFn() const</div><div class="ttdoc">Get the personality function associated with this function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l01484">Function.cpp:1484</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a90cd0589eba5e5112a68717f122f1fbe"><div class="ttname"><a href="classllvm_1_1SDNode.html#a90cd0589eba5e5112a68717f122f1fbe">llvm::SDNode::getConstantOperandVal</a></div><div class="ttdeci">uint64_t getConstantOperandVal(unsigned Num) const</div><div class="ttdoc">Helper method returns the integer value of a ConstantSDNode operand. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01597">SelectionDAGNodes.h:1597</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a293ca68b3b2ce80eef991de822822254">llvm::ISD::FMA</a></div><div class="ttdoc">FMA - Perform a * b + c with no intermediate rounding step. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00356">ISDOpcodes.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">llvm::ISD::VECREDUCE_ADD</a></div><div class="ttdoc">Integer reductions may have a result type larger than the vector element type. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00937">ISDOpcodes.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_a9268086dd9d1ba4e60cfe872dde5c173"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#a9268086dd9d1ba4e60cfe872dde5c173">llvm::SelectionDAG::getRegister</a></div><div class="ttdeci">SDValue getRegister(unsigned Reg, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01790">SelectionDAG.cpp:1790</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">llvm::AArch64ISD::UMAXV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00159">AArch64ISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_ac476ca9c302b9ba8d47ea7b02f6149f5"><div class="ttname"><a href="classllvm_1_1SDValue.html#ac476ca9c302b9ba8d47ea7b02f6149f5">llvm::SDValue::getResNo</a></div><div class="ttdeci">unsigned getResNo() const</div><div class="ttdoc">get the index which selects a specific result in the SDNode </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00135">SelectionDAGNodes.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a92febb83e6ba116eb7aae8e7e3f70cc1">llvm::ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00448">ISDOpcodes.h:448</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00249">AArch64ISelLowering.h:249</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aae7e97fa59261cc890aa2359971adfd4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aae7e97fa59261cc890aa2359971adfd4">llvm::SelectionDAG::getAnyExtOrTrunc</a></div><div class="ttdeci">SDValue getAnyExtOrTrunc(SDValue Op, const SDLoc &amp;DL, EVT VT)</div><div class="ttdoc">Convert Op, which must be of integer type, to the integer type VT, by either any-extending or truncat...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01142">SelectionDAG.cpp:1142</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a323856d66e2d8b1f74e528e3f9fe804d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a323856d66e2d8b1f74e528e3f9fe804d">llvm::ISD::VECREDUCE_FMAX</a></div><div class="ttdoc">FMIN/FMAX nodes can have flags, for NaN/NoNaN variants. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00933">ISDOpcodes.h:933</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">llvm::AArch64ISD::CLASTA_N</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00207">AArch64ISelLowering.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ae3d1acb736016d92ec470470f1c26065">llvm::MVT::v16i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00076">MachineValueType.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a07e9067b95ae52ee880a08c7d132fd56"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a07e9067b95ae52ee880a08c7d132fd56">llvm::TargetLoweringBase::finalizeLowering</a></div><div class="ttdeci">virtual void finalizeLowering(MachineFunction &amp;MF) const</div><div class="ttdoc">Execute target specific actions to finalize target lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l02005">TargetLoweringBase.cpp:2005</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a39505e1fb9837807a81c02bd1eef7418"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a39505e1fb9837807a81c02bd1eef7418">llvm::AArch64Subtarget::getInstrInfo</a></div><div class="ttdeci">const AArch64InstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00258">AArch64Subtarget.h:258</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a5cc79d910ff0fc7b422504d298d33e27"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a5cc79d910ff0fc7b422504d298d33e27">ReplaceBITCASTResults</a></div><div class="ttdeci">static void ReplaceBITCASTResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12797">AArch64ISelLowering.cpp:12797</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">llvm::AArch64ISD::FCMLTz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00144">AArch64ISelLowering.h:144</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a6f2db4dd37c9d8a3544e4cad4a2aac49"><div class="ttname"><a href="structllvm_1_1EVT.html#a6f2db4dd37c9d8a3544e4cad4a2aac49">llvm::EVT::changeTypeToInteger</a></div><div class="ttdeci">EVT changeTypeToInteger()</div><div class="ttdoc">Return the type converted to an equivalently sized integer or vector with integer element type...</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00115">ValueTypes.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_af3e31a71f6d0e55d41956d5b20ed7989"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#af3e31a71f6d0e55d41956d5b20ed7989">llvm::TargetLoweringBase::insertSSPDeclarations</a></div><div class="ttdeci">virtual void insertSSPDeclarations(Module &amp;M) const</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l01784">TargetLoweringBase.cpp:1784</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a86775f3d85d98a31b2751e1eb348ea"><div class="ttname"><a href="namespacellvm.html#a1a86775f3d85d98a31b2751e1eb348ea">llvm::isNullConstant</a></div><div class="ttdeci">bool isNullConstant(SDValue V)</div><div class="ttdoc">Returns true if V is a constant integer zero. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08811">SelectionDAG.cpp:8811</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab8ba6b05ad4fa7517f2e23b26f84ae1b"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab8ba6b05ad4fa7517f2e23b26f84ae1b">llvm::SelectionDAG::getValueType</a></div><div class="ttdeci">SDValue getValueType(EVT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l01546">SelectionDAG.cpp:1546</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00260">AArch64ISelLowering.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a30f3f5dc999b1dda8f20ff2242ea285a"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a30f3f5dc999b1dda8f20ff2242ea285a">llvm::TargetLowering::makeLibCall</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; makeLibCall(SelectionDAG &amp;DAG, RTLIB::Libcall LC, EVT RetVT, ArrayRef&lt; SDValue &gt; Ops, MakeLibCallOptions CallOptions, const SDLoc &amp;dl, SDValue Chain=SDValue()) const</div><div class="ttdoc">Returns a pair of (return value, chain). </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l00126">TargetLowering.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_afdc2bca4292fea01c7929bcf78483daa"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">llvm::AArch64TargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilder&lt;&gt; &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13147">AArch64ISelLowering.cpp:13147</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac82d37f93ae4420659acdd03f79b15e0">llvm::ISD::FLOG</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab1cfdce38915d998074cf27a5ec3f074"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab1cfdce38915d998074cf27a5ec3f074">llvm::AArch64CC::FIRST_ACTIVE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00257">AArch64BaseInfo.h:257</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a8488e7918427cbc59c4216e0249bc8ee"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a></div><div class="ttdeci">static bool getVShiftImm(SDValue Op, unsigned ElementBits, int64_t &amp;Cnt)</div><div class="ttdoc">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift oper...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08288">AArch64ISelLowering.cpp:8288</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110adfe32beaa596a1512b17e66b46e773ed"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adfe32beaa596a1512b17e66b46e773ed">llvm::ISD::VASTART</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00789">ISDOpcodes.h:789</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a691a4c9004e9bd04d1c0bebc5df57443"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a691a4c9004e9bd04d1c0bebc5df57443">llvm::ISD::PREFETCH</a></div><div class="ttdoc">PREFETCH - This corresponds to a prefetch intrinsic. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00837">ISDOpcodes.h:837</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a891dda15d41a73d2aa5ec27720757dce"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a891dda15d41a73d2aa5ec27720757dce">llvm::AArch64ISD::SST1_IMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00242">AArch64ISelLowering.h:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">llvm::AArch64ISD::SUNPKHI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00202">AArch64ISelLowering.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">llvm::AArch64ISD::FRSQRTS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00200">AArch64ISelLowering.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_aa83e0455dcd3f0feb08e08ebb0a18db0"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#aa83e0455dcd3f0feb08e08ebb0a18db0">llvm::SelectionDAG::getMaskedStore</a></div><div class="ttdeci">SDValue getMaskedStore(SDValue Chain, const SDLoc &amp;dl, SDValue Val, SDValue Base, SDValue Offset, SDValue Mask, EVT MemVT, MachineMemOperand *MMO, ISD::MemIndexedMode AM, bool IsTruncating=false, bool IsCompressing=false)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07110">SelectionDAG.cpp:7110</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a6c49319d93381e455f0138e221896629"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a></div><div class="ttdeci">static bool isExtendedBUILD_VECTOR(SDNode *N, SelectionDAG &amp;DAG, bool isSigned)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02771">AArch64ISelLowering.cpp:2771</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_ad29680b0f3d0427cab5a32e727f9f11a"><div class="ttname"><a href="classllvm_1_1SDNode.html#ad29680b0f3d0427cab5a32e727f9f11a">llvm::SDNode::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdoc">Return true if the type of the node type undefined. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00686">SelectionDAGNodes.h:686</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_ab8512586d0b4ed30ba87cc919f0cfec5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">llvm::AArch64TargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05986">AArch64ISelLowering.cpp:5986</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">llvm::AArch64ISD::SQSHL_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00118">AArch64ISelLowering.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1IRBuilder_html_a791f659bc62d2c5785b08e84dfe2b29f"><div class="ttname"><a href="classllvm_1_1IRBuilder.html#a791f659bc62d2c5785b08e84dfe2b29f">llvm::IRBuilder::CreateLShr</a></div><div class="ttdeci">Value * CreateLShr(Value *LHS, Value *RHS, const Twine &amp;Name=&quot;&quot;, bool isExact=false)</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l01321">IRBuilder.h:1321</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a84bb66973746f769109266358c463c68"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00411">AArch64ISelLowering.h:411</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07a292be4a9782030bfad637581d25a5897">llvm::ISD::SETUGT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01059">ISDOpcodes.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a802353221ba95e0fb06ef5e38dd79192">llvm::MVT::v2i16</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00083">MachineValueType.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ac630ccda26fea2f45afa3fb89bc1a8f4"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac630ccda26fea2f45afa3fb89bc1a8f4">llvm::SelectionDAG::ReplaceAllUsesOfValueWith</a></div><div class="ttdeci">void ReplaceAllUsesOfValueWith(SDValue From, SDValue To)</div><div class="ttdoc">Replace any uses of From with To, leaving uses of other values produced by From.getNode() alone...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08455">SelectionDAG.cpp:8455</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00261">AArch64ISelLowering.h:261</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a160343b7fa018c1a0c58696aeaffab1e"><div class="ttname"><a href="classllvm_1_1MVT.html#a160343b7fa018c1a0c58696aeaffab1e">llvm::MVT::fixedlen_vector_valuetypes</a></div><div class="ttdeci">static mvt_range fixedlen_vector_valuetypes()</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01144">MachineValueType.h:1144</a></div></div>
<div class="ttc" id="classllvm_1_1SequentialType_html_aaf7e4d8bee1318b8352709934e19bb64"><div class="ttname"><a href="classllvm_1_1SequentialType.html#aaf7e4d8bee1318b8352709934e19bb64">llvm::SequentialType::getElementType</a></div><div class="ttdeci">Type * getElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00399">DerivedTypes.h:399</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ac5ce09c231d7ca9cfe90971a604cafce"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a></div><div class="ttdeci">static PredicateConstraint parsePredicateConstraint(StringRef Constraint)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06180">AArch64ISelLowering.cpp:6180</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a5a887b26a707f64e1188ebb84e3f2e30"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a5a887b26a707f64e1188ebb84e3f2e30">llvm::AArch64FunctionInfo::getVarArgsFPRIndex</a></div><div class="ttdeci">int getVarArgsFPRIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00261">AArch64MachineFunctionInfo.h:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">llvm::AArch64ISD::ADCS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00058">AArch64ISelLowering.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a558dc710055f9d60cc3c0893bc29a72d">llvm::ISD::FLOG2</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a3a402430a1bbe70a9282dcb0e0b6a2cd"><div class="ttname"><a href="classllvm_1_1Value.html#a3a402430a1bbe70a9282dcb0e0b6a2cd">llvm::Value::hasOneUse</a></div><div class="ttdeci">bool hasOneUse() const</div><div class="ttdoc">Return true if there is exactly one user of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00433">Value.h:433</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_a2f877286c09d06ac6b9c5534736433d9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">llvm::MachinePointerInfo::getStack</a></div><div class="ttdeci">static MachinePointerInfo getStack(MachineFunction &amp;MF, int64_t Offset, uint8_t ID=0)</div><div class="ttdoc">Stack pointer relative access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00997">MachineOperand.cpp:997</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">llvm::AArch64ISD::CMGE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00126">AArch64ISelLowering.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a6679390af5f13129fe71bec86fd82e27"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a6679390af5f13129fe71bec86fd82e27">LowerSVEIntReduction</a></div><div class="ttdeci">static SDValue LowerSVEIntReduction(SDNode *N, unsigned Opc, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10844">AArch64ISelLowering.cpp:10844</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">llvm::AArch64II::MO_NC</a></div><div class="ttdoc">MO_NC - Indicates whether the linker is expected to check the symbol reference for overflow...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00621">AArch64BaseInfo.h:621</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">llvm::ISD::SETCC</a></div><div class="ttdoc">SetCC operator - This evaluates to a true value iff the condition is true. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00504">ISDOpcodes.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a94825933fbeecbda802a1c22c46a524d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">llvm::AArch64TargetLowering::ReconstructShuffle</a></div><div class="ttdeci">SDValue ReconstructShuffle(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06538">AArch64ISelLowering.cpp:6538</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01114">APFloat.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a9830bda9bf50bfdab4c10954cc6fb1ac"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a9830bda9bf50bfdab4c10954cc6fb1ac">llvm::TargetLoweringBase::MaxStoresPerMemset</a></div><div class="ttdeci">unsigned MaxStoresPerMemset</div><div class="ttdoc">Specify maximum number of store instructions per memset call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02864">TargetLowering.h:2864</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a73f853223199cac7a15bf2906c74dd3f"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a73f853223199cac7a15bf2906c74dd3f">llvm::AArch64_AM::encodeAdvSIMDModImmType9</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType9(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00579">AArch64AddressingModes.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a67f472063b7db365d0b5da597871e03d"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a67f472063b7db365d0b5da597871e03d">llvm::TargetLoweringBase::MaxStoresPerMemsetOptSize</a></div><div class="ttdeci">unsigned MaxStoresPerMemsetOptSize</div><div class="ttdoc">Likewise for functions with the OptSize attribute. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02866">TargetLowering.h:2866</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07ab49f81c2ecbbff3d0fbe55dd46353774">llvm::ISD::SETLE</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01071">ISDOpcodes.h:1071</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a016f7b15a2e335153beb2421ac622ce5"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a></div><div class="ttdeci">static bool isConcatMask(ArrayRef&lt; int &gt; Mask, EVT VT, bool SplitLHS)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06982">AArch64ISelLowering.cpp:6982</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a1749fedeab78f694e83d8e6672b40a3b"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a></div><div class="ttdeci">static bool areExtractShuffleVectors(Value *Op1, Value *Op2)</div><div class="ttdoc">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08971">AArch64ISelLowering.cpp:8971</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_ad56db6bd1cb03dacae870fc6777f6838"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#ad56db6bd1cb03dacae870fc6777f6838">llvm::AArch64_AM::isAdvSIMDModImmType11</a></div><div class="ttdeci">static bool isAdvSIMDModImmType11(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00655">AArch64AddressingModes.h:655</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">llvm::AArch64ISD::FCMLEz</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00143">AArch64ISelLowering.h:143</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_acf82847f1e6fae251ba4183cffd4a3d5"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#acf82847f1e6fae251ba4183cffd4a3d5">llvm::SelectionDAG::computeKnownBits</a></div><div class="ttdeci">KnownBits computeKnownBits(SDValue Op, unsigned Depth=0) const</div><div class="ttdoc">Determine which bits of Op are known to be either zero or one and return them in Known. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l02489">SelectionDAG.cpp:2489</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a04e4c3b330e658709aeaae4b96e6980e"><div class="ttname"><a href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">llvm::LLT::vector</a></div><div class="ttdeci">static LLT vector(uint16_t NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level vector of some number of elements and element width. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00057">LowLevelTypeImpl.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a31f0af1863185f14e91278f7d567ae81">llvm::MVT::v8i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00075">MachineValueType.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1TargetLoweringOpt_html_a15f606b1ca13c24d23039809f667daeb"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html#a15f606b1ca13c24d23039809f667daeb">llvm::TargetLowering::TargetLoweringOpt::DAG</a></div><div class="ttdeci">SelectionDAG &amp; DAG</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03067">TargetLowering.h:3067</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a22264d2e17fa86a9d507843efc39773f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f">llvm::AArch64TargetLowering::hasPairedLoad</a></div><div class="ttdeci">bool hasPairedLoad(EVT LoadedType, unsigned &amp;RequiredAligment) const override</div><div class="ttdoc">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09073">AArch64ISelLowering.cpp:9073</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28ab620924321db413fcc748afe522c2303">llvm::AArch64CC::LO</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00239">AArch64BaseInfo.h:239</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02024">APInt.h:2024</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_af6fe41bd1c6914242c20b4917de0d3f4"><div class="ttname"><a href="classllvm_1_1SDValue.html#af6fe41bd1c6914242c20b4917de0d3f4">llvm::SDValue::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01157">SelectionDAGNodes.h:1157</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a01c94937492f3ac3fb1e0be8eb0b9ef1">llvm::ISD::MERGE_VALUES</a></div><div class="ttdoc">MERGE_VALUES - This node takes multiple discrete operands and returns them all as its individual resu...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00199">ISDOpcodes.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a07f22269e73f15d1d993421c5e4a2f28"><div class="ttname"><a href="classllvm_1_1SDNode.html#a07f22269e73f15d1d993421c5e4a2f28">llvm::SDNode::isStrictFPOpcode</a></div><div class="ttdeci">bool isStrictFPOpcode()</div><div class="ttdoc">Test if this node is a strict floating point pseudo-op. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00700">SelectionDAGNodes.h:700</a></div></div>
<div class="ttc" id="MemoryDependenceAnalysis_8cpp_html_a85744948b76f6e89e5f2157d49ffff79"><div class="ttname"><a href="MemoryDependenceAnalysis_8cpp.html#a85744948b76f6e89e5f2157d49ffff79">isVolatile</a></div><div class="ttdeci">static bool isVolatile(Instruction *Inst)</div><div class="ttdef"><b>Definition:</b> <a href="MemoryDependenceAnalysis_8cpp_source.html#l00318">MemoryDependenceAnalysis.cpp:318</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdoc">Conversion operators. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00526">ISDOpcodes.h:526</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a41df2d736114f293041e6119f7fdcea1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a41df2d736114f293041e6119f7fdcea1">llvm::AArch64::NeonBitsPerVector</a></div><div class="ttdeci">const unsigned NeonBitsPerVector</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00661">AArch64BaseInfo.h:661</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">llvm::ISD::ATOMIC_LOAD_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00873">ISDOpcodes.h:873</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a40581570b38300f3a21e2e8ec8c80839"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">llvm::AArch64TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03145">AArch64ISelLowering.cpp:3145</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">llvm::AArch64ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00028">AArch64ISelLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a93960b1e7982da3b539eb4ebdc8a921e"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a93960b1e7982da3b539eb4ebdc8a921e">llvm::AArch64Subtarget::hasFullFP16</a></div><div class="ttdeci">bool hasFullFP16() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00380">AArch64Subtarget.h:380</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01161">SelectionDAGNodes.h:1161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">llvm::AArch64ISD::CSINV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00045">AArch64ISelLowering.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956aa4b85349547c5b6126817e10152007931">llvm::TargetLoweringBase::Expand</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00118">TargetLowering.h:118</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a40c243011cdda005e97448378d575096"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a></div><div class="ttdeci">static SDValue performGlobalAddressCombine(SDNode *N, SelectionDAG &amp;DAG, const AArch64Subtarget *Subtarget, const TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12286">AArch64ISelLowering.cpp:12286</a></div></div>
<div class="ttc" id="structAArch64SetCCInfo_html_a7baab2d7af72498d8400d2f7b114cb9f"><div class="ttname"><a href="structAArch64SetCCInfo.html#a7baab2d7af72498d8400d2f7b114cb9f">AArch64SetCCInfo::Cmp</a></div><div class="ttdeci">const SDValue * Cmp</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10542">AArch64ISelLowering.cpp:10542</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a5cb49674ec65724b4d9aecb48588a13a"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a5cb49674ec65724b4d9aecb48588a13a">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01579">SelectionDAGNodes.h:1579</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_a84c1d72001dd5f34d9a55b3a7bb8a474"><div class="ttname"><a href="classllvm_1_1DataLayout.html#a84c1d72001dd5f34d9a55b3a7bb8a474">llvm::DataLayout::isBigEndian</a></div><div class="ttdeci">bool isBigEndian() const</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00233">DataLayout.h:233</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_af08c66bed13b63f7b506b1aa9c3433af"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af08c66bed13b63f7b506b1aa9c3433af">llvm::SelectionDAG::getTargetInsertSubreg</a></div><div class="ttdeci">SDValue getTargetInsertSubreg(int SRIdx, const SDLoc &amp;DL, EVT VT, SDValue Operand, SDValue Subreg)</div><div class="ttdoc">A convenience function for creating TargetInstrInfo::INSERT_SUBREG nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l08092">SelectionDAG.cpp:8092</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">llvm::ISD::TRUNCATE</a></div><div class="ttdoc">TRUNCATE - Completely drop the high bits. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00535">ISDOpcodes.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a19738f4334d4de357b22349bbb56fb5c"><div class="ttname"><a href="structllvm_1_1EVT.html#a19738f4334d4de357b22349bbb56fb5c">llvm::EVT::isSimple</a></div><div class="ttdeci">bool isSimple() const</div><div class="ttdoc">Test if the given EVT is simple (as opposed to being extended). </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00126">ValueTypes.h:126</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a995470163b6d76695cba5bc8dfb529"><div class="ttname"><a href="namespacellvm.html#a1a995470163b6d76695cba5bc8dfb529">llvm::isUIntN</a></div><div class="ttdeci">bool isUIntN(unsigned N, uint64_t x)</div><div class="ttdoc">Checks if an unsigned integer fits into the given (dynamic) bit width. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00429">MathExtras.h:429</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">llvm::AArch64ISD::SUNPKLO</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00203">AArch64ISelLowering.h:203</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa2a7c3eccf06b41e4275bbeadb46d22e">llvm::ISD::MULHS</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00441">ISDOpcodes.h:441</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">llvm::AArch64ISD::EORV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00163">AArch64ISelLowering.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00258">AArch64ISelLowering.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ab33f64f0272fe1831cf4bcdbb6c198c9"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ab33f64f0272fe1831cf4bcdbb6c198c9">llvm::SelectionDAG::setNodeMemRefs</a></div><div class="ttdeci">void setNodeMemRefs(MachineSDNode *N, ArrayRef&lt; MachineMemOperand *&gt; NewMemRefs)</div><div class="ttdoc">Mutate the specified machine node&amp;#39;s memory references to the provided list. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l07732">SelectionDAG.cpp:7732</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html_a244565e44e862925fd15220ba7214615"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html#a244565e44e862925fd15220ba7214615">llvm::AArch64Subtarget::useRSqrt</a></div><div class="ttdeci">bool useRSqrt() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00354">AArch64Subtarget.h:354</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a588e5dcf7ccf9ec2b6922f24c012a08a"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a></div><div class="ttdeci">static SDValue emitConjunctionRec(SelectionDAG &amp;DAG, SDValue Val, AArch64CC::CondCode &amp;OutCC, bool Negate, SDValue CCOp, AArch64CC::CondCode Predicate)</div><div class="ttdoc">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01914">AArch64ISelLowering.cpp:1914</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="namespacellvm_html_a05e34e567c905a27a39b062b561a42f4"><div class="ttname"><a href="namespacellvm.html#a05e34e567c905a27a39b062b561a42f4">llvm::RetCC_AArch64_AAPCS</a></div><div class="ttdeci">bool RetCC_AArch64_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00259">AArch64ISelLowering.h:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a6d26c45c040d8f85d577a5f645261d1a">llvm::ISD::FNEG</a></div><div class="ttdoc">Perform various unary floating-point operations inspired by libm. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00640">ISDOpcodes.h:640</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a6a2e3b44e9ff9c2b48e69a2182f27933"><div class="ttname"><a href="namespacellvm_1_1AArch64__AM.html#a6a2e3b44e9ff9c2b48e69a2182f27933">llvm::AArch64_AM::encodeAdvSIMDModImmType7</a></div><div class="ttdeci">static uint8_t encodeAdvSIMDModImmType7(uint64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AddressingModes_8h_source.html#l00548">AArch64AddressingModes.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorInst_html_a50fe6a61ea745fb71fa8403af6e7deed"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html#a50fe6a61ea745fb71fa8403af6e7deed">llvm::ShuffleVectorInst::getType</a></div><div class="ttdeci">VectorType * getType() const</div><div class="ttdoc">Overload to return most specific vector type. </div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l02013">Instructions.h:2013</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a59ae7f93fccb0ae431e82f8d74ba443c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a59ae7f93fccb0ae431e82f8d74ba443c">llvm::TargetLoweringBase::getPreferredVectorAction</a></div><div class="ttdeci">virtual TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const</div><div class="ttdoc">Return the preferred vector type legalization action. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00309">TargetLowering.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a1ba2f73b3289e3ad0954c1dc3b58503a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1ba2f73b3289e3ad0954c1dc3b58503a">llvm::TargetLoweringBase::getTypeToTransformTo</a></div><div class="ttdeci">EVT getTypeToTransformTo(LLVMContext &amp;Context, EVT VT) const</div><div class="ttdoc">For types supported by the target, this is an identity function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00797">TargetLowering.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1StoreInst_html_ac03c1c093059ea000216af8dd6f2dbf4"><div class="ttname"><a href="classllvm_1_1StoreInst.html#ac03c1c093059ea000216af8dd6f2dbf4">llvm::StoreInst::getPointerOperand</a></div><div class="ttdeci">Value * getPointerOperand()</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00429">Instructions.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abcad4df0dd48c58dea43776a5a77e74ba76">llvm::TargetLowering::CW_Default</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03878">TargetLowering.h:3878</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ae07d5efbe94a4af292ffa12c5e9de0e5"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a></div><div class="ttdeci">static SDValue getEstimate(const AArch64Subtarget *ST, unsigned Opcode, SDValue Operand, SelectionDAG &amp;DAG, int &amp;ExtraSteps)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06034">AArch64ISelLowering.cpp:6034</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a1b3bcdae16fdf5e4138a9e35211c514c"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a1b3bcdae16fdf5e4138a9e35211c514c">performSRLCombine</a></div><div class="ttdeci">static SDValue performSRLCombine(SDNode *N, TargetLowering::DAGCombinerInfo &amp;DCI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10317">AArch64ISelLowering.cpp:10317</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a9d6c8d43031fc942d8cd15abc0070659"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a9d6c8d43031fc942d8cd15abc0070659">EnableOptimizeLogicalImm</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, cl::desc(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45a467b8d92c7df0dbb83e53cf2694920c4"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45a467b8d92c7df0dbb83e53cf2694920c4">llvm::CCValAssign::Trunc</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00047">CallingConvLower.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a91a915ac1264d45883283d7f21960f8b"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a91a915ac1264d45883283d7f21960f8b">llvm::MemSDNode::getBasePtr</a></div><div class="ttdeci">const SDValue &amp; getBasePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01387">SelectionDAGNodes.h:1387</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac2618c1a69fa9d62427a5a6dc43e24ed">llvm::ISD::STRICT_FP_TO_SINT</a></div><div class="ttdoc">STRICT_FP_TO_[US]INT - Convert a floating point value to a signed or unsigned integer. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00319">ISDOpcodes.h:319</a></div></div>
<div class="ttc" id="namespacellvm_html_a4f42ed6fd2569fa43f03814a17f9d94a"><div class="ttname"><a href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a></div><div class="ttdeci">unsigned Log2_64(uint64_t Value)</div><div class="ttdoc">Return the floor log base 2 of the specified value, -1 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00591">MathExtras.h:591</a></div></div>
<div class="ttc" id="namespacellvm_html_adcbbc11398a037540fd4fbab96e6f6a4"><div class="ttname"><a href="namespacellvm.html#adcbbc11398a037540fd4fbab96e6f6a4">llvm::MOStridedAccess</a></div><div class="ttdeci">static const MachineMemOperand::Flags MOStridedAccess</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8h_source.html#l00033">AArch64InstrInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">llvm::AArch64ISD::UMULL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00196">AArch64ISelLowering.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html_ae73894797c63cdacffa04bc100873df3"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ae73894797c63cdacffa04bc100873df3">llvm::SelectionDAG::getContext</a></div><div class="ttdeci">LLVMContext * getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00430">SelectionDAG.h:430</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a3cce50ef77513b8bd1cbeb48b4d9339d"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a></div><div class="ttdeci">static SDValue tryAdvSIMDModImm16(unsigned NewOp, SDValue Op, SelectionDAG &amp;DAG, const APInt &amp;Bits, const SDValue *LHS=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07529">AArch64ISelLowering.cpp:7529</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a576080a08ef1bbab0308eac9d5838f75">llvm::ISD::SCALAR_TO_VECTOR</a></div><div class="ttdoc">SCALAR_TO_VECTOR(VAL) - This represents the operation of loading a scalar value into element 0 of the...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00429">ISDOpcodes.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html_a00abad87897a8bf77c53b38666451400"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html#a00abad87897a8bf77c53b38666451400">llvm::ShuffleVectorSDNode::isSplatMask</a></div><div class="ttdeci">static bool isSplatMask(const int *Mask, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8cpp_source.html#l09660">SelectionDAG.cpp:9660</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a5f4f153e2f8d9dd1c45d089ea3c7499f"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a></div><div class="ttdeci">static bool resolveBuildVector(BuildVectorSDNode *BVN, APInt &amp;CnstBits, APInt &amp;UndefBits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07437">AArch64ISelLowering.cpp:7437</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a1958a762261549463a280bac3274d6d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a1958a762261549463a280bac3274d6d5">llvm::AMDGPU::HSAMD::Kernel::Key::Args</a></div><div class="ttdeci">constexpr char Args[]</div><div class="ttdoc">Key for Kernel::Metadata::mArgs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00379">AMDGPUMetadata.h:379</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html_ac8b88a0078801203f54bc2e183ec0b30"><div class="ttname"><a href="classllvm_1_1PointerType.html#ac8b88a0078801203f54bc2e183ec0b30">llvm::PointerType::getElementType</a></div><div class="ttdeci">Type * getElementType() const</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00598">DerivedTypes.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0cc366cf4e0b825191ca9babcf290286"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cc366cf4e0b825191ca9babcf290286">llvm::TargetLoweringBase::PredictableSelectIsExpensive</a></div><div class="ttdeci">bool PredictableSelectIsExpensive</div><div class="ttdoc">Tells the code generator that select is more expensive than a branch if the branch is usually predict...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02920">TargetLowering.h:2920</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a2e836f71ed0ea3e2bdd35923fe5364b8"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a2e836f71ed0ea3e2bdd35923fe5364b8">llvm::TargetLowering::softenSetCCOperands</a></div><div class="ttdeci">void softenSetCCOperands(SelectionDAG &amp;DAG, EVT VT, SDValue &amp;NewLHS, SDValue &amp;NewRHS, ISD::CondCode &amp;CCCode, const SDLoc &amp;DL, const SDValue OldLHS, const SDValue OldRHS) const</div><div class="ttdoc">Soften the operands of a comparison. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8cpp_source.html#l00283">TargetLowering.cpp:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="AArch64CallingConvention_8h_html"><div class="ttname"><a href="AArch64CallingConvention_8h.html">AArch64CallingConvention.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">llvm::AArch64ISD::NEG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00098">AArch64ISelLowering.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06175">AArch64ISelLowering.cpp:6175</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a></div><div class="ttdeci">static bool canGuaranteeTCO(CallingConv::ID CC)</div><div class="ttdoc">Return true if the calling convention is one that we can guarantee TCO for. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03738">AArch64ISelLowering.cpp:3738</a></div></div>
<div class="ttc" id="namespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120a3cae4242c478d473bfa1af350f126545"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120a3cae4242c478d473bfa1af350f126545">llvm::TLSModel::InitialExec</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00045">CodeGen.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a2a394517076e7dd2bdcd7dde33dfcb7d"><div class="ttname"><a href="classllvm_1_1Type.html#a2a394517076e7dd2bdcd7dde33dfcb7d">llvm::Type::isArrayTy</a></div><div class="ttdeci">bool isArrayTy() const</div><div class="ttdoc">True if this is an instance of ArrayType. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00221">Type.h:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a25eed965b36ce43fc8b9daa2774dfad8"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a25eed965b36ce43fc8b9daa2774dfad8">llvm::ISD::LLRINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00643">ISDOpcodes.h:643</a></div></div>
<div class="ttc" id="classllvm_1_1IntrinsicInst_html"><div class="ttname"><a href="classllvm_1_1IntrinsicInst.html">llvm::IntrinsicInst</a></div><div class="ttdoc">A wrapper class for inspecting calls to intrinsic functions. </div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicInst_8h_source.html#l00044">IntrinsicInst.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">llvm::AArch64ISD::SQSHLU_I</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00120">AArch64ISelLowering.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html_aeecdb6a29a24d717a83fc1c948e00d98"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html#aeecdb6a29a24d717a83fc1c948e00d98">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt</a></div><div class="ttdeci">void CommitTargetLoweringOpt(const TargetLoweringOpt &amp;TLO)</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombiner_8cpp_source.html#l00779">DAGCombiner.cpp:779</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html_a274e0b2a3317e02e247f5bae3b14ba58"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a274e0b2a3317e02e247f5bae3b14ba58">llvm::AArch64TargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock *&gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13307">AArch64ISelLowering.cpp:13307</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a37d07c2039ddd3ffe787ae9cb81344d0"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a37d07c2039ddd3ffe787ae9cb81344d0">llvm::TargetLoweringBase::getLibcallName</a></div><div class="ttdeci">const char * getLibcallName(RTLIB::Libcall Call) const</div><div class="ttdoc">Get the libcall routine name for the specified libcall. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02620">TargetLowering.h:2620</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">llvm::AArch64ISD::ZIP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00102">AArch64ISelLowering.h:102</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2dc876d6cc16ac04376483552292f9f4">llvm::ISD::FNEARBYINT</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00642">ISDOpcodes.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00356">TargetLowering.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a254b0db030fe653dbe78f9336bf97c39"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a></div><div class="ttdeci">static SDValue tryLowerToSLI(SDNode *N, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07689">AArch64ISelLowering.cpp:7689</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a30316f8f9985260c49d7c26bc70a6cad">llvm::ISD::GlobalAddress</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a2435670de567f1a77c9981c1737f5bee"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a2435670de567f1a77c9981c1737f5bee">llvm::TargetLoweringBase::setIndexedStoreAction</a></div><div class="ttdeci">void setIndexedStoreAction(unsigned IdxMode, MVT VT, LegalizeAction Action)</div><div class="ttdoc">Indicate that the specified indexed store does or does not work with the specified type and indicate ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02043">TargetLowering.h:2043</a></div></div>
<div class="ttc" id="namespacellvm_html_ac828b9b52935f87659a4adf237f820a3"><div class="ttname"><a href="namespacellvm.html#ac828b9b52935f87659a4adf237f820a3">llvm::gep_type_begin</a></div><div class="ttdeci">gep_type_iterator gep_type_begin(const User *GEP)</div><div class="ttdef"><b>Definition:</b> <a href="GetElementPtrTypeIterator_8h_source.html#l00127">GetElementPtrTypeIterator.h:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00985">ISDOpcodes.h:985</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a716765ad6ce5be71f987cd2097b1cdbf"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a716765ad6ce5be71f987cd2097b1cdbf">llvm::ISD::BRIND</a></div><div class="ttdoc">BRIND - Indirect branch. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8a80d3b085af08f0dce1724207ef99b5">llvm::ISD::MULHU</a></div><div class="ttdoc">MULHU/MULHS - Multiply high - Multiply two integers of type iN, producing an unsigned/signed value of...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00441">ISDOpcodes.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a187aaa5a843dd80a268ebfd242a03284"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a187aaa5a843dd80a268ebfd242a03284">llvm::TargetLoweringBase::emitPatchPoint</a></div><div class="ttdeci">MachineBasicBlock * emitPatchPoint(MachineInstr &amp;MI, MachineBasicBlock *MBB) const</div><div class="ttdoc">Replace/modify any TargetFrameIndex operands with a targte-dependent sequence of memory operands that...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringBase_8cpp_source.html#l00997">TargetLoweringBase.cpp:997</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a7d0223b39a4cf6354c08b3d7fcc35630">llvm::AArch64CC::HS</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00238">AArch64BaseInfo.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a2a98f19750ba941ce791b75ca6d77e48"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a2a98f19750ba941ce791b75ca6d77e48">llvm::SmallSet::count</a></div><div class="ttdeci">size_type count(const T &amp;V) const</div><div class="ttdoc">count - Return 1 if the element is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00164">SmallSet.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02223">SelectionDAGNodes.h:2223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">llvm::AArch64ISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00041">AArch64ISelLowering.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa71ac22470bf853868fe6b39a25bac72"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa71ac22470bf853868fe6b39a25bac72">llvm::ISD::DYNAMIC_STACKALLOC</a></div><div class="ttdoc">DYNAMIC_STACKALLOC - Allocate some number of bytes on the stack aligned to a specified boundary...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00681">ISDOpcodes.h:681</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64FunctionInfo_html_a538aa174513553563cbd28d78b7222df"><div class="ttname"><a href="classllvm_1_1AArch64FunctionInfo.html#a538aa174513553563cbd28d78b7222df">llvm::AArch64FunctionInfo::setIsSplitCSR</a></div><div class="ttdeci">void setIsSplitCSR(bool s)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MachineFunctionInfo_8h_source.html#l00171">AArch64MachineFunctionInfo.h:171</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_af46d1ba5c3f2f00b06659c2ba7dc5c7c"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a></div><div class="ttdeci">static SDValue getAArch64Cmp(SDValue LHS, SDValue RHS, ISD::CondCode CC, SDValue &amp;AArch64cc, SelectionDAG &amp;DAG, const SDLoc &amp;dl)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02074">AArch64ISelLowering.cpp:2074</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">llvm::AArch64ISD::SMINV_PRED</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00160">AArch64ISelLowering.h:160</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:25 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
