<!-- Generated 05/12/2024 GMT -->

<!--
 Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
 All rights reserved.
 
 This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 
 Redistribution and use in source and binary forms, with or without modification, are
 permitted provided that the following conditions are met:
 
     1. Redistributions of source code must retain the above copyright notice, this list of
        conditions and the following disclaimer.
 
     2. Redistributions in binary form must reproduce the above copyright notice, this list
        of conditions and the following disclaimer in the documentation and/or other
        materials provided with the distribution. Publication is not required when
        this file is used in an embedded application.
 
     3. Microchip's name may not be used to endorse or promote products derived from this
        software without specific prior written permission.
 
 THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-->

<HTML>
<HEAD>
<TITLE>Microchip MPLAB XC8 C Compiler: 16F18323 Support Information</TITLE>
</HEAD>
<BODY>
<h2>16F18323 Support Information</h2>
<h3>XC8-CC #pragma config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;named value&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>// Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>// Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>// Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>#pragma config FEXTOSC = ECH, RSTOSC = EXT1X, CLKOUTEN = OFF, CSWEN = ON, FCMEN = ON</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;setting&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>// Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>// Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>// Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>#pragma config FEXTOSC = 0x7, RSTOSC = 0x7, CLKOUTEN = 0x1, CSWEN = 0x1, FCMEN = 0x1</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>#pragma config &lt;register&gt;=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>// FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>// Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>// Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>// Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>// Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>#pragma config CONFIG1 = 0x3FFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>// IDLOC @ 0x8000<br/>#pragma config IDLOC0 = 0x16383</code></td>
</tr>
</tbody></table>
<br/>
<h3>PIC-AS config Usage</h3>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"="&lt;named value&gt;"</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>; Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>; Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>; Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>config "FEXTOSC" = "ECH", "RSTOSC" = "EXT1X", "CLKOUTEN" = "OFF", "CSWEN" = "ON", "FCMEN" = "ON"</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;setting&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>; Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>; Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>; Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>config "FEXTOSC" = 0x7, "RSTOSC" = 0x7, "CLKOUTEN" = 0x1, "CSWEN" = 0x1, "FCMEN" = 0x1</code></td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="10">
<tbody>
<th colspan="1">
<div align="left"><tt>config "&lt;register&gt;"=&lt;literal constant&gt;</tt></div>
</th>
<tr bgcolor="white">
<td>For example:<br/><code>; FEXTOSC External Oscillator mode Selection bits : EC (external clock) above 8 MHz<br/>; Power-up default value for COSC bits : EXTOSC operating per FEXTOSC bits<br/>; Clock Out Enable bit : CLKOUT function is disabled; I/O or oscillator function on OSC2<br/>; Clock Switch Enable bit : Writing to NOSC and NDIV is allowed<br/>; Fail-Safe Clock Monitor Enable : Fail-Safe Clock Monitor is enabled<br/>config "CONFIG1" = 0x3FFF</code></td>
</tr>
<tr bgcolor="white">
<td>For example:<br/><code>; IDLOC @ 0x8000<br/>config "IDLOC0" = 0x16383</code></td>
</tr>
</tbody></table>
<br/>
<h3>Configuration Registers & Settings</h3>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG1 @ 0x8007</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>FEXTOSC</tt></b></td>
<td><b>FEXTOSC External Oscillator mode Selection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECH</tt></td>
<td>EC (external clock) above 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECM</tt></td>
<td>EC (external clock) for 100 kHz to 8 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ECL</tt></td>
<td>EC (external clock) below 100 kHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Oscillator not enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HS</tt></td>
<td>HS (crystal oscillator) above 4 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>XT</tt></td>
<td>XT (crystal oscillator) from 100 kHz to 4 MHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LP</tt></td>
<td>LP (crystal oscillator) optimized for 32.768 kHz</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>RSTOSC</tt></b></td>
<td><b>Power-up default value for COSC bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXT1X</tt></td>
<td>EXTOSC operating per FEXTOSC bits</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINT1</tt></td>
<td>HFINTOSC (1MHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LFINT</tt></td>
<td>LFINTOSC (31kHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SOSC</tt></td>
<td>SOSC (31kHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>EXT4X</tt></td>
<td>EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC bits</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HFINT32</tt></td>
<td>HFINTOSC with 2x PLL (32MHz)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CLKOUTEN</tt></b></td>
<td><b>Clock Out Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>CLKOUT function is disabled; I/O or oscillator function on OSC2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>CLKOUT function is enabled; FOSC/4 clock appears at OSC2</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CSWEN</tt></b></td>
<td><b>Clock Switch Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Writing to NOSC and NDIV is allowed</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>The NOSC and NDIV bits cannot be changed by user software</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>FCMEN</tt></b></td>
<td><b>Fail-Safe Clock Monitor Enable</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Fail-Safe Clock Monitor is enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Fail-Safe Clock Monitor is disabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG2 @ 0x8008</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>MCLRE</tt></b></td>
<td><b>Master Clear Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>MCLR/VPP pin function is MCLR; Weak pull-up enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of port pin's WPU control bit.</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PWRTE</tt></b></td>
<td><b>Power-up Timer Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>PWRT disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>PWRT enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>WDTE</tt></b></td>
<td><b>Watchdog Timer Enable bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>WDT enabled, SWDTEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SLEEP</tt></td>
<td>WDT enabled while running and disabled in SLEEP/IDLE; SWDTEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SWDTEN</tt></td>
<td>WDT controlled by the SWDTEN bit in the WDTCON register</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>WDT disabled; SWDTEN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LPBOREN</tt></b></td>
<td><b>Low-power BOR enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>ULPBOR disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>ULPBOR enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BOREN</tt></b></td>
<td><b>Brown-out Reset Enable bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Brown-out Reset enabled, SBOREN bit ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SLEEP</tt></td>
<td>Brown-out Reset enabled while running, disabled in Sleep; SBOREN is ignored</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>SBOREN</tt></td>
<td>Brown-out Reset enabled according to SBOREN</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Brown-out Reset disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>BORV</tt></b></td>
<td><b>Brown-out Reset Voltage selection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>LOW</tt></td>
<td>Brown-out voltage (Vbor) set to 2.45V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HIGH</tt></td>
<td>Brown-out voltage (Vbor) set to 2.7V</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>PPS1WAY</tt></b></td>
<td><b>PPSLOCK bit One-Way Set Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>The PPSLOCK bit can be cleared and set only once; PPS registers remain locked after one clear/set cycle</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>The PPSLOCK bit can be set and cleared repeatedly (subject to the unlock sequence)</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>STVREN</tt></b></td>
<td><b>Stack Overflow/Underflow Reset Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Stack Overflow or Underflow will cause a Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Stack Overflow or Underflow will not cause a Reset</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>DEBUG</tt></b></td>
<td><b>Debugger enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Background debugger disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Background debugger enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG3 @ 0x8009</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>WRT</tt></b></td>
<td><b>User NVM self-write protection bits</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Write protection off</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>BOOT</tt></td>
<td>0000h to 01FFh write-protected, 0200h to 07FFh may be modified</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>HALF</tt></td>
<td>0000h to 03FFh write-protected, 0400h to 07FFh may be modified</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ALL</tt></td>
<td>0000h to 07FFh write protected, no addresses may be modified</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>LVP</tt></b></td>
<td><b>Low Voltage Programming Enable bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Low Voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE configuration bit is ignored.</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>High Voltage on MCLR/VPP must be used for programming.</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: CONFIG4 @ 0x800A</div>
</th>
<tr bgcolor="white">
<td width="20%"><b><tt>CP</tt></b></td>
<td><b>User NVM Program Memory Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>User NVM code protection disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>User NVM code protection enabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><b><tt>CPD</tt></b></td>
<td><b>Data NVM Memory Code Protection bit</b></td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>OFF</tt></td>
<td>Data NVM code protection disabled</td>
</tr>
<tr bgcolor="white">
<td width="20%"><tt>ON</tt></td>
<td>Data NVM code protection enabled</td>
</tr>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC0 @ 0x8000</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC1 @ 0x8001</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC2 @ 0x8002</div>
</th>
</tbody></table>
<table bgcolor="lightgray" width="100%" cellpadding="2">
<tbody>
<th colspan="2">
<div align="left">Register: IDLOC3 @ 0x8003</div>
</th>
</tbody></table>
<br/>
</BODY>
</HTML>
