Analysis & Synthesis Status : Successful - Wed Mar 04 23:38:27 2020
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : Projet_VHDL
Top-level Entity Name : septseg
Family : MAX 10
Total logic elements : 0
    Total combinational functions : 0
    Dedicated logic registers : 0
Total registers : 0
Total pins : 43
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
