// Seed: 2688225547
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2
);
  always disable id_4;
  assign id_2 = -1 - -1'h0 + -1 + 1;
  wire id_5, id_6, id_7;
  always id_4 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output wand id_2,
    output logic id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input logic id_7,
    input tri id_8,
    input uwire id_9
);
  assign id_5 = id_9;
  wire id_11;
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
  wire id_12;
  always @(*) @(posedge -1 - -1 or posedge id_1 or posedge id_7 or posedge 1'h0) id_3 <= id_7;
  wire id_13;
endmodule
