

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Apr 14 13:00:25 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |      ++++++ Loop 1.1.1.1.1.1.1  |    ?|    ?|        33|          -|          -|     ?|    no    |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    3217|    1293|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|     41|    3810|    1876|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     743|
|Register         |        -|      -|    2512|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|     41|    9539|    3912|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      5|       3|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |conv_layer_CTRL_BUS_s_axi_U  |conv_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |conv_layer_fadd_3bkb_U0      |conv_layer_fadd_3bkb       |        0|      2|  422|  243|
    |conv_layer_fmul_3cud_U1      |conv_layer_fmul_3cud       |        0|      3|  199|  138|
    |conv_layer_mem_m_axi_U       |conv_layer_mem_m_axi       |        2|      0|  512|  580|
    |conv_layer_mul_32dEe_U2      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U3      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U4      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U5      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U6      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U7      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U8      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U9      |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    |conv_layer_mul_32dEe_U10     |conv_layer_mul_32dEe       |        0|      4|  247|   19|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|     41| 3810| 1876|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |b_1_fu_423_p2        |     +    |      0|   98|  36|          31|           1|
    |i_d_1_fu_541_p2      |     +    |      0|   98|  36|          31|           1|
    |i_x_1_fu_621_p2      |     +    |      0|  101|  37|          32|           1|
    |i_y_1_fu_627_p2      |     +    |      0|  101|  37|          32|           1|
    |iix_1_fu_605_p2      |     +    |      0|  101|  37|          32|           1|
    |iiy_1_fu_576_p2      |     +    |      0|  101|  37|          32|           1|
    |next_mul2_fu_473_p2  |     +    |      0|  101|  37|          32|          32|
    |next_mul4_fu_429_p2  |     +    |      0|  101|  37|          32|          32|
    |next_mul6_fu_409_p2  |     +    |      0|  101|  37|          32|          32|
    |next_mul8_fu_404_p2  |     +    |      0|  101|  37|          32|          32|
    |next_mul_fu_507_p2   |     +    |      0|  101|  37|          32|          32|
    |o_d_1_fu_443_p2      |     +    |      0|   98|  36|          31|           1|
    |o_x_1_fu_521_p2      |     +    |      0|   98|  36|          31|           1|
    |o_y_1_fu_487_p2      |     +    |      0|   98|  36|          31|           1|
    |tmp14_fu_459_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp15_fu_559_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp16_fu_399_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp17_fu_611_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp18_fu_633_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp19_fu_616_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp1_fu_449_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp3_fu_582_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_547_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp7_fu_493_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp8_fu_587_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_553_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp_10_fu_527_p2     |     +    |      0|  101|  37|          32|          32|
    |tmp_12_fu_657_p2     |     +    |      0|  101|  37|          32|          32|
    |tmp_15_fu_641_p2     |     +    |      0|  101|  37|          32|          32|
    |tmp_16_fu_637_p2     |     +    |      0|  101|  37|          32|          32|
    |tmp_8_fu_502_p2      |     +    |      0|  101|  37|          32|          32|
    |tmp_9_fu_463_p2      |     +    |      0|  101|  37|          32|          32|
    |ap_block_state32_io  |    and   |      0|    0|   2|           1|           1|
    |tmp_11_fu_536_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_13_fu_571_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_14_fu_600_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_1_fu_482_p2      |   icmp   |      0|    0|  16|          32|          32|
    |tmp_4_fu_418_p2      |   icmp   |      0|    0|  16|          32|          32|
    |tmp_6_fu_516_p2      |   icmp   |      0|    0|  16|          32|          32|
    |tmp_7_fu_438_p2      |   icmp   |      0|    0|  16|          32|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0| 3217|1293|        1244|         970|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  497|         98|    1|         98|
    |ap_sig_ioackin_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY   |    9|          2|    1|          2|
    |b_s_reg_155                 |    9|          2|   31|         62|
    |i_d_reg_270                 |    9|          2|   31|         62|
    |i_x1_reg_327                |    9|          2|   32|         64|
    |i_x_reg_247                 |    9|          2|   32|         64|
    |i_y1_reg_293                |    9|          2|   32|         64|
    |i_y_reg_224                 |    9|          2|   32|         64|
    |iix_reg_337                 |    9|          2|   32|         64|
    |iiy_reg_304                 |    9|          2|   32|         64|
    |mem_ARADDR                  |   21|          4|   32|        128|
    |mem_blk_n_AR                |    9|          2|    1|          2|
    |mem_blk_n_AW                |    9|          2|    1|          2|
    |mem_blk_n_B                 |    9|          2|    1|          2|
    |mem_blk_n_R                 |    9|          2|    1|          2|
    |mem_blk_n_W                 |    9|          2|    1|          2|
    |o_d_reg_190                 |    9|          2|   31|         62|
    |o_x_reg_236                 |    9|          2|   31|         62|
    |o_y_reg_213                 |    9|          2|   31|         62|
    |output_element1_reg_259     |    9|          2|   32|         64|
    |output_element_1_reg_281    |    9|          2|   32|         64|
    |output_element_2_reg_315    |    9|          2|   32|         64|
    |phi_mul3_reg_201            |    9|          2|   32|         64|
    |phi_mul5_reg_166            |    9|          2|   32|         64|
    |phi_mul7_reg_178            |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  743|        152|  580|       1320|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  97|   0|   97|          0|
    |ap_reg_ioackin_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |   1|   0|    1|          0|
    |b_1_reg_781                 |  31|   0|   31|          0|
    |b_read_reg_721              |  32|   0|   32|          0|
    |b_s_reg_155                 |  31|   0|   31|          0|
    |i_d_1_reg_884               |  31|   0|   31|          0|
    |i_d_reg_270                 |  31|   0|   31|          0|
    |i_x1_reg_327                |  32|   0|   32|          0|
    |i_x_1_reg_960               |  32|   0|   32|          0|
    |i_x_reg_247                 |  32|   0|   32|          0|
    |i_y1_reg_293                |  32|   0|   32|          0|
    |i_y_reg_224                 |  32|   0|   32|          0|
    |id_read_reg_693             |  32|   0|   32|          0|
    |iix_1_reg_945               |  32|   0|   32|          0|
    |iix_reg_337                 |  32|   0|   32|          0|
    |iiy_1_reg_917               |  32|   0|   32|          0|
    |iiy_reg_304                 |  32|   0|   32|          0|
    |input_element_reg_997       |  32|   0|   32|          0|
    |ix_read_reg_688             |  32|   0|   32|          0|
    |iy_read_reg_683             |  32|   0|   32|          0|
    |k_read_reg_667              |  32|   0|   32|          0|
    |mem_addr_reg_814            |  32|   0|   32|          0|
    |next_mul2_reg_825           |  32|   0|   32|          0|
    |next_mul4_reg_786           |  32|   0|   32|          0|
    |next_mul6_reg_773           |  32|   0|   32|          0|
    |next_mul8_reg_768           |  32|   0|   32|          0|
    |next_mul_reg_853            |  32|   0|   32|          0|
    |num_weights_reg_746         |  32|   0|   32|          0|
    |o_d_1_reg_799               |  31|   0|   31|          0|
    |o_d_cast_reg_791            |  31|   0|   32|          1|
    |o_d_reg_190                 |  31|   0|   31|          0|
    |o_x_1_reg_866               |  31|   0|   31|          0|
    |o_x_cast_reg_858            |  31|   0|   32|          1|
    |o_x_reg_236                 |  31|   0|   31|          0|
    |o_y_1_reg_833               |  31|   0|   31|          0|
    |o_y_reg_213                 |  31|   0|   31|          0|
    |od_read_reg_713             |  32|   0|   32|          0|
    |output_element1_reg_259     |  32|   0|   32|          0|
    |output_element_1_reg_281    |  32|   0|   32|          0|
    |output_element_2_reg_315    |  32|   0|   32|          0|
    |output_element_reg_871      |  32|   0|   32|          0|
    |ox_read_reg_707             |  32|   0|   32|          0|
    |oy_read_reg_701             |  32|   0|   32|          0|
    |phi_mul3_reg_201            |  32|   0|   32|          0|
    |phi_mul5_reg_166            |  32|   0|   32|          0|
    |phi_mul7_reg_178            |  32|   0|   32|          0|
    |s_read_reg_677              |  32|   0|   32|          0|
    |tmp10_reg_909               |  32|   0|   32|          0|
    |tmp11_reg_937               |  32|   0|   32|          0|
    |tmp12_reg_848               |  32|   0|   32|          0|
    |tmp13_reg_741               |  32|   0|   32|          0|
    |tmp14_reg_809               |  32|   0|   32|          0|
    |tmp15_reg_899               |  32|   0|   32|          0|
    |tmp16_reg_763               |  32|   0|   32|          0|
    |tmp17_reg_950               |  32|   0|   32|          0|
    |tmp18_reg_970               |  32|   0|   32|          0|
    |tmp19_reg_955               |  32|   0|   32|          0|
    |tmp1_reg_804                |  32|   0|   32|          0|
    |tmp2_reg_820                |  32|   0|   32|          0|
    |tmp3_reg_922                |  32|   0|   32|          0|
    |tmp4_reg_889                |  32|   0|   32|          0|
    |tmp5_reg_904                |  32|   0|   32|          0|
    |tmp6_reg_932                |  32|   0|   32|          0|
    |tmp7_reg_838                |  32|   0|   32|          0|
    |tmp8_reg_927                |  32|   0|   32|          0|
    |tmp9_reg_894                |  32|   0|   32|          0|
    |tmp_10_reg_876              |  32|   0|   32|          0|
    |tmp_12_reg_1017             |  32|   0|   32|          0|
    |tmp_15_reg_980              |  32|   0|   32|          0|
    |tmp_16_reg_975              |  32|   0|   32|          0|
    |tmp_17_reg_1007             |  32|   0|   32|          0|
    |tmp_2_reg_726               |  30|   0|   30|          0|
    |tmp_3_reg_731               |  30|   0|   30|          0|
    |tmp_5_reg_758               |  30|   0|   32|          2|
    |tmp_8_reg_843               |  32|   0|   32|          0|
    |tmp_reg_736                 |  32|   0|   32|          0|
    |tmp_s_reg_752               |  30|   0|   32|          2|
    |weight_element_reg_1002     |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2512|   0| 2518|          6|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

