{
    "Function": "ixgbe_lower_i2c_clk",
    "astEdges": [
        [
            7,
            8
        ],
        [
            18,
            19
        ],
        [
            16,
            17
        ],
        [
            14,
            15
        ],
        [
            14,
            16
        ],
        [
            14,
            18
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            0,
            24
        ],
        [
            0,
            3
        ],
        [
            5,
            6
        ],
        [
            4,
            5
        ],
        [
            4,
            7
        ],
        [
            9,
            12
        ],
        [
            9,
            10
        ],
        [
            10,
            11
        ],
        [
            12,
            13
        ],
        [
            3,
            4
        ],
        [
            3,
            20
        ],
        [
            3,
            9
        ],
        [
            3,
            22
        ],
        [
            3,
            14
        ],
        [
            20,
            21
        ],
        [
            22,
            23
        ]
    ],
    "candidateNodeList": [
        6,
        8,
        11,
        13,
        15,
        17,
        19,
        21,
        23
    ],
    "cfgEdges": [
        [
            7,
            4
        ],
        [
            18,
            14
        ],
        [
            16,
            18
        ],
        [
            14,
            20
        ],
        [
            0,
            5
        ],
        [
            5,
            7
        ],
        [
            4,
            10
        ],
        [
            9,
            16
        ],
        [
            10,
            12
        ],
        [
            12,
            9
        ],
        [
            20,
            22
        ],
        [
            22,
            24
        ]
    ],
    "ddgEdges": [
        [
            7,
            4
        ],
        [
            7,
            12
        ],
        [
            16,
            14
        ],
        [
            14,
            20
        ],
        [
            14,
            24
        ],
        [
            14,
            24
        ],
        [
            14,
            24
        ],
        [
            0,
            7
        ],
        [
            0,
            20
        ],
        [
            0,
            12
        ],
        [
            0,
            16
        ],
        [
            0,
            22
        ],
        [
            0,
            14
        ],
        [
            4,
            9
        ],
        [
            4,
            24
        ],
        [
            9,
            24
        ],
        [
            9,
            14
        ],
        [
            12,
            16
        ],
        [
            12,
            9
        ],
        [
            20,
            24
        ],
        [
            20,
            24
        ],
        [
            22,
            24
        ],
        [
            22,
            24
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            11
        ],
        [
            11,
            13
        ],
        [
            13,
            15
        ],
        [
            15,
            17
        ],
        [
            17,
            19
        ],
        [
            19,
            21
        ],
        [
            21,
            23
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "<operators>.assignmentAnd",
        "5": "<operator>.indirection",
        "6": "i2cctl",
        "7": "~IXGBE_I2C_CLK_OUT",
        "8": "hw",
        "9": "<operators>.assignmentAnd",
        "10": "<operator>.indirection",
        "11": "i2cctl",
        "12": "~IXGBE_I2C_CLK_OE_N_EN",
        "13": "hw",
        "14": "IXGBE_WRITE_REG",
        "15": "hw",
        "16": "IXGBE_I2CCTL",
        "17": "hw",
        "18": "<operator>.indirection",
        "19": "i2cctl",
        "20": "IXGBE_WRITE_FLUSH",
        "21": "hw",
        "22": "udelay",
        "23": "IXGBE_I2C_T_FALL",
        "24": "METHOD_RETURN"
    }
}