0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Mealy_Example_2_Way_Process/Mealy_Example_2_Way_Process.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Mealy_Example_2_Way_Process/Mealy_Example_2_Way_Process.srcs/sim_1/new/Mealy_Example_2_Way_Process_Tb.v,1692640359,verilog,,,,Mealy_Example_2_Way_process_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Mealy_Example_2_Way_Process/Mealy_Example_2_Way_Process.srcs/sources_1/new/Mealy_Example_2_Way_Process.v,1692640394,verilog,,E:/FYP/FPGA_XILINX 2/Mealy_Example_2_Way_Process/Mealy_Example_2_Way_Process.srcs/sim_1/new/Mealy_Example_2_Way_Process_Tb.v,,Mealy_Example_2_Way_Process,,,,,,,,
