{
    "avr_core": "avr5",
    "eeprom": {
        "max_addr": "0x03FF",
        "min_addr": "0x0000"
    },
    "fuse": {
        "high": {
            "fuse0": {
                "default": "1",
                "name": "BOOTRST",
                "text": "Select Reset Vector"
            },
            "fuse1": {
                "default": "0",
                "name": "BOOTSZ0",
                "text": "Select Boot Size"
            },
            "fuse2": {
                "default": "0",
                "name": "BOOTSZ1",
                "text": "Select Boot Size"
            },
            "fuse3": {
                "default": "1",
                "name": "EESAVE",
                "text": "EEPROM memory is preserved through chip erase"
            },
            "fuse5": {
                "default": "0",
                "name": "SPIEN",
                "text": "Enable Serial programming and Data Downloading"
            },
            "fuse6": {
                "default": "0",
                "name": "JTAGEN",
                "text": "Enable JTAG"
            },
            "fuse7": {
                "default": "1",
                "name": "OCDEN",
                "text": "Enable OCD"
            },
            "nmb_fuse_bits": "8",
            "nmb_text": "9",
            "text1": {
                "mask": "0x80",
            "text": "On-Chip Debug Enabled; [OCDEN=0]",
                "value": "0x00"
            },
            "text2": {
                "mask": "0x40",
            "text": "JTAG Enabled; [JTAGEN=0]",
                "value": "0x00"
            },
            "text3": {
                "mask": "0x20",
            "text": "Serial program downloading (SPI) enabled; [SPIEN=0]",
                "value": "0x00"
            },
            "text4": {
                "mask": "0x08",
            "text": "Preserve EEPROM memory during through Chip Erase Cycle; [EESAVE=0]",
                "value": "0x00"
            },
            "text5": {
                "mask": "0x06",
            "text": "Boot Flash section size=256 words; Boot start address=$3F00; [BOOTSZ=11]; default value",
                "value": "0x06"
            },
            "text6": {
                "mask": "0x06",
            "text": "Boot Flash section size=512 words; Boot start address=$3E00; [BOOTSZ=10]",
                "value": "0x04"
            },
            "text7": {
                "mask": "0x06",
            "text": "Boot Flash section size=1024 words; Boot start address=$3C00; [BOOTSZ=01]",
                "value": "0x02"
            },
            "text8": {
                "mask": "0x06",
            "text": "Boot Flash section size=2048 words; Boot start address=$3800; [BOOTSZ=00]",
                "value": "0x00"
            },
            "text9": {
                "mask": "0x01",
            "text": "Boot Reset vector Enabled (default address=$0000); [BOOTRST=1]",
                "value": "0x00"
            }
        },
    "list": "[LOW:HIGH]",
        "low": {
            "fuse0": {
                "default": "1",
                "name": "CKSEL0",
                "text": "Select Clock Source"
            },
            "fuse1": {
                "default": "0",
                "name": "CKSEL1",
                "text": "Select Clock Source"
            },
            "fuse2": {
                "default": "0",
                "name": "CKSEL2",
                "text": "Select Clock Source"
            },
            "fuse3": {
                "default": "0",
                "name": "CKSEL3",
                "text": "Select Clock Source"
            },
            "fuse6": {
                "default": "1",
                "name": "BODLEVEL0",
                "text": "Brown out detector enable"
            },
            "fuse7": {
                "default": "1",
                "name": "BODLEVEL1",
                "text": "Brown out detector trigger level"
            },
            "nmb_fuse_bits": "6",
            "nmb_text": "19",
            "text1": {
                "mask": "0xC0",
            "text": "BOD disabled; [BODLEVEL=11]",
                "value": "0x40"
            },
            "text10": {
                "mask": "0x0F",
            "text": "External RC Oscillator fast rising power; [CKSEL=0110]",
                "value": "0x06"
            },
            "text11": {
                "mask": "0x0F",
            "text": "External RC Oscillator BOD enabled; [CKSEL=0111]",
                "value": "0x07"
            },
            "text12": {
                "mask": "0x0F",
            "text": "External Low-Frequency Crystal; [CKSEL=1000]",
                "value": "0x08"
            },
            "text13": {
                "mask": "0x0F",
            "text": "External Low-Frequency Crystal; [CKSEL=1001]",
                "value": "0x09"
            },
            "text14": {
                "mask": "0x0F",
            "text": "Crystal Oscillator slowly rising power; [CKSEL=1010]",
                "value": "0x0A"
            },
            "text15": {
                "mask": "0x0F",
            "text": "Crystal Oscillator fast rising power; [CKSEL=1011]",
                "value": "0x0B"
            },
            "text16": {
                "mask": "0x0F",
            "text": "Crystal Oscillator BOD enabled; [CKSEL=1100]",
                "value": "0x0C"
            },
            "text17": {
                "mask": "0x0F",
            "text": "Ceramic Resonator/External Clock slowly rising power; [CKSEL=1101]",
                "value": "0x0D"
            },
            "text18": {
                "mask": "0x0F",
            "text": "Ceramic Resonator fast rising power; [CKSEL=1110]",
                "value": "0x0E"
            },
            "text19": {
                "mask": "0x0F",
            "text": "Ceramic Resonator BOD enabled; [CKSEL=1111]",
                "value": "0x0F"
            },
            "text2": {
                "mask": "0xC0",
            "text": "Brown-out detection level at VCC=2.7 V; [BODLEVEL=10]",
                "value": "0x80"
            },
            "text3": {
                "mask": "0xC0",
            "text": "Brown-out detection level at VCC=4.0 V; [BODLEVEL=00]",
                "value": "0x00"
            },
            "text4": {
                "mask": "0x0F",
            "text": "External Clock fast rising power; [CKSEL=0000]",
                "value": "0x00"
            },
            "text5": {
                "mask": "0x0F",
            "text": "External Clock BOD enabled; [CKSEL=0001]",
                "value": "0x01"
            },
            "text6": {
                "mask": "0x0F",
            "text": "Internal RC Ocsillator slowly rising power ; default value; [CKSEL=0010]",
                "value": "0x02"
            },
            "text7": {
                "mask": "0x0F",
            "text": "Internal RC Ocsillator fast rising power; [CKSEL=0011]",
                "value": "0x03"
            },
            "text8": {
                "mask": "0x0F",
            "text": "Internal RC Oscillator BOD enabled; [CKSEL=0100]",
                "value": "0x04"
            },
            "text9": {
                "mask": "0x0F",
            "text": "External RC Oscillator slowly rising power; [CKSEL=0101]",
                "value": "0x05"
            }
        }
    },
    "io": {
        "max_addr": "0x5F",
        "min_addr": "0x20"
    },
    "ivt": [
        {
            "address": "0x0028",
            "desc": "Store Program Memory Ready",
            "name": "SPM_RDY"
        },
        {
            "address": "0x0026",
            "desc": "2-wire Serial Interface",
            "name": "TWI"
        },
        {
            "address": "0x0024",
            "desc": "Analog Comparator",
            "name": "ANA_COMP"
        },
        {
            "address": "0x0022",
            "desc": "EEPROM Ready",
            "name": "EE_RDY"
        },
        {
            "address": "0x0020",
            "desc": "ADC Conversion Complete",
            "name": "ADC"
        },
        {
            "address": "0x001E",
            "desc": "USART, Tx Complete",
            "name": "USART, TXC"
        },
        {
            "address": "0x001C",
            "desc": "USART Data Register Empty",
            "name": "USART, UDRE"
        },
        {
            "address": "0x001A",
            "desc": "USART, Rx Complete",
            "name": "USART, RXC"
        },
        {
            "address": "0x0018",
            "desc": "Serial Transfer Complete",
            "name": "SPI, STC"
        },
        {
            "address": "0x0016",
            "desc": "Timer/Counter0 Overflow",
            "name": "TIMER0 OVF"
        },
        {
            "address": "0x0014",
            "desc": "Timer/Counter0 Compare Match",
            "name": "TIMER0 COMP"
        },
        {
            "address": "0x0012",
            "desc": "Timer/Counter1 Overflow",
            "name": "TIMER1 OVF"
        },
        {
            "address": "0x0010",
            "desc": "Timer/Counter1 Compare Match B",
            "name": "TIMER1 COMPB"
        },
        {
            "address": "0x000E",
            "desc": "Timer/Counter1 Compare Match A",
            "name": "TIMER1 COMPA"
        },
        {
            "address": "0x000C",
            "desc": "Timer/Counter1 Capture Event",
            "name": "TIMER1 CAPT"
        },
        {
            "address": "0x000A",
            "desc": "Timer/Counter2 Overflow",
            "name": "TIMER2 OVF"
        },
        {
            "address": "0x0008",
            "desc": "Timer/Counter2 Compare Match",
            "name": "TIMER2 COMP"
        },
        {
            "address": "0x0006",
            "desc": "External Interrupt Request 2",
            "name": "INT2"
        },
        {
            "address": "0x0004",
            "desc": "External Interrupt Request 1",
            "name": "INT1"
        },
        {
            "address": "0x0002",
            "desc": "External Interrupt Request 0",
            "name": "INT0"
        }
    ],
    "mcu": "ATMEGA323",
    "core": "LTE64K",
    "delay_src_path": "delays/lte64k/__lib_delays.c",
    "package": {
    "packages": "[TQFP]",
        "tqfp": {
            "nmb_pin": "44",
            "pin1": {
            "name": "[PB5:MOSI]",
                "text": "MOSI: SPI Master data output, slave data input for SPI channel. When the SPI is enabled as a slave, this pin is configured as an input regardless of the setting of DDB5. When the SPI is enabled as a master, the data direction of this pin is con-trolled by DDB5. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB5 bit. See the description of the SPI port for further details."
            },
            "pin10": {
            "name": "[PD1:TXD]",
                "text": "Transmit Data (data output pin for the UART). When the UART Transmitter is enabled, this pin is configured as an output, regardless of the value of DDD1."
            },
            "pin11": {
            "name": "[PD2:INT0]",
                "text": "INT0, External Interrupt source 0: The PD2 pin can serve as an external interrupt source to the MCU. See the interrupt description for further details and how to enable the source."
            },
            "pin12": {
            "name": "[PD3:INT1]",
                "text": "INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt source to the MCU. See the interrupt description for further details and how to enable the source."
            },
            "pin13": {
            "name": "[PD4:OC1B]",
            "text": "OC1B, Output compare matchB output: The PD4 pin can serve as an external output for the Timer/Counter1 output com-pareB. The pin has to be configured as an output (DDD4 set [one]) to serve this function. See the timer description on how to enable this function. The OC1B pin is also the output pin for the PWM mode timer function."
            },
            "pin14": {
            "name": "[PD5:OC1A]",
            "text": "OC1A, Output compare matchA output: The PD5 pin can serve as an external output for the Timer/Counter1 output com-pareA. The pin has to be configured as an output (DDD5 set [one]) to serve this function. See the timer description on how to enable this function. The OC1A pin is also the output pin for the PWM mode timer function."
            },
            "pin15": {
            "name": "[PD6:ICP]",
            "text": "ICP – Input Capture Pin: The PD6 pin can act as an input capture pin for Timer/Counter1. The pin has to be configured as an input (DDD6 cleared [zero]) to serve this function. See the timer description on how to enable this function."
            },
            "pin16": {
            "name": "[PD7:OC2]",
            "text": "OC2, Timer/Counter2 output compare match output: The PD7 pin can serve as an external output for the Timer/Counter2 output compare. The pin has to be configured as an output (DDD7 set [one]) to serve this function. See the timer descrip-tion on how to enable this function. The OC2 pin is also the output pin for the PWM mode timer function."
            },
            "pin17": {
            "name": "[VCC]"
            },
            "pin18": {
            "name": "[GND]"
            },
            "pin19": {
            "name": "[PC0:SCL]",
                "text": "SCL, 2-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the 2-wire Serial Interface, pin PC1 is disconnected from the port and becomes the Serial Clock I/O pin for the 2-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal."
            },
            "pin2": {
            "name": "[PB6:MISO]",
                "text": "MISO: Master data input, slave data output pin for SPI channel. When the SPI is enabled as a master, this pin is configured as an input regardless of the setting of DDB6. When the SPI is enabled as a slave, the data direction of this pin is controlled by DDB6. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB6 bit. See the description of the SPI port for further details."
            },
            "pin20": {
            "name": "[PC1:SDA]",
                "text": "SDA, 2-wire Serial Bus Data: When the TWEN bit in TWCR is set (one) to enable the 2-wire Serial Interface, pin PC1 is dis-connected from the port and becomes the Serial Data I/O pin for the 2-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal, and the pin is driven by an open collector driver with slew rate limitation."
            },
            "pin21": {
            "name": "[PC2:TMS]",
                "text": "TMS, JTAG Test Mode Select: This pin is used for navigating through the TAP-controller state machine. When the JTAG interface is enabled, this pin can not be used as an I/O pin. Refer to the section “JTAG Interface and the On-Chip Debug System” on page 130 for details on operation of the JTAG interface."
            },
            "pin22": {
            "name": "[PC3:TCK]",
                "text": "TCK, JTAG Test Clock: JTAG operation is synchronous to TCK. When the JTAG interface is enabled, this pin can not be used as an I/O pin. Refer to the section “JTAG Interface and the On-Chip Debug System” on page 130 for details on operation of the JTAG interface."
            },
            "pin23": {
            "name": "[PC4:TDO]",
                "text": "TDO, JTAG Test Data Out: Serial output data from Instruction register or Data Register. When the JTAG interface is enabled, this pin can not be used as an I/O pin. Refer to the section “JTAG Interface and the On-Chip Debug System” on page 130 for details on operation of the JTAG interface."
            },
            "pin24": {
            "name": "[PC5:TDI]",
                "text": "TDI, JTAG Test Data In: Serial input data to be shifted in to the Instruction Register or Data Register (scan chains). When the JTAG interface is enabled, this pin can not be used as an I/O pin. Refer to the section “JTAG Interface and the On-Chip Debug System” on page 130 for details on operation of the JTAG interface."
            },
            "pin25": {
            "name": "[PC6:TOSC1]",
                "text": "TOSC1, Timer Oscillator pin 1: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter1, pin PC6 is disconnected from the port, and becomes the input of the inverting oscillator amplifier. In this mode, a crystal oscillator is connected to this pin, and the pin can not be used as an I/O pin."
            },
            "pin26": {
            "name": "[PC7:TOSC2]",
                "text": "TOSC2, Timer Oscillator pin 2: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PC7 is disconnected from the port, and becomes the inverting output of the oscillator amplifier. In this mode, a crystal oscillator is connected to this pin, and the pin can not be used as an I/O pin."
            },
            "pin27": {
            "name": "[AVCC]"
            },
            "pin28": {
            "name": "[AGND]"
            },
            "pin29": {
            "name": "[AREF]"
            },
            "pin3": {
            "name": "[PB7_SCK]",
                "text": "SCK: Master clock output, slave clock input pin for SPI channel. When the SPI is enabled as a slave, this pin is configured as an input regardless of the setting of DDB7. When the SPI is enabled as a master, the data direction of this pin is con-trolled by DDB7. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB7 bit. See the description of the SPI port for further details."
            },
            "pin30": {
            "name": "[PA7:ADC7]"
            },
            "pin31": {
            "name": "[PA6:ADC6]"
            },
            "pin32": {
            "name": "[PA5:ADc5]"
            },
            "pin33": {
            "name": "[PA4:ADC4]"
            },
            "pin34": {
            "name": "[PA3:ADC3]"
            },
            "pin35": {
            "name": "[PA2:ADC2]"
            },
            "pin36": {
            "name": "[PA1:ADC1]"
            },
            "pin37": {
            "name": "[PA0:ADC0]"
            },
            "pin38": {
            "name": "[VCC]"
            },
            "pin39": {
            "name": "[GND]"
            },
            "pin4": {
            "name": "['RESET]"
            },
            "pin40": {
            "name": "[PB0:XCK:T0]",
                "text": "T0, Timer/Counter0 counter source. See the timer description for further details. XCK, USART external clock. See the USART description for further details."
            },
            "pin41": {
            "name": "[PB1:T1]",
                "text": "T1: Timer/Counter1 counter source. See the timer description for further details"
            },
            "pin42": {
            "name": "[PB2:AIN0:INT2]",
                "text": "AIN0, Analog Comparator Positive Input. When configured as an input (DDB2 is cleared (zero)) and with the internal MOS pull up resistor switched off (PB2 is cleared (zero)), this pin also serves as the positive input of the on-chip analog compar-ator. During power down mode, the schmitt trigger of the digital input is disconnected if INT2 is not enabled. This allows analog signals which are close to V CC /2 to be present during power down without causing excessive power consumption. INT2, External Interrupt source 2: The PB2 pin can serve as an external interrupt source to the MCU. See “MCU Control and Status Register - MCUCSR” for further details"
            },
            "pin43": {
            "name": "[PB3:AIN1:OC0]",
                "text": "AIN1, Analog Comparator Negative Input. When configured as an input (DDB3 is cleared (zero)) and with the internal MOS pull up resistor switched off (PB3 is cleared (zero)), this pin also serves as the negative input of the on-chip analog compar-ator. During power down mode, the schmitt trigger of the digital input is disconnected. This allows analog signals which are close to V CC /2 to be present during power down without causing excessive power consumption. OC0, Output compare match output: The PB3 pin can serve as an external output for the Timer/Counter0 compare match. The PB3 pin has to be configured as an output (DDB3 set (one)) to serve this function. See “8-bit Timers/Counters T/C0 and T/C2” for further details, and how to enable the output. The OC0 pin is also the output pin for the PWM mode timer functio"
            },
            "pin44": {
            "name": "[PB4:'SS]",
                "text": "SS: Slave port select input. When the SPI is enabled as a slave, this pin is configured as an input regardless of the setting of DDB4. As a slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a master, the data direc-tion of this pin is controlled by DDB4. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB4 bit. See the description of the SPI port for further details."
            },
            "pin5": {
            "name": "[VCC]"
            },
            "pin6": {
            "name": "[GND]"
            },
            "pin7": {
            "name": "[XTAL2]"
            },
            "pin8": {
            "name": "[XTAL1]"
            },
            "pin9": {
            "name": "[PD0:RXD]",
                "text": "Receive Data (data input pin for the UART). When the UART Receiver is enabled, this pin is configured as an input, regard-less of the value of DDD0. When the UART forces this pin to be an input, a logical “1” in PORTD0 will turn on the internal pull-up."
            }
        }
    },
    "ram": {
        "max_addr": "0x085F",
        "min_addr": "0x0060"
    },
    "rom": {
        "max_addr": "0x3FFF",
        "min_addr": "0x0000"
    },
    "rx": {
        "max_addr": "0x1F",
        "min_addr": "0x00"
    },
    "clock": "1",
    "instruction_set": [
        "ADD",
        "ADC",
        "ADIW",
        "SUB",
        "SUBI",
        "SBC",
        "SBCI",
        "SBIW",
        "AND",
        "ANDI",
        "OR",
        "ORI",
        "EOR",
        "COM",
        "NEG",
        "SBR",
        "CBR",
        "INC",
        "DEC",
        "TST",
        "CLR",
        "SER",
        "MUL",
        "MULS",
        "MULSU",
        "FMUL",
        "FMULS",
        "FMULSU",
        "RJMP",
        "IJMP",
        "JMP",
        "RCALL",
        "ICALL",
        "CALL",
        "RET",
        "RETI",
        "CPSE",
        "CP",
        "CPC",
        "CPI",
        "SBRC",
        "SBRS",
        "SBIC",
        "SBIS",
        "BRBS",
        "BRBC",
        "BREQ",
        "BRNE",
        "BRCS",
        "BRCC",
        "BRSH",
        "BRLO",
        "BRMI",
        "BRPL",
        "BRGE",
        "BRLT",
        "BRHS",
        "BRHC",
        "BRTS",
        "BRTC",
        "BRVS",
        "BRVC",
        "BRIE",
        "BRID",
        "MOV",
        "MOVW",
        "LDI",
        "LDS",
        "LD_X",
        "LD_Xi",
        "LD_dX",
        "LD_Y",
        "LD_Yi",
        "LD_dY",
        "LDD_Y",
        "LD_Z",
        "LD_Zi",
        "LD_dZ",
        "LDD_Z",
        "STS",
        "ST_X",
        "ST_Xi",
        "ST_dX",
        "ST_Y",
        "ST_Yi",
        "ST_dY",
        "STD_Y",
        "ST_Z",
        "ST_Zi",
        "ST_dZ",
        "STD_Z",
        "LPM_Z2R0",
        "LPM_Z",
        "LPM_Zi",
        "ELPM_Z",
        "ELPM_Zi",
        "SPM",
        "IN",
        "OUT",
        "PUSH",
        "POP",
        "LSL",
        "LSR",
        "ROL",
        "ROR",
        "ASR",
        "SWAP",
        "SBI",
        "CBI",
        "BST",
        "BLD",
        "BSET",
        "BCLR",
        "SEC",
        "CLC",
        "SEN",
        "CLN",
        "SEZ",
        "CLZ",
        "SEI",
        "CLI",
        "SES",
        "CLS",
        "SEV",
        "CLV",
        "SET",
        "CLT",
        "SEH",
        "CLH",
        "BREAK",
        "NOP",
        "SLEEP",
        "WDR"
    ]
}
