// Test MemInterconnect.

sys = {
    cores = {
        c = {
            cores = 128;
            type = "Timing";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 128;
            size = 65536;
        };
        l1i = {
            caches = 128;
            size = 32768;
        };
    };

    mem = {
        controllers = 128;
        splitAddrs = false;
    }

    interconnects = {
        c2m = {
            interface0 = {
                parent = "l1";
                addressMap = {
                    type = "StaticInterleaving";
                    chunkSize = 4096L;  # 4 kB
                }
            }

            routingAlgorithm = {
                type = "Direct";
                terminals = 8
            }

            routers = {
                type = "Timing";
                latency = 1;  # cycles
                portWidth = 64;  # bits
            }

            upperLevel = {
                routingAlgorithm = {
                    type = "Mesh2DDimensionOrder";
                    dimX = 4;
                    dimY = 4;
                }

                routers = {
                    type = "Simple";
                    latency = 4;  # cycles
                }
            }
        }
    }
};

sim = {
    gmMBytes = 2048;
    printHierarchy = true;
};

process0 = {
    command = "./stream";
};

