// Seed: 896460634
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  logic [1 'h0 : 1] id_3;
  assign id_3[1] = -1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output logic id_2
);
  always @(*) begin : LABEL_0
    if (1) id_2 <= ~id_0;
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_1 = id_0;
  wire id_4;
  assign id_2 = id_0 == 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wand id_4;
  output supply0 id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 'd0 -  1 'h0 : -1] id_5 = id_5;
  assign id_3 = 'b0;
  logic id_6;
  ;
  assign id_4 = id_6 ? id_1 : -1;
endmodule
module module_3 #(
    parameter id_7 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  nor primCall (id_6, id_13, id_2, id_3, id_1, id_8, id_14, id_5, id_10, id_11);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_8,
      id_8,
      id_5,
      id_6
  );
  assign id_15 = id_14;
  logic [id_7 : 1] id_16 = id_6, id_17;
endmodule
