read_verilog -sv src/uart_tx.v
synth
select
show
