INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sources_1/new/BRAM_Using_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Using_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.srcs/sim_1/new/BRAM_Using_IP_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Using_IP_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/BRAM_Using IP/BRAM_Using IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
