<!DOCTYPE html>
<html>
<head>
   <title>Jae Woo Ok - Resume</title>
   <link rel="stylesheet" href="styles.css">
</head>

<body id="resume-body">
  <nav class="top-nav">
    <ul>
      <li><a href="index.html">Home</a></li>
    </ul>
  </nav>

  <main>
    <h1 class="resume-title"> Jae Woo Ok </h1>
    <p class="resume-intro1"> Computer Engineering Student <br>
      									      Phone: (224) 714-7188 <br>
                              Address: 722 Clark Street, Unit 209 Evanston, IL, 60201	<br>
    </p>
    <p class="resume-intro2"> JaeOk2017@u.northwestern.edu <br>
                              Github/Portfolio: https://github.com/jaewoook-hub
    </p>

    <h2 class="education"> EDUCATION </h2>
    <p>
      <b>Northwestern University</b> - Evanston, IL <br>
      Master of Science in Computer Engineering - June 2020 (expected) <br>
      GPA 3.64/4.00 <br>
      Relevant Coursework: Parallel Architectures, Advanced VLSI IC Design, VLSI Algorithmics, Advanced Computer Architecture, <br>
      Int. Parallel Computing, Massively Parallel Prog w/ CUDA, DSP, Embedded Systems, Computer Vision <br>
      <br>
      <b>Northwestern University</b> - Evanston, IL <br>
      Bachelor of Science in Computer Engineering - June 2019 <br>
      GPA 3.04/4.00 <br>
      Relevant Coursework: ASIC & FPGA Design, Computer Architecture, Digital Design, Computer Architecture Projects, VLSI Circuits,<br>
      VLSI Systems Design Projects, Data Structures and Algorithms, Computer System Software
    </p>
    <h2> EXPERIENCE </h2>
    <p>
      <b>FPGA-HLS Research Group, Northwestern University</b> – Evanston, IL <br>
      Research Assistant <br>
      June 2019 - Present <br>
      <ul>
      <li>Researching computer vision with FPGA and OpenCL high-level synthesis flow</li>
      <li>Implemented a synchronous, low-power Canny Edge and Hough Transform edge detection algorithms with FIFO data streaming on Intel Cyclone V FPGA (50 MHz) using VHDL, described in RTL</li>
      <li>Verification using testbench on ModelSim. Resource count, and performance/timing analysis on Intel-Quartus II</li>
      </ul>
      <b>Rogers Research Group, Northwestern University</b> – Evanston, IL <br>
      Research Assistant <br>
      June ~ August 2018 <br>
      <ul>
      <li>Developed code on the Nordic nRF52832 SoC chip to be able to receive Bluetooth 5 communication and data streaming from the chip to the corresponding smartphone application in C</li>
      <li>Communicated and met with team and team leader on a regular basis to share and present progress</li>
      </ul>
      <b>Third Republic of Korea Army 13th Signal Group HQ</b> – Yongin, Republic of Korea <br>
      Sergeant, Squad Captain, Administration/Telecommunications <br>
      August 2015 – May 2017 <br>
      <ul>
      <li>Performed various administrative and management tasks to help regulate and supervise military training operations and the status of the base</li>
      </ul>
    </p>

    <h2> PROJECTS </h2>
    <p>
      <b>Razor-FF/Error-Resilient Processor Implementation</b>	- March 2020 <br>
      <ul>
      <li>Implemented a Razor-FF design through Cadence Virtuoso, and physical verification in schematic and layout was completed using DRC and LVS checks</li>
      <li>Extended design through Cadence Innovus to implement an error-resilient pipelined processor</li>
      </ul>
      <b>CUDA Projects</b> -  December 2019 <br>
      <ul>
      <li>Translated existing C code algorithms into CUDA, namely matrix multiplication, histogram bin sorting, and 2D-array sorting, and ran improved code with the GPU on local machine to give high performance speedup results</li>
      </ul>
    <b>RISC ISA Single Cycle Pipelined Processor, Computer Architecture Course</b>	- December 2018 <br>
    <ul>
    <li>Coded in Verilog and VHDL, Pipelined Processor includes components such as the ALU, memory unit, registers, control signals, and instruction fetch unit with 5 pipeline stages, Fetch, Decode, Execute, Memory Access, Writeback</li>
    <li>Verification using testbench and ModelSim</li>
    </ul>
    </p>
    <h2> SKILLS </h2>
    <p>
    <ul>
      <li>HDL: VHDL, Verilog</li>
      <li>Computer Languages: MATLAB, C, C++, C#</li>
      <li>Software: Linux, Git, Cadence Virtuoso, Cadence Innovus, Quartus II, ModelSim</li>

      <li>Computer: Microsoft Word, Excel, and PowerPoint</li>
      <li>Languages: Fluent in English, Korean, and Chinese</li>
      <li>Affiliations: NU Robotics, IEEE, ReFresh Dance Crew, Korean American Student Association</li>
    </ul>
    </p>
  </main>

</body>

</html>
