/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  reg [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_0z = ~((in_data[77] & in_data[3]) | in_data[46]);
  assign celloutsig_1_11z = ~((celloutsig_1_1z & celloutsig_1_3z) | celloutsig_1_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_5z & celloutsig_1_5z) | celloutsig_1_2z);
  assign celloutsig_1_13z = ~((celloutsig_1_7z & celloutsig_1_8z) | celloutsig_1_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_7z & celloutsig_1_0z) | celloutsig_1_6z);
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_10z) | celloutsig_1_7z);
  assign celloutsig_1_16z = ~((celloutsig_1_1z & celloutsig_1_8z) | celloutsig_1_14z);
  assign celloutsig_1_17z = ~((celloutsig_1_16z & celloutsig_1_15z) | celloutsig_1_15z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[80]) | celloutsig_0_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_13z & celloutsig_1_11z) | celloutsig_1_17z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z & in_data[39]) | celloutsig_0_2z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_4z);
  assign celloutsig_0_6z = ~((in_data[12] & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_8z) | celloutsig_0_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_8z) | celloutsig_0_7z[5]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z[9] & celloutsig_0_1z) | celloutsig_0_11z);
  assign celloutsig_0_1z = ~((in_data[39] & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z & celloutsig_0_0z) | celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[115] & in_data[109]) | in_data[137]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[112]) | in_data[134]);
  assign celloutsig_1_2z = ~((in_data[119] & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & in_data[99]) | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((in_data[165] & in_data[163]) | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_2z) | celloutsig_1_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_0z) | celloutsig_1_5z);
  assign celloutsig_1_8z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[47]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z & in_data[133]) | in_data[152]);
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_18z = { _00_[1:0], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 18'h00000;
    else if (celloutsig_1_19z) celloutsig_0_7z = { in_data[75:69], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
