// Seed: 2597602681
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_1 <= -1;
    id_1 = 1 - id_2;
  end
  initial $display(1, id_1, -1'b0);
  wire id_3;
  assign id_1 = id_2;
  assign id_1 = 1 || ~|1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0
);
  wor id_2;
  always @(posedge id_2) id_3 <= id_0 - 1;
  assign id_2 = -1 | 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
