[
    {
        "EventCode": "0xA4",
        "Counter": "0,1,2,3",
        "UMask": "0x1",
        "EventName": "TOPDOWN.BAD_SPEC_CYCLES_CORE",
        "SampleAfterValue": "2000003",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0xA4",
        "Counter": "0,1,2,3",
        "UMask": "0x2",
        "EventName": "TOPDOWN.BACKEND_BOUND_CORE",
        "SampleAfterValue": "2000003",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0xC1",
        "Counter": "0,1,2,3",
        "UMask": "0x2",
        "EventName": "ASSISTS.FP",
        "SampleAfterValue": "100003",
        "BriefDescription": "Cycles with any input/output SSE or FP assist",
        "CounterMask": "1",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0xC1",
        "Counter": "0,1,2,3",
        "UMask": "0x7",
        "EventName": "ASSISTS.ANY",
        "SampleAfterValue": "100003",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "PublicDescription": "This event counts the number of hardware interruptions received by the processor.",
        "EventCode": "0xCB",
        "Counter": "0,1,2,3",
        "UMask": "0x1",
        "EventName": "HW_INTERRUPTS.RECEIVED",
        "SampleAfterValue": "203",
        "BriefDescription": "Number of hardware interrupts received by the processor.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0x28",
        "Counter": "0,1,2,3",
        "UMask": "0x7",
        "EventName": "CORE_POWER.LVL0_TURBO_LICENSE",
        "SampleAfterValue": "200003",
        "BriefDescription": "Core cycles where the core was running with power-delivery for baseline license level 0.  This includes non-AVX codes, SSE, AVX 128-bit, and low-current AVX 256-bit codes.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0x28",
        "Counter": "0,1,2,3",
        "UMask": "0x18",
        "EventName": "CORE_POWER.LVL1_TURBO_LICENSE",
        "SampleAfterValue": "200003",
        "BriefDescription": "Core cycles where the core was running with power-delivery for license level 1.  This includes high current AVX 256-bit instructions as well as low current AVX 512-bit instructions.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    },
    {
        "EventCode": "0x28",
        "Counter": "0,1,2,3",
        "UMask": "0x20",
        "EventName": "CORE_POWER.LVL2_TURBO_LICENSE",
        "SampleAfterValue": "200003",
        "BriefDescription": "Core cycles where the core was running with power-delivery for license level 2 (introduced in SKX).  This includes high current AVX 512-bit instructions.",
        "CounterHTOff": "0,1,2,3,4,5,6,7"
    }
]