# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_5.srcs/sources_1/new/mem_to_wb_f.v"
verilog xil_defaultlib  "../../../project_5.srcs/sources_1/new/exe_to_mem.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Control_Unit.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Select_Register.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Instruction_Memory.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Register_File.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Adder.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Send_Instruction_Next.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/id_to_exe.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Second_Input_ALU.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Sign_Extension.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/PC_Memory.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/Data_Memory.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/CPU.v"
verilog xil_defaultlib  "../../../../Final/lab4/lab4.srcs/sources_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
