<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 2 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
defines: 
time_elapsed: 1.184s
ram usage: 43076 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpol4c0qqp/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: No timescale set for &#34;dpram&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Compile module &#34;work@dpram&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:7</a>: Implicit port type (wire) for &#34;doutb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Top level module &#34;work@dpram&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_dpram of type 32 (module) @ 1
Object:  of type 8 (cont_assign) @ 15
Object: mem of type 106 (bit_select) @ 15
Object: alb of type 608 (ref_obj) @ 15
Object: doutb of type 608 (ref_obj) @ 15
Object:  of type 40 (param_assign) @ 2
Object: aw of type 41 (parameter) @ 2
Object:  of type 7 (constant) @ 2
Object:  of type 40 (param_assign) @ 3
Object: dw of type 41 (parameter) @ 3
Object:  of type 7 (constant) @ 3
Object:  of type 40 (param_assign) @ 10
Object: sz of type 41 (parameter) @ 10
Object:  of type 7 (constant) @ 10
Object:  of type 1 (always) @ 13
Object:  of type 39 (operation) @ 13
Object: clka of type 608 (ref_obj) @ 13
Object:  of type 22 (if_stmt) @ 13
Object: wena of type 608 (ref_obj) @ 13
Object:  of type 3 (assignment) @ 13
Object: dina of type 608 (ref_obj) @ 13
Object: mem of type 106 (bit_select) @ 13
Object: addra of type 608 (ref_obj) @ 13
Object:  of type 1 (always) @ 14
Object:  of type 39 (operation) @ 14
Object: clkb of type 608 (ref_obj) @ 14
Object:  of type 3 (assignment) @ 14
Object: addrb of type 608 (ref_obj) @ 14
Object: alb of type 608 (ref_obj) @ 14
Object: builtin of type 600 (package) @ 0
Object: work_dpram of type 32 (module) @ 1
Object: clka of type 44 (port) @ 4
Object: clkb of type 44 (port) @ 4
Object: wena of type 44 (port) @ 4
Object: addra of type 44 (port) @ 5
Object:  of type 115 (range) @ 5
Object:  of type 7 (constant) @ 5
Object:  of type 7 (constant) @ 5
Object: addrb of type 44 (port) @ 5
Object: dina of type 44 (port) @ 6
Object:  of type 115 (range) @ 6
Object:  of type 7 (constant) @ 6
Object:  of type 7 (constant) @ 6
Object: doutb of type 44 (port) @ 7
Object:  of type 115 (range) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 7 (constant) @ 7
Object: clka of type 36 (logic_net) @ 4
Object: clkb of type 36 (logic_net) @ 4
Object: wena of type 36 (logic_net) @ 4
Object: addra of type 36 (logic_net) @ 5
Object: addrb of type 36 (logic_net) @ 5
Object: dina of type 36 (logic_net) @ 6
Object: doutb of type 36 (logic_net) @ 7
-Info: 	! Unhandled net type: 0
Object: alb of type 36 (logic_net) @ 12
Object:  of type 115 (range) @ 12
Object:  of type 7 (constant) @ 12
Object:  of type 7 (constant) @ 12
Object: mem of type 114 (array_net) @ 11
Object:  of type 115 (range) @ 11
Object:  of type 7 (constant) @ 11
Object:  of type 7 (constant) @ 11
Object:  of type 115 (range) @ 11
Object:  of type 7 (constant) @ 11
Object:  of type 7 (constant) @ 11
%Warning-WIDTH: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;addrb&#39; generates 1 bits.
                      : ... In instance work_dpram
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
+ make -C vbuild -f Vtop.mk
make[1]: warning: jobserver unavailable: using -j1.  Add &#39;+&#39; to parent make rule.
make[1]: Entering directory &#39;/tmpfs/tmp/tmpol4c0qqp/vbuild&#39;
Vtop.mk:53: /tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work/image/share/verilator/include/verilated.mk: No such file or directory
make[1]: *** No rule to make target &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: Failed to remake makefile &#39;/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work/image/share/verilator/include/verilated.mk&#39;.
make[1]: *** No rule to make target &#39;Vtop__ALL.a&#39;, needed by &#39;vmain&#39;.
make[1]: Target &#39;default&#39; not remade because of errors.
make[1]: Leaving directory &#39;/tmpfs/tmp/tmpol4c0qqp/vbuild&#39;

</pre>
</body>