Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 27 12:48:38 2023
| Host         : DESKTOP-RSDARAS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file maqueta_21_22_control_sets_placed.rpt
| Design       : maqueta_21_22
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |              55 |           19 |
| No           | Yes                   | No                     |              80 |           23 |
| Yes          | No                    | No                     |              21 |           11 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |              92 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | work_ST_DS18B20/crc_en0                  |                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | work_sensor_hall/sentido_salida0         |                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | work_bin_BCD/vector_aux[7]               | inicio_IBUF                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | work_bin_BCD/vector_aux[11]              | inicio_IBUF                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | work_ST_DS18B20/WRITE_BYTE_CNT0          |                                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | work_bin_BCD/enable_aux                  | inicio_IBUF                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | work_ST_DS18B20/flag0                    |                                                      |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                                          | work_HC_SR04/reloj_1mhz[6]_i_1_n_0                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                          | work_ST_DS18B20/p_0_in                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | work_HC_SR04/estado                      | inicio_IBUF                                          |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | work_ST_DS18B20/GET_DATA_CNT0            | work_ST_DS18B20/GET_DATA_CNT[6]_i_1_n_0              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | work_pwm_motor_DC/duty_cycle             | inicio_IBUF                                          |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | work_sensor_hall/rpm0                    | work_sensor_hall/rpm[7]_i_1_n_0                      |                8 |              8 |         1.00 |
|  clk_IBUF_BUFG | work_bin_BCD/decenas                     | inicio_IBUF                                          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | work_ST_DS18B20/state0                   |                                                      |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG |                                          |                                                      |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | work_sensor_hall/cont0                   | work_sensor_hall/cont[15]_i_1_n_0                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                          | work_pwm_motor_DC/contador_aux_duty_cycle[0]_i_1_n_0 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | work_ST_DS18B20/p_0_in                   | work_ST_DS18B20/i[0]_i_1_n_0                         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | work_HC_SR04/cont_base_ciclo[26]_i_1_n_0 | inicio_IBUF                                          |               10 |             27 |         2.70 |
|  clk_IBUF_BUFG |                                          | inicio_IBUF                                          |               32 |            102 |         3.19 |
+----------------+------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


