

================================================================
== Vivado HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sat Aug  1 10:33:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  200|  200|         4|          -|          -|    50|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   50|   50|         2|          1|          1|    50|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 63 64 }
  Pipeline-1 : II = 2, D = 3, States = { 68 69 70 }
  Pipeline-2 : II = 1, D = 2, States = { 72 73 }
  Pipeline-3 : II = 1, D = 2, States = { 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_1)
	13  / (tmp_1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / (!tmp_5)
	66  / (tmp_5)
62 --> 
	63  / true
63 --> 
	65  / (exitcond)
	64  / (!exitcond)
64 --> 
	63  / true
65 --> 
66 --> 
	67  / (!exitcond_flatten1)
	65  / (exitcond_flatten1)
67 --> 
	68  / (!exitcond_flatten8)
	75  / (exitcond_flatten8)
68 --> 
	71  / (exitcond_flatten)
	69  / (!exitcond_flatten)
69 --> 
	70  / true
70 --> 
	68  / true
71 --> 
	72  / true
72 --> 
	74  / (tmp_8)
	73  / (!tmp_8)
73 --> 
	72  / true
74 --> 
	67  / true
75 --> 
	77  / (exitcond_flatten2)
	76  / (!exitcond_flatten2)
76 --> 
	75  / true
77 --> 
	66  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 78 [1/1] (2.27ns)   --->   "%buf = alloca [200 x i32], align 4" [LeNet_wrapper/../hw_library/pool.h:124]   --->   Operation 78 'alloca' 'buf' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%acc = alloca [50 x i32], align 16" [LeNet_wrapper/../hw_library/pool.h:126]   --->   Operation 79 'alloca' 'acc' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:72]   --->   Operation 80 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/pool.h:74]   --->   Operation 81 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 82 'read' 'tmp_V_2' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_2)" [LeNet_wrapper/../hw_library/pool.h:78]   --->   Operation 83 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:80]   --->   Operation 84 'read' 'tmp_V_4' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_4)" [LeNet_wrapper/../hw_library/pool.h:82]   --->   Operation 85 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 86 [1/1] (3.63ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:84]   --->   Operation 86 'read' 'tmp_V_6' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_6)" [LeNet_wrapper/../hw_library/pool.h:86]   --->   Operation 87 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 88 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:88]   --->   Operation 88 'read' 'tmp_V_8' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 89 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_8)" [LeNet_wrapper/../hw_library/pool.h:90]   --->   Operation 89 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 90 [1/1] (3.63ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 90 'read' 'tmp_V_10' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_10)" [LeNet_wrapper/../hw_library/pool.h:94]   --->   Operation 91 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:96]   --->   Operation 92 'read' 'tmp_V_12' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_12)" [LeNet_wrapper/../hw_library/pool.h:98]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:100]   --->   Operation 96 'read' 'tmp_V_14' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 97 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_14)" [LeNet_wrapper/../hw_library/pool.h:102]   --->   Operation 97 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 2" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 98 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32* @IFMCH_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 99 'load' 'IFMCH_curr_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "store i32 %tmp_V_10, i32* @IFMCH_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:115]   --->   Operation 101 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %tmp_V_12, i32* @IFMDim_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:116]   --->   Operation 102 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.76ns)   --->   "br label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:118]   --->   Operation 103 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%IFMCH_curr_loc = phi i32 [ %tmp_V_10, %1 ], [ %IFMCH_curr_load, %0 ]"   --->   Operation 104 'phi' 'IFMCH_curr_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:125]   --->   Operation 105 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([50 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:127]   --->   Operation 106 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %._crit_edge ], [ %j_1, %.preheader248.preheader ]"   --->   Operation 108 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.42ns)   --->   "%tmp_1 = icmp eq i6 %j, -14" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 109 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 110 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 111 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader247.0, label %.preheader248.preheader" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j, i2 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 113 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_2 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 114 'zext' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 115 'getelementptr' 'buf_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 116 'store' <Predicate = (!tmp_1)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 0" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 117 'getelementptr' 'acc_addr' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 118 'store' <Predicate = (tmp_1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 119 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 119 'icmp' 'tmp_5' <Predicate = (tmp_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.27>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_7 = or i8 %tmp_2, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 120 'or' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_7)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 121 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_17" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 122 'getelementptr' 'buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 2.27>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_18 = or i8 %tmp_2, 2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 124 'or' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_18)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 125 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_19" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 126 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_4, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = or i8 %tmp_2, 3" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 128 'or' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_20)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 129 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_21" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 130 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.32>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 1" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 133 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 10> <Delay = 2.32>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 2" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 135 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_5, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 15 <SV = 11> <Delay = 2.32>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 3" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 137 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 16 <SV = 12> <Delay = 2.32>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 139 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 5" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 141 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 18 <SV = 14> <Delay = 2.32>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 6" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 143 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_9, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 7" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 145 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_10, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 20 <SV = 16> <Delay = 2.32>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 147 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_11, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 21 <SV = 17> <Delay = 2.32>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 9" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 149 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_12, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 10" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 151 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_13, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 23 <SV = 19> <Delay = 2.32>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 11" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 153 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_14, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 24 <SV = 20> <Delay = 2.32>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 12" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 155 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_15, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 25 <SV = 21> <Delay = 2.32>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 13" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 157 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_16, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 26 <SV = 22> <Delay = 2.32>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 14" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 159 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_17, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 27 <SV = 23> <Delay = 2.32>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 15" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 161 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_18, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 28 <SV = 24> <Delay = 2.32>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 163 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_19, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 29 <SV = 25> <Delay = 2.32>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 17" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 165 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_20, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 30 <SV = 26> <Delay = 2.32>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 18" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 167 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_21, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 31 <SV = 27> <Delay = 2.32>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 19" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 169 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_22, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 32 <SV = 28> <Delay = 2.32>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 20" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 171 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_23, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 33 <SV = 29> <Delay = 2.32>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 21" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 173 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_24, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 34 <SV = 30> <Delay = 2.32>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 22" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 175 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_25, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 35 <SV = 31> <Delay = 2.32>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 23" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 177 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_26, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 36 <SV = 32> <Delay = 2.32>
ST_36 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 24" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 179 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_27, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 37 <SV = 33> <Delay = 2.32>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 25" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 181 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_28, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 38 <SV = 34> <Delay = 2.32>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 26" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 183 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_29, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 39 <SV = 35> <Delay = 2.32>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 27" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 185 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_30, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 40 <SV = 36> <Delay = 2.32>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 28" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 187 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_31, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 41 <SV = 37> <Delay = 2.32>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%acc_addr_32 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 29" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 189 'getelementptr' 'acc_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_32, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 42 <SV = 38> <Delay = 2.32>
ST_42 : Operation 191 [1/1] (0.00ns)   --->   "%acc_addr_33 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 30" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 191 'getelementptr' 'acc_addr_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 192 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_33, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 43 <SV = 39> <Delay = 2.32>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_34 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 31" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 193 'getelementptr' 'acc_addr_34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_34, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 44 <SV = 40> <Delay = 2.32>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%acc_addr_35 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 32" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 195 'getelementptr' 'acc_addr_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_35, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 45 <SV = 41> <Delay = 2.32>
ST_45 : Operation 197 [1/1] (0.00ns)   --->   "%acc_addr_36 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 33" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 197 'getelementptr' 'acc_addr_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 198 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_36, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 46 <SV = 42> <Delay = 2.32>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%acc_addr_37 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 34" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 199 'getelementptr' 'acc_addr_37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 200 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_37, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 47 <SV = 43> <Delay = 2.32>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%acc_addr_38 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 35" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 201 'getelementptr' 'acc_addr_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_38, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 48 <SV = 44> <Delay = 2.32>
ST_48 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_39 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 36" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 203 'getelementptr' 'acc_addr_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 204 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_39, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 49 <SV = 45> <Delay = 2.32>
ST_49 : Operation 205 [1/1] (0.00ns)   --->   "%acc_addr_40 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 37" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 205 'getelementptr' 'acc_addr_40' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 206 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_40, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 50 <SV = 46> <Delay = 2.32>
ST_50 : Operation 207 [1/1] (0.00ns)   --->   "%acc_addr_41 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 38" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 207 'getelementptr' 'acc_addr_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 208 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_41, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 51 <SV = 47> <Delay = 2.32>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%acc_addr_42 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 39" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 209 'getelementptr' 'acc_addr_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_42, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 52 <SV = 48> <Delay = 2.32>
ST_52 : Operation 211 [1/1] (0.00ns)   --->   "%acc_addr_43 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 40" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 211 'getelementptr' 'acc_addr_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 212 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_43, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 53 <SV = 49> <Delay = 2.32>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%acc_addr_44 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 41" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 213 'getelementptr' 'acc_addr_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_44, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 54 <SV = 50> <Delay = 2.32>
ST_54 : Operation 215 [1/1] (0.00ns)   --->   "%acc_addr_45 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 42" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 215 'getelementptr' 'acc_addr_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 216 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_45, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 55 <SV = 51> <Delay = 2.32>
ST_55 : Operation 217 [1/1] (0.00ns)   --->   "%acc_addr_46 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 43" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 217 'getelementptr' 'acc_addr_46' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 218 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_46, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 56 <SV = 52> <Delay = 2.32>
ST_56 : Operation 219 [1/1] (0.00ns)   --->   "%acc_addr_47 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 44" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 219 'getelementptr' 'acc_addr_47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 220 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_47, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 57 <SV = 53> <Delay = 2.32>
ST_57 : Operation 221 [1/1] (0.00ns)   --->   "%acc_addr_48 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 45" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 221 'getelementptr' 'acc_addr_48' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 222 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_48, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 58 <SV = 54> <Delay = 2.32>
ST_58 : Operation 223 [1/1] (0.00ns)   --->   "%acc_addr_49 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 46" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 223 'getelementptr' 'acc_addr_49' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 224 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_49, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 59 <SV = 55> <Delay = 2.32>
ST_59 : Operation 225 [1/1] (0.00ns)   --->   "%acc_addr_50 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 47" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 225 'getelementptr' 'acc_addr_50' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 226 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_50, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 60 <SV = 56> <Delay = 2.32>
ST_60 : Operation 227 [1/1] (0.00ns)   --->   "%acc_addr_51 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 48" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 227 'getelementptr' 'acc_addr_51' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 228 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_51, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 61 <SV = 57> <Delay = 8.51>
ST_61 : Operation 229 [1/1] (0.00ns)   --->   "%acc_addr_52 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 49" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 229 'getelementptr' 'acc_addr_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 230 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_52, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_61 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %6" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 232 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_4, %tmp_V_4" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 232 'mul' 'tmp1' <Predicate = (!tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 233 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_6, %tmp_V_10" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 233 'mul' 'tmp2' <Predicate = (!tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 234 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32* @IFMDim_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 234 'load' 'IFMDim_curr_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_load, i32 1, i32 31)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 235 'partselect' 'tmp_3' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_loc, i1 false)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 236 'bitconcatenate' 'tmp_22' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 false)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 237 'bitconcatenate' 'tmp_23' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 238 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_3 to i63" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 238 'zext' 'cast9' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 239 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_loc to i63" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 239 'zext' 'cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 240 [1/1] (8.51ns)   --->   "%bound1 = mul i63 %cast9, %cast" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 240 'mul' 'bound1' <Predicate = (tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 241 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_2 to i63" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 241 'zext' 'cast1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 242 [1/1] (8.51ns)   --->   "%bound2 = mul i63 %cast1, %cast9" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 242 'mul' 'bound2' <Predicate = (tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader245" [LeNet_wrapper/../hw_library/pool.h:144]   --->   Operation 243 'br' <Predicate = (tmp_5)> <Delay = 1.76>

State 62 <SV = 58> <Delay = 8.51>
ST_62 : Operation 244 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 244 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 245 [1/1] (1.76ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 63 <SV = 59> <Delay = 2.55>
ST_63 : Operation 246 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 246 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 247 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 247 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 248 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 248 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %8" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 60> <Delay = 7.26>
ST_64 : Operation 250 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 250 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:200]   --->   Operation 251 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 252 [1/1] (3.63ns)   --->   "%tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:201]   --->   Operation 252 'read' 'tmp_V_16' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 253 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_16)" [LeNet_wrapper/../hw_library/pool.h:202]   --->   Operation 253 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 254 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)" [LeNet_wrapper/../hw_library/pool.h:203]   --->   Operation 254 'specregionend' 'empty_20' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 255 [1/1] (0.00ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 255 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 65 <SV = 60> <Delay = 0.00>
ST_65 : Operation 256 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 256 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_65 : Operation 257 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/pool.h:206]   --->   Operation 257 'ret' <Predicate = true> <Delay = 0.00>

State 66 <SV = 58> <Delay = 3.76>
ST_66 : Operation 258 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i63 [ 0, %3 ], [ %indvar_flatten_next1, %.preheader245.loopexit ]"   --->   Operation 258 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 259 [1/1] (2.78ns)   --->   "%exitcond_flatten1 = icmp eq i63 %indvar_flatten1, %bound2" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 259 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 260 [1/1] (3.49ns)   --->   "%indvar_flatten_next1 = add i63 %indvar_flatten1, 1"   --->   Operation 260 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.loopexit.loopexit380, label %.preheader243.preheader" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 262 [1/1] (1.76ns)   --->   "br label %.preheader243"   --->   Operation 262 'br' <Predicate = (!exitcond_flatten1)> <Delay = 1.76>
ST_66 : Operation 263 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 263 'br' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 67 <SV = 59> <Delay = 3.45>
ST_67 : Operation 264 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 264 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 265 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_1, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 265 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 266 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_23" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 266 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 267 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 267 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader244" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 269 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i31 %xp, %tmp_3" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 269 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 270 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond1, i31 0, i31 %xp" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 270 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 271 [1/1] (1.76ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:149]   --->   Operation 271 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_67 : Operation 272 [1/1] (1.76ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 272 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 68 <SV = 60> <Delay = 3.45>
ST_68 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader244 ], [ %indvar_flatten_next, %.preheader242 ]"   --->   Operation 273 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 274 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader244 ], [ %ch_1, %.preheader242 ]"   --->   Operation 274 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 275 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_22" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 275 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 276 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 276 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader240.preheader, label %.preheader242" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 278 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %ch, %IFMCH_curr_loc" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 278 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 279 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond3, i32 0, i32 %ch" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 279 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 61> <Delay = 3.63>
ST_69 : Operation 280 [1/1] (3.63ns)   --->   "%tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:152]   --->   Operation 280 'read' 'tmp_V_19' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_69 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %ch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 281 'zext' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 282 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_15" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 282 'getelementptr' 'acc_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 283 [2/2] (2.32ns)   --->   "%acc_load_1 = load i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 283 'load' 'acc_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_69 : Operation 284 [1/1] (2.55ns)   --->   "%ch_1 = add i32 %ch_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 284 'add' 'ch_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 62> <Delay = 7.81>
ST_70 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 285 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:151]   --->   Operation 286 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 287 [1/2] (2.32ns)   --->   "%acc_load_1 = load i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 287 'load' 'acc_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_70 : Operation 288 [1/1] (2.47ns)   --->   "%tmp_16 = icmp sgt i32 %acc_load_1, %tmp_V_19" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 288 'icmp' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 289 [1/1] (0.69ns)   --->   "%acc_load_1_valIn_V = select i1 %tmp_16, i32 %acc_load_1, i32 %tmp_V_19" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 289 'select' 'acc_load_1_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 290 [1/1] (2.32ns)   --->   "store i32 %acc_load_1_valIn_V, i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 290 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_70 : Operation 291 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_14)" [LeNet_wrapper/../hw_library/pool.h:155]   --->   Operation 291 'specregionend' 'empty_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 292 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 71 <SV = 61> <Delay = 1.76>
ST_71 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %xp_mid2 to i9" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 293 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 294 [1/1] (1.76ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 294 'br' <Predicate = true> <Delay = 1.76>

State 72 <SV = 62> <Delay = 4.09>
ST_72 : Operation 295 [1/1] (0.00ns)   --->   "%ch2 = phi i6 [ %ch_2, %4 ], [ 0, %.preheader240.preheader ]"   --->   Operation 295 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 296 [1/1] (1.42ns)   --->   "%tmp_8 = icmp eq i6 %ch2, -14" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 296 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 297 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 297 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 298 [1/1] (1.82ns)   --->   "%ch_2 = add i6 %ch2, 1" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 298 'add' 'ch_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %4" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %ch2 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 300 'zext' 'tmp_11' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %ch2, i2 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 301 'bitconcatenate' 'tmp_28' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i8 %tmp_28 to i9" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 302 'zext' 'tmp_30_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 303 [1/1] (1.82ns)   --->   "%tmp_29 = add i9 %tmp_27, %tmp_30_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 303 'add' 'tmp_29' <Predicate = (!tmp_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i9 %tmp_29 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 304 'zext' 'tmp_31_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 305 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_31_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 305 'getelementptr' 'buf_addr_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 306 [2/2] (2.27ns)   --->   "%buf_load = load i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 306 'load' 'buf_load' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_72 : Operation 307 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_11" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 307 'getelementptr' 'acc_addr_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 308 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 308 'load' 'acc_load' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 73 <SV = 63> <Delay = 7.76>
ST_73 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 309 'specregionbegin' 'tmp_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:159]   --->   Operation 310 'specpipeline' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 311 [1/2] (2.27ns)   --->   "%buf_load = load i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 311 'load' 'buf_load' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 312 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 312 'load' 'acc_load' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 313 [1/1] (2.47ns)   --->   "%tmp_12 = icmp sgt i32 %buf_load, %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 313 'icmp' 'tmp_12' <Predicate = (!tmp_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 314 [1/1] (0.69ns)   --->   "%tmp_13 = select i1 %tmp_12, i32 %buf_load, i32 %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 314 'select' 'tmp_13' <Predicate = (!tmp_8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 315 [1/1] (2.27ns)   --->   "store i32 %tmp_13, i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 315 'store' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 316 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:162]   --->   Operation 316 'store' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 317 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_10)" [LeNet_wrapper/../hw_library/pool.h:168]   --->   Operation 317 'specregionend' 'empty_18' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 318 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 74 <SV = 63> <Delay = 2.52>
ST_74 : Operation 319 [1/1] (2.52ns)   --->   "%xp_1 = add i31 %xp_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 319 'add' 'xp_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader243" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 60> <Delay = 7.35>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i63 [ %indvar_flatten_next2, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 321 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_4_mid2_v, %.preheader239 ], [ 0, %.preheader.preheader ]" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 322 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_1, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 323 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 324 [1/1] (2.78ns)   --->   "%exitcond_flatten2 = icmp eq i63 %indvar_flatten2, %bound1" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 324 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 325 [1/1] (3.49ns)   --->   "%indvar_flatten_next2 = add i63 %indvar_flatten2, 1"   --->   Operation 325 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %.preheader245.loopexit, label %.preheader239" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 327 [1/1] (2.52ns)   --->   "%outpix_1 = add i31 1, %outpix" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 327 'add' 'outpix_1' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 328 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %outch, %IFMCH_curr_loc" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 328 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 329 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond2, i32 0, i32 %outch" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 329 'select' 'outch_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 330 [1/1] (0.73ns)   --->   "%tmp_4_mid2_v = select i1 %exitcond2, i31 %outpix_1, i31 %outpix" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 330 'select' 'tmp_4_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i31 %tmp_4_mid2_v to i9" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 331 'trunc' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %outch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 332 'zext' 'tmp_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %outch_mid2 to i7" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 333 'trunc' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_25, i2 0)" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 334 'bitconcatenate' 'tmp_27_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (1.82ns)   --->   "%tmp_26 = add i9 %tmp_27_cast, %tmp_24" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 335 'add' 'tmp_26' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i9 %tmp_26 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 336 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_28_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 337 'getelementptr' 'buf_addr_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 338 [2/2] (2.27ns)   --->   "%tmp_V_17 = load i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 338 'load' 'tmp_V_17' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 339 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_6" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 339 'getelementptr' 'acc_addr_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 340 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 340 'store' <Predicate = (!exitcond_flatten2)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 341 [1/1] (2.55ns)   --->   "%outch_1 = add i32 1, %outch_mid2" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 341 'add' 'outch_1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 61> <Delay = 5.91>
ST_76 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 342 'specregionbegin' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:174]   --->   Operation 343 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 344 [1/2] (2.27ns)   --->   "%tmp_V_17 = load i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 344 'load' 'tmp_V_17' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_76 : Operation 345 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_17)" [LeNet_wrapper/../hw_library/pool.h:177]   --->   Operation 345 'write' <Predicate = (!exitcond_flatten2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_76 : Operation 346 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:180]   --->   Operation 346 'store' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_76 : Operation 347 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_9)" [LeNet_wrapper/../hw_library/pool.h:187]   --->   Operation 347 'specregionend' 'empty_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 348 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 77 <SV = 61> <Delay = 0.00>
ST_77 : Operation 349 [1/1] (0.00ns)   --->   "br label %.preheader245"   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IFMCH_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf                  (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110000111111111111]
acc                  (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111110000111111111111]
tmp_V                (read             ) [ 001111111111100000000000000000000000000000000000000000000000000000000000000000]
StgValue_81          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_2              (read             ) [ 000111111111111111111111111111111111111111111111111111111111110000000000000000]
StgValue_83          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_4              (read             ) [ 000011111111111111111111111111111111111111111111111111111111110000000000000000]
StgValue_85          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_6              (read             ) [ 000001111111111111111111111111111111111111111111111111111111110000000000000000]
StgValue_87          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_8              (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_89          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_10             (read             ) [ 000000011111111111111111111111111111111111111111111111111111110000000000000000]
StgValue_91          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_12             (read             ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_93          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_94          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_95          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_14             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_97          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 000000001000000000000000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_load      (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_100         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_102         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_103         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
IFMCH_curr_loc       (phi              ) [ 000000001111111111111111111111111111111111111111111111111111110000111111111111]
StgValue_105         (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106         (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_107         (br               ) [ 000000001111100000000000000000000000000000000000000000000000000000000000000000]
j                    (phi              ) [ 000000000100000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (icmp             ) [ 000000000111100000000000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                  (add              ) [ 000000001111100000000000000000000000000000000000000000000000000000000000000000]
StgValue_112         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000011100000000000000000000000000000000000000000000000000000000000000000]
tmp_4                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_116         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_118         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (icmp             ) [ 000000000000011111111111111111111111111111111111111111111111111111111111111111]
tmp_7                (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_123         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_4           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20               (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_5           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_132         (br               ) [ 000000001111100000000000000000000000000000000000000000000000000000000000000000]
acc_addr_1           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_5           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_6           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_7           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_8           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_9           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_10          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_11          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_12          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_13          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_14          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_154         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_15          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_156         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_16          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_158         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_17          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_160         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_18          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_162         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_19          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_164         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_20          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_166         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_21          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_168         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_22          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_170         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_23          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_172         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_24          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_174         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_25          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_26          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_27          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_180         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_28          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_182         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_29          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_184         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_30          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_186         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_31          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_188         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_32          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_190         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_33          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_192         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_34          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_194         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_35          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_196         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_36          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_198         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_37          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_38          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_202         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_39          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_204         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_40          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_206         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_41          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_208         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_42          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_43          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_44          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_45          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_216         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_46          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_47          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_48          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_49          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_50          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_51          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_52          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_230         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_231         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000]
tmp2                 (mul              ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000000]
IFMDim_curr_load     (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
tmp_22               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
tmp_23               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
cast9                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound1               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
cast1                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound2               (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_243         (br               ) [ 000000000000000000000000000000000000000000000000000000000000010000111111111111]
KER_bound            (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000110000000000000]
StgValue_245         (br               ) [ 000000000000000000000000000000000000000000000000000000000000001110000000000000]
i3                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000100000000000000]
exitcond             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000110000000000000]
i                    (add              ) [ 000000000000000000000000000000000000000000000000000000000000001110000000000000]
StgValue_249         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_251         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_16             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_253         (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_255         (br               ) [ 000000000000000000000000000000000000000000000000000000000000001110000000000000]
StgValue_256         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_257         (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten1      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000100000000000]
exitcond_flatten1    (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten_next1 (add              ) [ 000000000000000000000000000000000000000000000000000000000000010000111111111111]
StgValue_261         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_262         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_263         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten6      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000]
xp                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000010000000000]
exitcond_flatten8    (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten_next7 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_268         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond1            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
xp_mid2              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111000]
StgValue_271         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_272         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten       (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
ch                   (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000001000000000]
exitcond_flatten     (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten_next  (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_277         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ch_mid2              (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_V_19             (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000001010000000]
tmp_15               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_addr_4           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000001010000000]
ch_1                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111011111111]
tmp_14               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_286         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load_1           (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load_1_valIn_V   (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_290         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_16             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_292         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
tmp_27               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000110000]
StgValue_294         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
ch2                  (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000100000]
tmp_8                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
empty_17             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
ch_2                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_299         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_3           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000110000]
acc_addr_3           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000110000]
tmp_10               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_310         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_load             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
acc_load             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13               (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_315         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_316         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_18             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_318         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
xp_1                 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_320         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten2      (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
outpix               (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
outch                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000100]
exitcond_flatten2    (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
indvar_flatten_next2 (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_326         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
outpix_1             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
outch_mid2           (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_mid2_v         (select           ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
tmp_24               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_cast          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf_addr_2           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000110]
acc_addr_2           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_340         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
outch_1              (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
tmp_9                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_343         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_17             (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_345         (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_346         (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_348         (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111111]
StgValue_349         (br               ) [ 000000000000000000000000000000000000000000000000000000000000010000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IFMCH_curr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IFMDim_curr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="220" class="1004" name="buf_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="acc_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_2/2 tmp_V_4/3 tmp_V_6/4 tmp_V_8/5 tmp_V_10/6 tmp_V_12/7 tmp_V_14/8 tmp_V_16/64 tmp_V_19/69 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_81/1 StgValue_83/2 StgValue_85/3 StgValue_87/4 StgValue_89/5 StgValue_91/6 StgValue_93/7 StgValue_97/8 StgValue_253/64 StgValue_345/76 "/>
</bind>
</comp>

<comp id="242" class="1004" name="buf_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="8" slack="0"/>
<pin id="254" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="0"/>
<pin id="256" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_116/9 StgValue_123/10 StgValue_127/11 StgValue_131/12 buf_load/72 StgValue_315/73 tmp_V_17/75 StgValue_346/76 "/>
</bind>
</comp>

<comp id="259" class="1004" name="acc_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/9 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="0"/>
<pin id="271" dir="0" index="4" bw="6" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
<pin id="274" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_118/9 StgValue_134/13 StgValue_136/14 StgValue_138/15 StgValue_140/16 StgValue_142/17 StgValue_144/18 StgValue_146/19 StgValue_148/20 StgValue_150/21 StgValue_152/22 StgValue_154/23 StgValue_156/24 StgValue_158/25 StgValue_160/26 StgValue_162/27 StgValue_164/28 StgValue_166/29 StgValue_168/30 StgValue_170/31 StgValue_172/32 StgValue_174/33 StgValue_176/34 StgValue_178/35 StgValue_180/36 StgValue_182/37 StgValue_184/38 StgValue_186/39 StgValue_188/40 StgValue_190/41 StgValue_192/42 StgValue_194/43 StgValue_196/44 StgValue_198/45 StgValue_200/46 StgValue_202/47 StgValue_204/48 StgValue_206/49 StgValue_208/50 StgValue_210/51 StgValue_212/52 StgValue_214/53 StgValue_216/54 StgValue_218/55 StgValue_220/56 StgValue_222/57 StgValue_224/58 StgValue_226/59 StgValue_228/60 StgValue_230/61 acc_load_1/69 StgValue_290/70 acc_load/72 StgValue_316/73 StgValue_340/75 "/>
</bind>
</comp>

<comp id="277" class="1004" name="buf_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="64" slack="0"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_1/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="buf_addr_4_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="64" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_4/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="buf_addr_5_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="64" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="acc_addr_1_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_1/13 "/>
</bind>
</comp>

<comp id="306" class="1004" name="acc_addr_5_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_5/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="acc_addr_6_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_6/15 "/>
</bind>
</comp>

<comp id="322" class="1004" name="acc_addr_7_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_7/16 "/>
</bind>
</comp>

<comp id="330" class="1004" name="acc_addr_8_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_8/17 "/>
</bind>
</comp>

<comp id="338" class="1004" name="acc_addr_9_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_9/18 "/>
</bind>
</comp>

<comp id="346" class="1004" name="acc_addr_10_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_10/19 "/>
</bind>
</comp>

<comp id="354" class="1004" name="acc_addr_11_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_11/20 "/>
</bind>
</comp>

<comp id="362" class="1004" name="acc_addr_12_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_12/21 "/>
</bind>
</comp>

<comp id="370" class="1004" name="acc_addr_13_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_13/22 "/>
</bind>
</comp>

<comp id="378" class="1004" name="acc_addr_14_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_14/23 "/>
</bind>
</comp>

<comp id="386" class="1004" name="acc_addr_15_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_15/24 "/>
</bind>
</comp>

<comp id="394" class="1004" name="acc_addr_16_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_16/25 "/>
</bind>
</comp>

<comp id="402" class="1004" name="acc_addr_17_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_17/26 "/>
</bind>
</comp>

<comp id="410" class="1004" name="acc_addr_18_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_18/27 "/>
</bind>
</comp>

<comp id="418" class="1004" name="acc_addr_19_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_19/28 "/>
</bind>
</comp>

<comp id="426" class="1004" name="acc_addr_20_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_20/29 "/>
</bind>
</comp>

<comp id="434" class="1004" name="acc_addr_21_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="6" slack="0"/>
<pin id="438" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_21/30 "/>
</bind>
</comp>

<comp id="442" class="1004" name="acc_addr_22_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_22/31 "/>
</bind>
</comp>

<comp id="450" class="1004" name="acc_addr_23_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_23/32 "/>
</bind>
</comp>

<comp id="458" class="1004" name="acc_addr_24_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_24/33 "/>
</bind>
</comp>

<comp id="466" class="1004" name="acc_addr_25_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_25/34 "/>
</bind>
</comp>

<comp id="474" class="1004" name="acc_addr_26_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_26/35 "/>
</bind>
</comp>

<comp id="482" class="1004" name="acc_addr_27_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_27/36 "/>
</bind>
</comp>

<comp id="490" class="1004" name="acc_addr_28_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_28/37 "/>
</bind>
</comp>

<comp id="498" class="1004" name="acc_addr_29_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_29/38 "/>
</bind>
</comp>

<comp id="506" class="1004" name="acc_addr_30_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_30/39 "/>
</bind>
</comp>

<comp id="514" class="1004" name="acc_addr_31_gep_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_31/40 "/>
</bind>
</comp>

<comp id="522" class="1004" name="acc_addr_32_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_32/41 "/>
</bind>
</comp>

<comp id="530" class="1004" name="acc_addr_33_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="6" slack="0"/>
<pin id="534" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_33/42 "/>
</bind>
</comp>

<comp id="538" class="1004" name="acc_addr_34_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_34/43 "/>
</bind>
</comp>

<comp id="546" class="1004" name="acc_addr_35_gep_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="0" index="2" bw="7" slack="0"/>
<pin id="550" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_35/44 "/>
</bind>
</comp>

<comp id="554" class="1004" name="acc_addr_36_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_36/45 "/>
</bind>
</comp>

<comp id="562" class="1004" name="acc_addr_37_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="7" slack="0"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_37/46 "/>
</bind>
</comp>

<comp id="570" class="1004" name="acc_addr_38_gep_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_38/47 "/>
</bind>
</comp>

<comp id="578" class="1004" name="acc_addr_39_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_39/48 "/>
</bind>
</comp>

<comp id="586" class="1004" name="acc_addr_40_gep_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_40/49 "/>
</bind>
</comp>

<comp id="594" class="1004" name="acc_addr_41_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_41/50 "/>
</bind>
</comp>

<comp id="602" class="1004" name="acc_addr_42_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="7" slack="0"/>
<pin id="606" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_42/51 "/>
</bind>
</comp>

<comp id="610" class="1004" name="acc_addr_43_gep_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="7" slack="0"/>
<pin id="614" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_43/52 "/>
</bind>
</comp>

<comp id="618" class="1004" name="acc_addr_44_gep_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_44/53 "/>
</bind>
</comp>

<comp id="626" class="1004" name="acc_addr_45_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="7" slack="0"/>
<pin id="630" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_45/54 "/>
</bind>
</comp>

<comp id="634" class="1004" name="acc_addr_46_gep_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="7" slack="0"/>
<pin id="638" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_46/55 "/>
</bind>
</comp>

<comp id="642" class="1004" name="acc_addr_47_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="7" slack="0"/>
<pin id="646" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_47/56 "/>
</bind>
</comp>

<comp id="650" class="1004" name="acc_addr_48_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="7" slack="0"/>
<pin id="654" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_48/57 "/>
</bind>
</comp>

<comp id="658" class="1004" name="acc_addr_49_gep_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_49/58 "/>
</bind>
</comp>

<comp id="666" class="1004" name="acc_addr_50_gep_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_50/59 "/>
</bind>
</comp>

<comp id="674" class="1004" name="acc_addr_51_gep_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_51/60 "/>
</bind>
</comp>

<comp id="682" class="1004" name="acc_addr_52_gep_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_52/61 "/>
</bind>
</comp>

<comp id="690" class="1004" name="acc_addr_4_gep_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_4/69 "/>
</bind>
</comp>

<comp id="697" class="1004" name="buf_addr_3_gep_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="0" index="2" bw="9" slack="0"/>
<pin id="701" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_3/72 "/>
</bind>
</comp>

<comp id="704" class="1004" name="acc_addr_3_gep_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_3/72 "/>
</bind>
</comp>

<comp id="711" class="1004" name="buf_addr_2_gep_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="9" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_2/75 "/>
</bind>
</comp>

<comp id="719" class="1004" name="acc_addr_2_gep_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="0" index="2" bw="32" slack="0"/>
<pin id="723" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr_2/75 "/>
</bind>
</comp>

<comp id="726" class="1005" name="IFMCH_curr_loc_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="50"/>
<pin id="728" dir="1" index="1" bw="32" slack="50"/>
</pin_list>
<bind>
<opset="IFMCH_curr_loc (phireg) "/>
</bind>
</comp>

<comp id="729" class="1004" name="IFMCH_curr_loc_phi_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2"/>
<pin id="731" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="4" bw="32" slack="50"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="IFMCH_curr_loc/8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="740" class="1004" name="j_phi_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="2" bw="6" slack="0"/>
<pin id="744" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="747" class="1005" name="i3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="751" class="1004" name="i3_phi_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/63 "/>
</bind>
</comp>

<comp id="758" class="1005" name="indvar_flatten1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="63" slack="1"/>
<pin id="760" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="762" class="1004" name="indvar_flatten1_phi_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="2" bw="63" slack="0"/>
<pin id="766" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/66 "/>
</bind>
</comp>

<comp id="769" class="1005" name="indvar_flatten6_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="773" class="1004" name="indvar_flatten6_phi_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="776" dir="0" index="2" bw="1" slack="1"/>
<pin id="777" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="778" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/67 "/>
</bind>
</comp>

<comp id="780" class="1005" name="xp_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="31" slack="1"/>
<pin id="782" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="xp_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="31" slack="1"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="1" slack="1"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xp/67 "/>
</bind>
</comp>

<comp id="791" class="1005" name="indvar_flatten_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="33" slack="1"/>
<pin id="793" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="795" class="1004" name="indvar_flatten_phi_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="33" slack="0"/>
<pin id="799" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/68 "/>
</bind>
</comp>

<comp id="802" class="1005" name="ch_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="806" class="1004" name="ch_phi_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="809" dir="0" index="2" bw="32" slack="1"/>
<pin id="810" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="811" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/68 "/>
</bind>
</comp>

<comp id="813" class="1005" name="ch2_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="6" slack="1"/>
<pin id="815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch2 (phireg) "/>
</bind>
</comp>

<comp id="817" class="1004" name="ch2_phi_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="820" dir="0" index="2" bw="1" slack="1"/>
<pin id="821" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="822" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2/72 "/>
</bind>
</comp>

<comp id="824" class="1005" name="indvar_flatten2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="63" slack="1"/>
<pin id="826" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="828" class="1004" name="indvar_flatten2_phi_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="63" slack="0"/>
<pin id="830" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="831" dir="0" index="2" bw="1" slack="1"/>
<pin id="832" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="833" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/75 "/>
</bind>
</comp>

<comp id="835" class="1005" name="outpix_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="1"/>
<pin id="837" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outpix (phireg) "/>
</bind>
</comp>

<comp id="839" class="1004" name="outpix_phi_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="31" slack="0"/>
<pin id="841" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="842" dir="0" index="2" bw="1" slack="1"/>
<pin id="843" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="844" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outpix/75 "/>
</bind>
</comp>

<comp id="846" class="1005" name="outch_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outch (phireg) "/>
</bind>
</comp>

<comp id="850" class="1004" name="outch_phi_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="853" dir="0" index="2" bw="1" slack="1"/>
<pin id="854" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="855" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outch/75 "/>
</bind>
</comp>

<comp id="857" class="1005" name="reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_19 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_s_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="7"/>
<pin id="863" dir="0" index="1" bw="3" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="IFMCH_curr_load_load_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMCH_curr_load/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="StgValue_101_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="2"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="StgValue_102_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/8 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="6" slack="0"/>
<pin id="884" dir="0" index="1" bw="5" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="j_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="6" slack="0"/>
<pin id="897" dir="0" index="2" bw="1" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_4_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="8"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="49"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_7_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="1"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_17_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="64" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="0" index="2" bw="8" slack="0"/>
<pin id="922" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_18_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="2"/>
<pin id="929" dir="0" index="1" bw="3" slack="0"/>
<pin id="930" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_19_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="0" index="2" bw="8" slack="0"/>
<pin id="936" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_20_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="3"/>
<pin id="943" dir="0" index="1" bw="3" slack="0"/>
<pin id="944" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_21_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="64" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="0" index="2" bw="8" slack="0"/>
<pin id="950" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="55"/>
<pin id="957" dir="0" index="1" bw="32" slack="55"/>
<pin id="958" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/61 "/>
</bind>
</comp>

<comp id="959" class="1004" name="tmp2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="54"/>
<pin id="961" dir="0" index="1" bw="32" slack="52"/>
<pin id="962" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/61 "/>
</bind>
</comp>

<comp id="963" class="1004" name="IFMDim_curr_load_load_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IFMDim_curr_load/61 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="31" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="0" index="3" bw="6" slack="0"/>
<pin id="972" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/61 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_22_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="33" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="50"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/61 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_23_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="31" slack="0"/>
<pin id="988" dir="0" index="2" bw="1" slack="0"/>
<pin id="989" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/61 "/>
</bind>
</comp>

<comp id="993" class="1004" name="cast9_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="31" slack="0"/>
<pin id="995" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/61 "/>
</bind>
</comp>

<comp id="997" class="1004" name="cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="50"/>
<pin id="999" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/61 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="bound1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="31" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound1/61 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="cast1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="56"/>
<pin id="1009" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/61 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="bound2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="0" index="1" bw="31" slack="0"/>
<pin id="1013" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound2/61 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="KER_bound_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="0" index="1" bw="32" slack="1"/>
<pin id="1019" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/62 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="exitcond_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="1"/>
<pin id="1023" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/63 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="i_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/63 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="exitcond_flatten1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="63" slack="0"/>
<pin id="1033" dir="0" index="1" bw="63" slack="1"/>
<pin id="1034" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/66 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="indvar_flatten_next1_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="63" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/66 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="exitcond_flatten8_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="2"/>
<pin id="1045" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/67 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="indvar_flatten_next7_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/67 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="exitcond1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="31" slack="0"/>
<pin id="1055" dir="0" index="1" bw="31" slack="2"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/67 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="xp_mid2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="1" slack="0"/>
<pin id="1061" dir="0" index="2" bw="31" slack="0"/>
<pin id="1062" dir="1" index="3" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xp_mid2/67 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="exitcond_flatten_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="33" slack="0"/>
<pin id="1068" dir="0" index="1" bw="33" slack="3"/>
<pin id="1069" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/68 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="indvar_flatten_next_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="33" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="0"/>
<pin id="1074" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/68 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="exitcond3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="53"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/68 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="ch_mid2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="0" index="2" bw="32" slack="0"/>
<pin id="1087" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch_mid2/68 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_15_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/69 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="ch_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/69 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_16_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="1"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/70 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="acc_load_1_valIn_V_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="32" slack="0"/>
<pin id="1109" dir="0" index="2" bw="32" slack="1"/>
<pin id="1110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_load_1_valIn_V/70 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_27_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="31" slack="2"/>
<pin id="1117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/71 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_8_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="6" slack="0"/>
<pin id="1120" dir="0" index="1" bw="5" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/72 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="ch_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="6" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_2/72 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_11_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="6" slack="0"/>
<pin id="1132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/72 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_28_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="0" index="1" bw="6" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/72 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp_30_cast_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/72 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_29_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="9" slack="1"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/72 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_31_cast_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="9" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/72 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_12_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/73 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_13_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="32" slack="0"/>
<pin id="1166" dir="0" index="2" bw="32" slack="0"/>
<pin id="1167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/73 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="xp_1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="31" slack="4"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xp_1/74 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="exitcond_flatten2_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="63" slack="0"/>
<pin id="1179" dir="0" index="1" bw="63" slack="3"/>
<pin id="1180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/75 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="indvar_flatten_next2_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="63" slack="0"/>
<pin id="1184" dir="0" index="1" bw="1" slack="0"/>
<pin id="1185" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/75 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="outpix_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="31" slack="0"/>
<pin id="1191" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outpix_1/75 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="exitcond2_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="0" index="1" bw="32" slack="53"/>
<pin id="1197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/75 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="outch_mid2_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1203" dir="0" index="2" bw="32" slack="0"/>
<pin id="1204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outch_mid2/75 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_4_mid2_v_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="31" slack="0"/>
<pin id="1211" dir="0" index="2" bw="31" slack="0"/>
<pin id="1212" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/75 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_24_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="31" slack="0"/>
<pin id="1218" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/75 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_6_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="0"/>
<pin id="1222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/75 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_25_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/75 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_27_cast_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="9" slack="0"/>
<pin id="1231" dir="0" index="1" bw="7" slack="0"/>
<pin id="1232" dir="0" index="2" bw="1" slack="0"/>
<pin id="1233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27_cast/75 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="tmp_26_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="9" slack="0"/>
<pin id="1239" dir="0" index="1" bw="9" slack="0"/>
<pin id="1240" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/75 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_28_cast_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="9" slack="0"/>
<pin id="1245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/75 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="outch_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="32" slack="0"/>
<pin id="1251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outch_1/75 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_V_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="56"/>
<pin id="1256" dir="1" index="1" bw="32" slack="56"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_V_4_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="55"/>
<pin id="1261" dir="1" index="1" bw="32" slack="55"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_V_6_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="54"/>
<pin id="1267" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="tmp_V_6 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_V_10_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="2"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_10 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_V_12_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="j_1_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="6" slack="0"/>
<pin id="1290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_2_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="1"/>
<pin id="1295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="tmp_5_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="49"/>
<pin id="1302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="1"/>
<pin id="1311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="tmp_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="31" slack="2"/>
<pin id="1316" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_22_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="33" slack="3"/>
<pin id="1321" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_23_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="2"/>
<pin id="1326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="bound1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="63" slack="3"/>
<pin id="1331" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="bound1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="bound2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="63" slack="1"/>
<pin id="1336" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="KER_bound_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="1344" class="1005" name="exitcond_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1348" class="1005" name="i_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="0"/>
<pin id="1350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1356" class="1005" name="indvar_flatten_next1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="63" slack="0"/>
<pin id="1358" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="exitcond_flatten8_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="1"/>
<pin id="1363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="indvar_flatten_next7_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="0"/>
<pin id="1367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="xp_mid2_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="31" slack="2"/>
<pin id="1372" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="xp_mid2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="exitcond_flatten_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1380" class="1005" name="indvar_flatten_next_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="33" slack="0"/>
<pin id="1382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1385" class="1005" name="ch_mid2_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_mid2 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="acc_addr_4_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="6" slack="1"/>
<pin id="1393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_4 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="ch_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="1"/>
<pin id="1399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_27_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="1"/>
<pin id="1404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_8_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="ch_2_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="6" slack="0"/>
<pin id="1413" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch_2 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="buf_addr_3_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="1"/>
<pin id="1418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_3 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="acc_addr_3_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="6" slack="1"/>
<pin id="1424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="acc_addr_3 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="xp_1_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="31" slack="1"/>
<pin id="1430" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="xp_1 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="exitcond_flatten2_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="indvar_flatten_next2_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="63" slack="0"/>
<pin id="1439" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="tmp_4_mid2_v_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="31" slack="0"/>
<pin id="1444" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v "/>
</bind>
</comp>

<comp id="1447" class="1005" name="buf_addr_2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="8" slack="1"/>
<pin id="1449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="outch_1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="0"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="outch_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="223"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="70" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="258"><net_src comp="242" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="276"><net_src comp="259" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="84" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="88" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="90" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="92" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="94" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="96" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="367"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="375"><net_src comp="70" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="102" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="391"><net_src comp="70" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="104" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="106" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="108" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="110" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="112" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="114" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="433"><net_src comp="426" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="439"><net_src comp="70" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="116" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="447"><net_src comp="70" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="118" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="120" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="122" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="471"><net_src comp="70" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="124" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="126" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="481"><net_src comp="474" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="128" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="130" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="497"><net_src comp="490" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="132" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="505"><net_src comp="498" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="134" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="513"><net_src comp="506" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="136" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="521"><net_src comp="514" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="138" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="529"><net_src comp="522" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="535"><net_src comp="70" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="536"><net_src comp="140" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="537"><net_src comp="530" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="142" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="545"><net_src comp="538" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="552"><net_src comp="144" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="553"><net_src comp="546" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="559"><net_src comp="70" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="146" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="561"><net_src comp="554" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="148" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="569"><net_src comp="562" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="575"><net_src comp="70" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="150" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="577"><net_src comp="570" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="583"><net_src comp="70" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="152" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="585"><net_src comp="578" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="154" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="593"><net_src comp="586" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="156" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="601"><net_src comp="594" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="607"><net_src comp="70" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="158" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="609"><net_src comp="602" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="615"><net_src comp="70" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="160" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="623"><net_src comp="70" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="162" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="631"><net_src comp="70" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="164" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="633"><net_src comp="626" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="639"><net_src comp="70" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="166" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="647"><net_src comp="70" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="648"><net_src comp="168" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="649"><net_src comp="642" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="655"><net_src comp="70" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="170" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="657"><net_src comp="650" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="663"><net_src comp="70" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="172" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="671"><net_src comp="70" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="672"><net_src comp="174" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="673"><net_src comp="666" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="679"><net_src comp="70" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="176" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="681"><net_src comp="674" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="687"><net_src comp="70" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="178" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="689"><net_src comp="682" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="695"><net_src comp="70" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="696"><net_src comp="690" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="702"><net_src comp="70" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="703"><net_src comp="697" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="709"><net_src comp="70" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="704" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="716"><net_src comp="70" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="248" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="718"><net_src comp="711" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="724"><net_src comp="70" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="725"><net_src comp="719" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="735"><net_src comp="729" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="739"><net_src comp="56" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="746"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="750"><net_src comp="18" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="761"><net_src comp="200" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="772"><net_src comp="18" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="769" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="783"><net_src comp="204" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="780" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="794"><net_src comp="206" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="18" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="812"><net_src comp="802" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="56" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="823"><net_src comp="813" pin="1"/><net_sink comp="817" pin=2"/></net>

<net id="827"><net_src comp="200" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="834"><net_src comp="824" pin="1"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="204" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="845"><net_src comp="835" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="849"><net_src comp="18" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="228" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="28" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="4" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="876"><net_src comp="4" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="6" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="740" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="58" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="740" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="64" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="66" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="740" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="68" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="905"><net_src comp="894" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="911"><net_src comp="857" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="18" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="74" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="76" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="78" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="913" pin="2"/><net_sink comp="918" pin=2"/></net>

<net id="926"><net_src comp="918" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="931"><net_src comp="80" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="76" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="78" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="927" pin="2"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="932" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="945"><net_src comp="82" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="76" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="78" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="941" pin="2"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="946" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="966"><net_src comp="6" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="973"><net_src comp="180" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="182" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="184" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="982"><net_src comp="186" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="726" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="188" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="190" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="967" pin="4"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="188" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="996"><net_src comp="967" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="726" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="993" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1014"><net_src comp="1007" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="993" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1024"><net_src comp="751" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="751" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="182" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="762" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1040"><net_src comp="762" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="202" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="773" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="773" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="182" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="784" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1063"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="204" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="784" pin="4"/><net_sink comp="1058" pin=2"/></net>

<net id="1070"><net_src comp="795" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="795" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="208" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="806" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="726" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1088"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="18" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="806" pin="4"/><net_sink comp="1083" pin=2"/></net>

<net id="1094"><net_src comp="1091" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1099"><net_src comp="182" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="266" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="857" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1111"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="266" pin="3"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="857" pin="1"/><net_sink comp="1106" pin=2"/></net>

<net id="1114"><net_src comp="1106" pin="3"/><net_sink comp="266" pin=4"/></net>

<net id="1122"><net_src comp="817" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="58" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1128"><net_src comp="817" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="64" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1133"><net_src comp="817" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1140"><net_src comp="66" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="817" pin="4"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="68" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1146"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1155"><net_src comp="1147" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1161"><net_src comp="248" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="266" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="248" pin="3"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="266" pin="3"/><net_sink comp="1163" pin=2"/></net>

<net id="1171"><net_src comp="1163" pin="3"/><net_sink comp="248" pin=4"/></net>

<net id="1176"><net_src comp="214" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="828" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="828" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1187"><net_src comp="202" pin="0"/><net_sink comp="1182" pin=1"/></net>

<net id="1192"><net_src comp="214" pin="0"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="839" pin="4"/><net_sink comp="1188" pin=1"/></net>

<net id="1198"><net_src comp="850" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="726" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1205"><net_src comp="1194" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1206"><net_src comp="18" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1207"><net_src comp="850" pin="4"/><net_sink comp="1200" pin=2"/></net>

<net id="1213"><net_src comp="1194" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="1188" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1215"><net_src comp="839" pin="4"/><net_sink comp="1208" pin=2"/></net>

<net id="1219"><net_src comp="1208" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="1200" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="1228"><net_src comp="1200" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1234"><net_src comp="216" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1235"><net_src comp="1225" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1236"><net_src comp="68" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1241"><net_src comp="1229" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1216" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1246"><net_src comp="1237" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="1252"><net_src comp="182" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="1200" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1257"><net_src comp="228" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1262"><net_src comp="228" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1268"><net_src comp="228" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1273"><net_src comp="228" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="1280"><net_src comp="228" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1291"><net_src comp="888" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="1296"><net_src comp="894" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1299"><net_src comp="1293" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1303"><net_src comp="907" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="955" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1312"><net_src comp="959" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1317"><net_src comp="967" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1322"><net_src comp="977" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1327"><net_src comp="985" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1332"><net_src comp="1001" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1337"><net_src comp="1010" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1342"><net_src comp="1016" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1347"><net_src comp="1020" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="1025" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1359"><net_src comp="1036" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="1364"><net_src comp="1042" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1368"><net_src comp="1047" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1373"><net_src comp="1058" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1379"><net_src comp="1066" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="1071" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="1388"><net_src comp="1083" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1394"><net_src comp="690" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1400"><net_src comp="1095" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="1405"><net_src comp="1115" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1410"><net_src comp="1118" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="1124" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1419"><net_src comp="697" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1425"><net_src comp="704" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1427"><net_src comp="1422" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1431"><net_src comp="1172" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1436"><net_src comp="1177" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="1182" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1445"><net_src comp="1208" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1450"><net_src comp="711" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1456"><net_src comp="1248" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="850" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {1 2 3 4 5 6 7 8 64 76 }
	Port: IFMCH_curr | {8 }
	Port: IFMDim_curr | {8 }
 - Input state : 
	Port: pool<2u, 50u, 8u> : in_V_V | {1 2 3 4 5 6 7 8 64 69 }
	Port: pool<2u, 50u, 8u> : IFMCH_curr | {8 }
	Port: pool<2u, 50u, 8u> : IFMDim_curr | {61 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_100 : 1
		IFMCH_curr_loc : 2
	State 9
		tmp_1 : 1
		j_1 : 1
		StgValue_112 : 2
		tmp_2 : 1
		tmp_4 : 2
		buf_addr : 3
		StgValue_116 : 4
		StgValue_118 : 1
	State 10
		buf_addr_1 : 1
		StgValue_123 : 2
	State 11
		buf_addr_4 : 1
		StgValue_127 : 2
	State 12
		buf_addr_5 : 1
		StgValue_131 : 2
	State 13
		StgValue_134 : 1
	State 14
		StgValue_136 : 1
	State 15
		StgValue_138 : 1
	State 16
		StgValue_140 : 1
	State 17
		StgValue_142 : 1
	State 18
		StgValue_144 : 1
	State 19
		StgValue_146 : 1
	State 20
		StgValue_148 : 1
	State 21
		StgValue_150 : 1
	State 22
		StgValue_152 : 1
	State 23
		StgValue_154 : 1
	State 24
		StgValue_156 : 1
	State 25
		StgValue_158 : 1
	State 26
		StgValue_160 : 1
	State 27
		StgValue_162 : 1
	State 28
		StgValue_164 : 1
	State 29
		StgValue_166 : 1
	State 30
		StgValue_168 : 1
	State 31
		StgValue_170 : 1
	State 32
		StgValue_172 : 1
	State 33
		StgValue_174 : 1
	State 34
		StgValue_176 : 1
	State 35
		StgValue_178 : 1
	State 36
		StgValue_180 : 1
	State 37
		StgValue_182 : 1
	State 38
		StgValue_184 : 1
	State 39
		StgValue_186 : 1
	State 40
		StgValue_188 : 1
	State 41
		StgValue_190 : 1
	State 42
		StgValue_192 : 1
	State 43
		StgValue_194 : 1
	State 44
		StgValue_196 : 1
	State 45
		StgValue_198 : 1
	State 46
		StgValue_200 : 1
	State 47
		StgValue_202 : 1
	State 48
		StgValue_204 : 1
	State 49
		StgValue_206 : 1
	State 50
		StgValue_208 : 1
	State 51
		StgValue_210 : 1
	State 52
		StgValue_212 : 1
	State 53
		StgValue_214 : 1
	State 54
		StgValue_216 : 1
	State 55
		StgValue_218 : 1
	State 56
		StgValue_220 : 1
	State 57
		StgValue_222 : 1
	State 58
		StgValue_224 : 1
	State 59
		StgValue_226 : 1
	State 60
		StgValue_228 : 1
	State 61
		StgValue_230 : 1
		tmp_3 : 1
		tmp_23 : 2
		cast9 : 2
		bound1 : 3
		bound2 : 3
	State 62
	State 63
		exitcond : 1
		i : 1
		StgValue_249 : 2
	State 64
		empty_20 : 1
	State 65
	State 66
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_261 : 2
	State 67
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		StgValue_268 : 2
		exitcond1 : 1
		xp_mid2 : 2
	State 68
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_277 : 2
		exitcond3 : 1
		ch_mid2 : 2
	State 69
		acc_addr_4 : 1
		acc_load_1 : 2
	State 70
		tmp_16 : 1
		acc_load_1_valIn_V : 2
		StgValue_290 : 3
		empty_16 : 1
	State 71
	State 72
		tmp_8 : 1
		ch_2 : 1
		StgValue_299 : 2
		tmp_11 : 1
		tmp_28 : 1
		tmp_30_cast : 2
		tmp_29 : 3
		tmp_31_cast : 4
		buf_addr_3 : 5
		buf_load : 6
		acc_addr_3 : 2
		acc_load : 3
	State 73
		tmp_12 : 1
		tmp_13 : 2
		StgValue_315 : 3
		empty_18 : 1
	State 74
	State 75
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_326 : 2
		outpix_1 : 1
		exitcond2 : 1
		outch_mid2 : 2
		tmp_4_mid2_v : 2
		tmp_24 : 3
		tmp_6 : 3
		tmp_25 : 3
		tmp_27_cast : 4
		tmp_26 : 5
		tmp_28_cast : 6
		buf_addr_2 : 7
		tmp_V_17 : 8
		acc_addr_2 : 4
		StgValue_340 : 5
		outch_1 : 3
	State 76
		StgValue_345 : 1
		empty_19 : 1
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          j_1_fu_888          |    0    |    0    |    15   |
|          |           i_fu_1025          |    0    |    0    |    39   |
|          | indvar_flatten_next1_fu_1036 |    0    |    0    |    70   |
|          | indvar_flatten_next7_fu_1047 |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_1071 |    0    |    0    |    40   |
|          |         ch_1_fu_1095         |    0    |    0    |    39   |
|    add   |         ch_2_fu_1124         |    0    |    0    |    15   |
|          |        tmp_29_fu_1147        |    0    |    0    |    15   |
|          |         xp_1_fu_1172         |    0    |    0    |    38   |
|          | indvar_flatten_next2_fu_1182 |    0    |    0    |    70   |
|          |       outpix_1_fu_1188       |    0    |    0    |    38   |
|          |        tmp_26_fu_1237        |    0    |    0    |    15   |
|          |        outch_1_fu_1248       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_861         |    0    |    0    |    18   |
|          |         tmp_1_fu_882         |    0    |    0    |    11   |
|          |         tmp_5_fu_907         |    0    |    0    |    18   |
|          |       exitcond_fu_1020       |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_1031  |    0    |    0    |    29   |
|          |   exitcond_flatten8_fu_1042  |    0    |    0    |    18   |
|   icmp   |       exitcond1_fu_1053      |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_1066   |    0    |    0    |    21   |
|          |       exitcond3_fu_1077      |    0    |    0    |    18   |
|          |        tmp_16_fu_1100        |    0    |    0    |    18   |
|          |         tmp_8_fu_1118        |    0    |    0    |    11   |
|          |        tmp_12_fu_1157        |    0    |    0    |    18   |
|          |   exitcond_flatten2_fu_1177  |    0    |    0    |    29   |
|          |       exitcond2_fu_1194      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |        xp_mid2_fu_1058       |    0    |    0    |    31   |
|          |        ch_mid2_fu_1083       |    0    |    0    |    32   |
|  select  |  acc_load_1_valIn_V_fu_1106  |    0    |    0    |    32   |
|          |        tmp_13_fu_1163        |    0    |    0    |    32   |
|          |      outch_mid2_fu_1200      |    0    |    0    |    32   |
|          |     tmp_4_mid2_v_fu_1208     |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_955         |    4    |    0    |    20   |
|          |          tmp2_fu_959         |    4    |    0    |    20   |
|    mul   |        bound1_fu_1001        |    4    |    0    |    20   |
|          |        bound2_fu_1010        |    4    |    0    |    20   |
|          |       KER_bound_fu_1016      |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_228       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_234       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_894         |    0    |    0    |    0    |
|          |         tmp_17_fu_918        |    0    |    0    |    0    |
|          |         tmp_19_fu_932        |    0    |    0    |    0    |
|bitconcatenate|         tmp_21_fu_946        |    0    |    0    |    0    |
|          |         tmp_22_fu_977        |    0    |    0    |    0    |
|          |         tmp_23_fu_985        |    0    |    0    |    0    |
|          |        tmp_28_fu_1135        |    0    |    0    |    0    |
|          |      tmp_27_cast_fu_1229     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_4_fu_902         |    0    |    0    |    0    |
|          |         cast9_fu_993         |    0    |    0    |    0    |
|          |          cast_fu_997         |    0    |    0    |    0    |
|          |         cast1_fu_1007        |    0    |    0    |    0    |
|   zext   |        tmp_15_fu_1091        |    0    |    0    |    0    |
|          |        tmp_11_fu_1130        |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_1143     |    0    |    0    |    0    |
|          |      tmp_31_cast_fu_1152     |    0    |    0    |    0    |
|          |         tmp_6_fu_1220        |    0    |    0    |    0    |
|          |      tmp_28_cast_fu_1243     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_7_fu_913         |    0    |    0    |    0    |
|    or    |         tmp_18_fu_927        |    0    |    0    |    0    |
|          |         tmp_20_fu_941        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_3_fu_967         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_27_fu_1115        |    0    |    0    |    0    |
|   trunc  |        tmp_24_fu_1216        |    0    |    0    |    0    |
|          |        tmp_25_fu_1225        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    20   |    0    |   1025  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+
|    |   FF   |   LUT  |
+----+--------+--------+
| acc|   64   |   25   |
| buf|   64   |   100  |
+----+--------+--------+
|Total|   128  |   125  |
+----+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    IFMCH_curr_loc_reg_726   |   32   |
|      KER_bound_reg_1339     |   32   |
|     acc_addr_3_reg_1422     |    6   |
|     acc_addr_4_reg_1391     |    6   |
|       bound1_reg_1329       |   63   |
|       bound2_reg_1334       |   63   |
|     buf_addr_2_reg_1447     |    8   |
|     buf_addr_3_reg_1416     |    8   |
|         ch2_reg_813         |    6   |
|        ch_1_reg_1397        |   32   |
|        ch_2_reg_1411        |    6   |
|       ch_mid2_reg_1385      |   32   |
|          ch_reg_802         |   32   |
|  exitcond_flatten2_reg_1433 |    1   |
|  exitcond_flatten8_reg_1361 |    1   |
|  exitcond_flatten_reg_1376  |    1   |
|      exitcond_reg_1344      |    1   |
|          i3_reg_747         |   32   |
|          i_reg_1348         |   32   |
|   indvar_flatten1_reg_758   |   63   |
|   indvar_flatten2_reg_824   |   63   |
|   indvar_flatten6_reg_769   |   32   |
|indvar_flatten_next1_reg_1356|   63   |
|indvar_flatten_next2_reg_1437|   63   |
|indvar_flatten_next7_reg_1365|   32   |
| indvar_flatten_next_reg_1380|   33   |
|    indvar_flatten_reg_791   |   33   |
|         j_1_reg_1288        |    6   |
|          j_reg_736          |    6   |
|       outch_1_reg_1453      |   32   |
|        outch_reg_846        |   32   |
|        outpix_reg_835       |   31   |
|           reg_857           |   32   |
|        tmp1_reg_1304        |   32   |
|        tmp2_reg_1309        |   32   |
|       tmp_22_reg_1319       |   33   |
|       tmp_23_reg_1324       |   32   |
|       tmp_27_reg_1402       |    9   |
|        tmp_2_reg_1293       |    8   |
|        tmp_3_reg_1314       |   31   |
|    tmp_4_mid2_v_reg_1442    |   31   |
|        tmp_5_reg_1300       |    1   |
|        tmp_8_reg_1407       |    1   |
|      tmp_V_10_reg_1270      |   32   |
|      tmp_V_12_reg_1277      |   32   |
|       tmp_V_2_reg_1254      |   32   |
|       tmp_V_4_reg_1259      |   32   |
|       tmp_V_6_reg_1265      |   32   |
|        xp_1_reg_1428        |   31   |
|       xp_mid2_reg_1370      |   31   |
|          xp_reg_780         |   31   |
+-----------------------------+--------+
|            Total            |  1378  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_234 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_248 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_248 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_248 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_266 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_266 |  p2  |  53  |   0  |    0   ||   229   |
| grp_access_fu_266 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  || 14.0328 ||   331   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |    0   |  1025  |
|   Memory  |    -   |    -   |   128  |   125  |
|Multiplexer|    -   |   14   |    -   |   331  |
|  Register |    -   |    -   |  1378  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   14   |  1506  |  1481  |
+-----------+--------+--------+--------+--------+
