Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: password.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "password.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "password"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : password
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\contatore_mod4.vhd" into library work
Parsing entity <contatore_mod4>.
Parsing architecture <Behavioral> of entity <contatore_mod4>.
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\controllore.vhd" into library work
Parsing entity <controllore>.
Parsing architecture <Behavioral> of entity <controllore>.
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\accumulatore_mod3.vhd" into library work
Parsing entity <accumulatore_mod3>.
Parsing architecture <Behavioral> of entity <accumulatore_mod3>.
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" into library work
Parsing entity <password>.
Parsing architecture <Behavioral> of entity <password>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <password> (architecture <Behavioral>) from library <work>.

Elaborating entity <controllore> (architecture <Behavioral>) from library <work>.

Elaborating entity <accumulatore_mod3> (architecture <Behavioral>) from library <work>.

Elaborating entity <contatore_mod4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 244: password_corretta should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 249: password_corretta should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 254: password_corretta should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <password>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd".
    Found 4-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 51                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | stato_iniziale                                 |
    | Power Up State     | stato_iniziale                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <porta_aperta>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <password> synthesized.

Synthesizing Unit <controllore>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\controllore.vhd".
    Summary:
	no macro.
Unit <controllore> synthesized.

Synthesizing Unit <accumulatore_mod3>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\accumulatore_mod3.vhd".
    Summary:
	no macro.
Unit <accumulatore_mod3> synthesized.

Synthesizing Unit <contatore_mod4>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\contatore_mod4.vhd".
    Found 2-bit register for signal <counter_up>.
    Found 2-bit adder for signal <counter_up[1]_GND_8_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <contatore_mod4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 1
 2-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 42
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <contatore_mod4>.
The following registers are absorbed into counter <counter_up>: 1 register on signal <counter_up>.
Unit <contatore_mod4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 42
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 stato_iniziale         | 0000
 stato_lettura1         | 0001
 stato_attesa_rilascio1 | 0010
 stato_lettura2         | 0011
 stato_attesa_rilascio2 | 0100
 stato_lettura3         | 0101
 stato_attesa_rilascio3 | 0110
 stato_lettura4         | 0111
 stato_attesa_rilascio4 | 1000
 stato_porta_aperta     | 1001
------------------------------------
WARNING:Xst:2170 - Unit password : the following signal(s) form a combinatorial loop: password_corretta, rst_controllore, password_corretta_tentativo_corrente[1]_AND_21_o, current_state[3]_X_3_o_Mux_62_o.
WARNING:Xst:2170 - Unit password : the following signal(s) form a combinatorial loop: password_corretta.

Optimizing unit <password> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block password, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : password.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 28
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 12
# FlipFlops/Latches                : 7
#      FDR                         : 6
#      LDC                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 13
#      IBUF                        : 11
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               6  out of   4800     0%  
 Number of Slice LUTs:                   28  out of   2400     1%  
    Number used as Logic:                28  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     28
   Number with an unused Flip Flop:      22  out of     28    78%  
   Number with an unused LUT:             0  out of     28     0%  
   Number of fully used LUT-FF pairs:     6  out of     28    21%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                       | Load  |
-----------------------------------------------------------------------------+---------------------------------------------+-------+
current_state[3]_PWR_9_o_Mux_63_o(Mmux_current_state[3]_PWR_9_o_Mux_63_o11:O)| NONE(*)(porta_aperta)                       | 1     |
clk                                                                          | IBUF+BUFG                                   | 4     |
contatore_tentativi/clk_star(contatore_tentativi/clk_star1:O)                | NONE(*)(contatore_tentativi/c1/counter_up_0)| 2     |
-----------------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.968ns (Maximum Frequency: 251.984MHz)
   Minimum input arrival time before clock: 7.743ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: 5.553ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.968ns (frequency: 251.984MHz)
  Total number of paths / destination ports: 40 / 4
-------------------------------------------------------------------------
Delay:               3.968ns (Levels of Logic = 3)
  Source:            current_state_FSM_FFd1 (FF)
  Destination:       current_state_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: current_state_FSM_FFd1 to current_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   0.987  current_state_FSM_FFd1 (current_state_FSM_FFd1)
     LUT6:I4->O            4   0.203   1.048  Mmux_rst_controllore12 (Mmux_rst_controllore12)
     LUT6:I0->O            7   0.203   0.774  controllore_inserimento/S4 (password_corretta)
     LUT6:I5->O            1   0.205   0.000  current_state_FSM_FFd1-In35 (current_state_FSM_FFd1-In3)
     FDR:D                     0.102          current_state_FSM_FFd1
    ----------------------------------------
    Total                      3.968ns (1.160ns logic, 2.809ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'contatore_tentativi/clk_star'
  Clock period: 3.667ns (frequency: 272.729MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               3.667ns (Levels of Logic = 2)
  Source:            contatore_tentativi/c1/counter_up_1 (FF)
  Destination:       contatore_tentativi/c1/counter_up_0 (FF)
  Source Clock:      contatore_tentativi/clk_star rising
  Destination Clock: contatore_tentativi/clk_star rising

  Data Path: contatore_tentativi/c1/counter_up_1 to contatore_tentativi/c1/counter_up_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.992  contatore_tentativi/c1/counter_up_1 (contatore_tentativi/c1/counter_up_1)
     LUT6:I2->O            7   0.203   0.774  controllore_inserimento/S4 (password_corretta)
     LUT6:I5->O            2   0.205   0.616  Mmux_rst_controllore11 (rst_tentativi)
     FDR:R                     0.430          contatore_tentativi/c1/counter_up_0
    ----------------------------------------
    Total                      3.667ns (1.285ns logic, 2.382ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state[3]_PWR_9_o_Mux_63_o'
  Total number of paths / destination ports: 41 / 2
-------------------------------------------------------------------------
Offset:              6.733ns (Levels of Logic = 6)
  Source:            row<3> (PAD)
  Destination:       porta_aperta (LATCH)
  Destination Clock: current_state[3]_PWR_9_o_Mux_63_o falling

  Data Path: row<3> to porta_aperta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  row_3_IBUF (row_3_IBUF)
     LUT3:I0->O            5   0.205   0.943  GND_3_o_row[3]_equal_44_o<3>11 (GND_3_o_row[3]_equal_44_o<3>1)
     LUT5:I2->O            3   0.205   0.879  current_state_FSM_FFd1-In311 (current_state_FSM_FFd1-In31)
     LUT6:I3->O            4   0.205   1.048  Mmux_rst_controllore12 (Mmux_rst_controllore12)
     LUT6:I0->O            7   0.203   0.774  controllore_inserimento/S4 (password_corretta)
     LUT6:I5->O            1   0.205   0.000  Mmux_current_state[3]_X_3_o_Mux_62_o11 (current_state[3]_X_3_o_Mux_62_o)
     LDC:D                     0.037          porta_aperta
    ----------------------------------------
    Total                      6.733ns (2.282ns logic, 4.451ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 90 / 8
-------------------------------------------------------------------------
Offset:              6.798ns (Levels of Logic = 6)
  Source:            row<3> (PAD)
  Destination:       current_state_FSM_FFd4 (FF)
  Destination Clock: clk rising

  Data Path: row<3> to current_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  row_3_IBUF (row_3_IBUF)
     LUT3:I0->O            5   0.205   0.943  GND_3_o_row[3]_equal_44_o<3>11 (GND_3_o_row[3]_equal_44_o<3>1)
     LUT5:I2->O            3   0.205   0.879  current_state_FSM_FFd1-In311 (current_state_FSM_FFd1-In31)
     LUT6:I3->O            4   0.205   1.048  Mmux_rst_controllore12 (Mmux_rst_controllore12)
     LUT6:I0->O            7   0.203   0.774  controllore_inserimento/S4 (password_corretta)
     LUT6:I5->O            1   0.205   0.000  current_state_FSM_FFd1-In35 (current_state_FSM_FFd1-In3)
     FDR:D                     0.102          current_state_FSM_FFd1
    ----------------------------------------
    Total                      6.798ns (2.347ns logic, 4.451ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'contatore_tentativi/clk_star'
  Total number of paths / destination ports: 78 / 2
-------------------------------------------------------------------------
Offset:              7.743ns (Levels of Logic = 6)
  Source:            row<3> (PAD)
  Destination:       contatore_tentativi/c1/counter_up_0 (FF)
  Destination Clock: contatore_tentativi/clk_star rising

  Data Path: row<3> to contatore_tentativi/c1/counter_up_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  row_3_IBUF (row_3_IBUF)
     LUT3:I0->O            5   0.205   0.943  GND_3_o_row[3]_equal_44_o<3>11 (GND_3_o_row[3]_equal_44_o<3>1)
     LUT5:I2->O            3   0.205   0.879  current_state_FSM_FFd1-In311 (current_state_FSM_FFd1-In31)
     LUT6:I3->O            4   0.205   1.048  Mmux_rst_controllore12 (Mmux_rst_controllore12)
     LUT6:I0->O            7   0.203   0.774  controllore_inserimento/S4 (password_corretta)
     LUT6:I5->O            2   0.205   0.616  Mmux_rst_controllore11 (rst_tentativi)
     FDR:R                     0.430          contatore_tentativi/c1/counter_up_0
    ----------------------------------------
    Total                      7.743ns (2.675ns logic, 5.068ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state[3]_PWR_9_o_Mux_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            porta_aperta (LATCH)
  Destination:       porta_aperta (PAD)
  Source Clock:      current_state[3]_PWR_9_o_Mux_63_o falling

  Data Path: porta_aperta to porta_aperta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  porta_aperta (porta_aperta_OBUF)
     OBUF:I->O                 2.571          porta_aperta_OBUF (porta_aperta)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               5.553ns (Levels of Logic = 3)
  Source:            badge<1> (PAD)
  Destination:       badge_bug (PAD)

  Data Path: badge<1> to badge_bug
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.907  badge_1_IBUF (badge_1_IBUF)
     LUT2:I0->O            3   0.203   0.650  PWR_3_o_badge[1]_equal_3_o1 (badge_bug_OBUF)
     OBUF:I->O                 2.571          badge_bug_OBUF (badge_bug)
    ----------------------------------------
    Total                      5.553ns (3.996ns logic, 1.557ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    3.968|         |         |         |
contatore_tentativi/clk_star|    2.722|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock contatore_tentativi/clk_star
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |    4.913|         |         |         |
contatore_tentativi/clk_star|    3.667|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock current_state[3]_PWR_9_o_Mux_63_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clk                         |         |         |    3.903|         |
contatore_tentativi/clk_star|         |         |    2.657|         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.58 secs
 
--> 

Total memory usage is 4510216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

