

================================================================
== Synthesis Summary Report of 'sink_from_aie'
================================================================
+ General Information: 
    * Date:           Sun Jun 30 17:19:04 2024
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        sink_from_aie
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+---------+
    |                           Modules                           |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |         |    |            |            |         |
    |                           & Loops                           |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   | DSP|     FF     |     LUT    |   URAM  |
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+---------+
    |+ sink_from_aie                                              |  Timing|  -0.00|        -|          -|         -|        -|      -|        no|  2 (~0%)|   -|  7600 (~0%)|  11228 (1%)|  1 (~0%)|
    | + sink_from_aie_Pipeline_VITIS_LOOP_78_3                    |       -|   0.90|        -|          -|         -|        -|      -|        no|        -|   -|   239 (~0%)|   254 (~0%)|        -|
    |  o VITIS_LOOP_78_3                                          |      II|   2.43|        -|          -|         4|        4|      -|       yes|        -|   -|           -|           -|        -|
    | + sink_from_aie_Pipeline_VITIS_LOOP_106_4                   |  Timing|  -0.00|      259|    863.247|         -|      259|      -|        no|        -|   -|   529 (~0%)|   419 (~0%)|        -|
    |  o VITIS_LOOP_106_4                                         |       -|   2.43|      257|    856.581|         3|        1|    256|       yes|        -|   -|           -|           -|        -|
    | + sink_from_aie_Pipeline_VITIS_LOOP_110_5                   |  Timing|  -0.00|      259|    863.247|         -|      259|      -|        no|        -|   -|   529 (~0%)|   419 (~0%)|        -|
    |  o VITIS_LOOP_110_5                                         |       -|   2.43|      257|    856.581|         3|        1|    256|       yes|        -|   -|           -|           -|        -|
    | + sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7  |  Timing|  -0.00|    65540|  2.184e+05|         -|    65540|      -|        no|        -|   -|  1061 (~0%)|   752 (~0%)|        -|
    |  o VITIS_LOOP_117_6_VITIS_LOOP_118_7                        |       -|   2.43|    65538|  2.184e+05|         4|        1|  65536|       yes|        -|   -|           -|           -|        -|
    | o VITIS_LOOP_69_1                                           |       -|   2.43|    66816|  2.227e+05|       261|        -|    256|        no|        -|   -|           -|           -|        -|
    |  + sink_from_aie_Pipeline_VITIS_LOOP_72_2                   |       -|   0.97|      258|    859.914|         -|      258|      -|        no|        -|   -|    11 (~0%)|    55 (~0%)|        -|
    |   o VITIS_LOOP_72_2                                         |       -|   2.43|      256|    853.248|         1|        1|    256|       yes|        -|   -|           -|           -|        -|
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+---------+----+------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem1 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | output_r_1 | 0x10   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x14   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | size_1     | 0x1c   | 32    | W      | Data signal of size              |                                                                                    |
| s_axi_control | size_2     | 0x20   | 32    | W      | Data signal of size              |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+--------------+---------------+-------+--------+--------+
| Interface    | Register Mode | TDATA | TREADY | TVALID |
+--------------+---------------+-------+--------+--------+
| input_stream | both          | 32    | 1      | 1      |
+--------------+---------------+-------+--------+--------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+-----------------+
| Argument     | Direction | Datatype        |
+--------------+-----------+-----------------+
| input_stream | in        | stream<int, 0>& |
| output       | out       | int*            |
| size         | in        | long int        |
+--------------+-----------+-----------------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+----------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                          |
+--------------+---------------+-----------+----------+----------------------------------+
| input_stream | input_stream  | interface |          |                                  |
| output       | m_axi_gmem1   | interface |          |                                  |
| output       | s_axi_control | interface | offset   |                                  |
| size         | s_axi_control | register  |          | name=size_1 offset=0x1c range=32 |
| size         | s_axi_control | register  |          | name=size_2 offset=0x20 range=32 |
+--------------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                                 |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------------------+
| m_axi_gmem1  | write     | 16     | 512   | /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23 |
| m_axi_gmem1  | write     | 16     | 512   | /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23 |
| m_axi_gmem1  | write     | 4096   | 512   | /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23 |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                        | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + sink_from_aie                                             | 0   |        |             |     |        |         |
|   add_ln69_fu_227_p2                                        | -   |        | add_ln69    | add | fabric | 0       |
|   add_ln110_fu_282_p2                                       | -   |        | add_ln110   | add | fabric | 0       |
|   add_ln117_fu_297_p2                                       | -   |        | add_ln117   | add | fabric | 0       |
|  + sink_from_aie_Pipeline_VITIS_LOOP_78_3                   | 0   |        |             |     |        |         |
|    add_ln89_1_fu_156_p2                                     | -   |        | add_ln89_1  | add | fabric | 0       |
|    joint_d0                                                 | -   |        | add_ln89    | add | fabric | 0       |
|    h2_d0                                                    | -   |        | add_ln90    | add | fabric | 0       |
|    h1_d0                                                    | -   |        | add_ln98    | add | fabric | 0       |
|  + sink_from_aie_Pipeline_VITIS_LOOP_72_2                   | 0   |        |             |     |        |         |
|    add_ln72_fu_64_p2                                        | -   |        | add_ln72    | add | fabric | 0       |
|    add_ln73_fu_80_p2                                        | -   |        | add_ln73    | add | fabric | 0       |
|  + sink_from_aie_Pipeline_VITIS_LOOP_106_4                  | 0   |        |             |     |        |         |
|    add_ln106_fu_122_p2                                      | -   |        | add_ln106   | add | fabric | 0       |
|  + sink_from_aie_Pipeline_VITIS_LOOP_110_5                  | 0   |        |             |     |        |         |
|    add_ln110_fu_122_p2                                      | -   |        | add_ln110   | add | fabric | 0       |
|  + sink_from_aie_Pipeline_VITIS_LOOP_117_6_VITIS_LOOP_118_7 | 0   |        |             |     |        |         |
|    add_ln117_fu_152_p2                                      | -   |        | add_ln117   | add | fabric | 0       |
|    add_ln117_1_fu_170_p2                                    | -   |        | add_ln117_1 | add | fabric | 0       |
|    add_ln119_fu_243_p2                                      | -   |        | add_ln119   | add | fabric | 0       |
|    add_ln118_fu_212_p2                                      | -   |        | add_ln118   | add | fabric | 0       |
+-------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+----------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-----------------+------+------+--------+----------+---------+------+---------+
| + sink_from_aie | 2    | 1    |        |          |         |      |         |
|   joint_U       | -    | 1    |        | joint    | ram_1p  | auto | 1       |
|   h1_U          | 1    | -    |        | h1       | ram_1p  | auto | 1       |
|   h2_U          | 1    | -    |        | h2       | ram_1p  | auto | 1       |
+-----------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| Type      | Options                                               | Location                                                     |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+
| interface | axis port=input_stream                                | ../../../sink_from_aie.cpp:50 in sink_from_aie, input_stream |
| interface | m_axi port=output depth=100 offset=slave bundle=gmem1 | ../../../sink_from_aie.cpp:52 in sink_from_aie, output       |
| interface | s_axilite port=output bundle=control                  | ../../../sink_from_aie.cpp:53 in sink_from_aie, output       |
| interface | s_axilite port=size bundle=control                    | ../../../sink_from_aie.cpp:55 in sink_from_aie, size         |
| interface | s_axilite port=return bundle=control                  | ../../../sink_from_aie.cpp:56 in sink_from_aie, return       |
+-----------+-------------------------------------------------------+--------------------------------------------------------------+


