# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_demapper_ECC_time_impl.v" \
"../../../../../TacconiAsnaghi_PUF.srcs/sources_1/new/demapper_ECC.v" \
"../../../../../TacconiAsnaghi_PUF.srcs/demapper_ECC_dut/new/tb_demapper_ECC.v" \

# Do not sort compile order
nosort
