 ```verilog
assign out = in;
endmodule