
*** Running vivado
    with args -log design_1_caravel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_caravel_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_caravel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3253.754 ; gain = 2.016 ; free physical = 14201 ; free virtual = 40223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_caravel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21409
WARNING: [Synth 8-9971] redeclaration of ansi port 'clk' is not allowed [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:112]
WARNING: [Synth 8-9971] redeclaration of ansi port 'rst' is not allowed [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:113]
WARNING: [Synth 8-9971] redeclaration of ansi port 'enable' is not allowed [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:114]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:58]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:60]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:62]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:64]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:66]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:67]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:69]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:139]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:140]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:141]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'fir' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:142]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'mm' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:54]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:40]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:41]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:42]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:43]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:44]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:45]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:46]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:47]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:48]
WARNING: [Synth 8-6901] identifier 'save_data' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:49]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:51]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:52]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:53]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:54]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:55]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:56]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:57]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:58]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:59]
WARNING: [Synth 8-6901] identifier 'save_data_11' is used before its declaration [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:60]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:66]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:68]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:70]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:72]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:74]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:75]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:77]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:135]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:136]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:137]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'qsort' with formal parameter declaration list [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:138]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3261.754 ; gain = 8.000 ; free physical = 12470 ; free virtual = 38493
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_caravel_0_0' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/synth/design_1_caravel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'caravel' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:77]
INFO: [Synth 8-6157] synthesizing module 'chip_io' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
INFO: [Synth 8-6157] synthesizing module 'mprj_io' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
INFO: [Synth 8-6157] synthesizing module 'boledu_io' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'boledu_io' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:124]
INFO: [Synth 8-6155] done synthesizing module 'mprj_io' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:68]
WARNING: [Synth 8-7071] port 'vdda' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'vssa' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'io_in_3v3' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7071] port 'analog_noesd_io' of module 'mprj_io' is unconnected for instance 'mprj_pads' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
WARNING: [Synth 8-7023] instance 'mprj_pads' of module 'mprj_io' has 33 connections declared, but only 29 given [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:155]
INFO: [Synth 8-6155] done synthesizing module 'chip_io' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:59]
WARNING: [Synth 8-6104] Input port 'flash_io1' has an internal driver [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:371]
WARNING: [Synth 8-7071] port 'mprj_io_in' of module 'chip_io' is unconnected for instance 'padframe' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
WARNING: [Synth 8-7023] instance 'padframe' of module 'chip_io' has 44 connections declared, but only 43 given [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:360]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core_wrapper' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'mgmt_core' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:1888]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6809]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6825]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7181]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7204]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7228]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7261]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7410]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7422]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7434]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7482]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7537]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7673]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7714]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7755]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7796]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7837]
INFO: [Synth 8-6157] synthesizing module 'RAM256' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM256' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/vip/RAM256.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM128' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM128' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/vip/RAM128.v:1]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4305]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:46]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mgmt_core_wrapper' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v:38]
INFO: [Synth 8-6157] synthesizing module 'user_project_wrapper' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:32]
INFO: [Synth 8-6157] synthesizing module 'user_bram_dealer' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/user_bram.v:27]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/bram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'user_bram_dealer' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/user_bram.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/sync_fifo.v:13]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/sync_fifo.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_transmission' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmission' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_ctrl.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_ctrl.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_converter' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_converter' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:10]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:171]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:2]
INFO: [Synth 8-6157] synthesizing module 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mm' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:2]
WARNING: [Synth 8-7071] port 'tap_WE' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'tap_EN' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'tap_Di' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'tap_A' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'tap_Do' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'data_WE' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'data_EN' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'data_Di' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'data_A' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7071] port 'data_Do' of module 'mm' is unconnected for instance 'mm' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
WARNING: [Synth 8-7023] instance 'mm' of module 'mm' has 32 connections declared, but only 22 given [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:457]
INFO: [Synth 8-6157] synthesizing module 'qsort' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:167]
INFO: [Synth 8-6157] synthesizing module 'comp' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:446]
INFO: [Synth 8-6155] done synthesizing module 'comp' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:446]
INFO: [Synth 8-6155] done synthesizing module 'qsort' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:2]
INFO: [Synth 8-6157] synthesizing module 'bram11' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/bram11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram11' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/bram11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'user_project_wrapper' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:32]
INFO: [Synth 8-6157] synthesizing module 'housekeeping' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:99]
INFO: [Synth 8-6157] synthesizing module 'boledu_fd_sc_hd__clkbuf_8' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:1503]
INFO: [Synth 8-6155] done synthesizing module 'boledu_fd_sc_hd__clkbuf_8' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:1503]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:714]
INFO: [Synth 8-6157] synthesizing module 'housekeeping_spi' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v:75]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping_spi' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:1152]
INFO: [Synth 8-6155] done synthesizing module 'housekeeping' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:99]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block__parameterized0' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block__parameterized0' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'gpio_defaults_block__parameterized1' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6155] done synthesizing module 'gpio_defaults_block__parameterized1' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'gpio_control_block' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:98]
INFO: [Synth 8-6155] done synthesizing module 'gpio_control_block' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:98]
INFO: [Synth 8-6155] done synthesizing module 'caravel' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:77]
INFO: [Synth 8-6155] done synthesizing module 'design_1_caravel_0_0' (0#1) [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/synth/design_1_caravel_0_0.v:53]
WARNING: [Synth 8-3848] Net io_in_3v3 in module/entity mprj_io does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v:104]
WARNING: [Synth 8-3848] Net vddio_q in module/entity chip_io does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net vssio_q in module/entity chip_io does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:122]
WARNING: [Synth 8-3848] Net analog_a in module/entity chip_io does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-3848] Net analog_b in module/entity chip_io does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v:121]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4586]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4588]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4589]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4593]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2357]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2465]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2466]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2467]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3673]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3693]
WARNING: [Synth 8-6014] Unused sequential element HazardSimplePlugin_writeBackBuffer_payload_data_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3978]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3982]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:3984]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1969]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1968]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1967]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_EXECUTE_STAGE_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1988]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1957]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_BYPASSABLE_MEMORY_STAGE_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1991]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_MEMORY_STORE_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2036]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1974]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4203]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_firstCycle_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4221]
WARNING: [Synth 8-6014] Unused sequential element DebugPlugin_secondCycle_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:4225]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:2096]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:92]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:490]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_first_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2869]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_tx_fifo_source_last_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2870]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_first_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6905]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_rx_fifo_source_last_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:6906]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_scratch_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7200]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_bus_errors_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7201]
WARNING: [Synth 8-6014] Unused sequential element debug_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7213]
WARNING: [Synth 8-6014] Unused sequential element debug_oeb_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7225]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespimmap_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7249]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_cs_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7253]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_phyconfig_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7257]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_master_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7258]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_litespisdrphycore_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7270]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode1_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7297]
WARNING: [Synth 8-6014] Unused sequential element gpio_mode0_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7301]
WARNING: [Synth 8-6014] Unused sequential element gpio_ien_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7305]
WARNING: [Synth 8-6014] Unused sequential element gpio_oe_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7309]
WARNING: [Synth 8-6014] Unused sequential element gpio_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7310]
WARNING: [Synth 8-6014] Unused sequential element gpio_out_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7314]
WARNING: [Synth 8-6014] Unused sequential element la_ien_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7380]
WARNING: [Synth 8-6014] Unused sequential element la_oe_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7393]
WARNING: [Synth 8-6014] Unused sequential element la_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7394]
WARNING: [Synth 8-6014] Unused sequential element la_out_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7407]
WARNING: [Synth 8-6014] Unused sequential element mprj_wb_iena_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7419]
WARNING: [Synth 8-6014] Unused sequential element spi_enabled_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7431]
WARNING: [Synth 8-6014] Unused sequential element spi_master_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7462]
WARNING: [Synth 8-6014] Unused sequential element spi_master_mosi_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7466]
WARNING: [Synth 8-6014] Unused sequential element spi_master_miso_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7467]
WARNING: [Synth 8-6014] Unused sequential element spi_master_cs_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7471]
WARNING: [Synth 8-6014] Unused sequential element spi_master_loopback_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7475]
WARNING: [Synth 8-6014] Unused sequential element spimaster_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7479]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_load_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7512]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_reload_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7516]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_en_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7520]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_value_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7525]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7526]
WARNING: [Synth 8-6014] Unused sequential element mgmtsoc_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7534]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7564]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7565]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7566]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7574]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7575]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7576]
WARNING: [Synth 8-6014] Unused sequential element uart_enabled_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7588]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7612]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7616]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_gpioin0_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7620]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7621]
WARNING: [Synth 8-6014] Unused sequential element gpioin0_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7629]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7653]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7657]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_gpioin1_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7661]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7662]
WARNING: [Synth 8-6014] Unused sequential element gpioin1_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7670]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7694]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7698]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_gpioin2_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7702]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7703]
WARNING: [Synth 8-6014] Unused sequential element gpioin2_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7711]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7735]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7739]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_gpioin3_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7743]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7744]
WARNING: [Synth 8-6014] Unused sequential element gpioin3_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7752]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7776]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7780]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_gpioin4_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7784]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7785]
WARNING: [Synth 8-6014] Unused sequential element gpioin4_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7793]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_in_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7817]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_mode_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7821]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_gpioin5_edge_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7825]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_status_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7826]
WARNING: [Synth 8-6014] Unused sequential element gpioin5_enable_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7834]
WARNING: [Synth 8-6014] Unused sequential element user_irq_ena_re_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:7846]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8398]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'litespi_tx_mux_source_payload_mask_reg' and it is trimmed from '8' to '1' bits. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:2187]
WARNING: [Synth 8-3848] Net ss_tlast_fir in module/entity axi_converter does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:81]
WARNING: [Synth 8-3848] Net ss_tlast_qs in module/entity axi_converter does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:92]
WARNING: [Synth 8-3848] Net ss_tlast_mm in module/entity axi_converter does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/axi_converter.v:103]
WARNING: [Synth 8-5856] 3D RAM matrix_A_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  matrix_A_reg 
WARNING: [Synth 8-5856] 3D RAM matrix_B_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  matrix_B_reg 
WARNING: [Synth 8-5856] 3D RAM matrix_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  matrix_out_reg 
WARNING: [Synth 8-3848] Net arready in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:17]
WARNING: [Synth 8-3848] Net rvalid in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:21]
WARNING: [Synth 8-3848] Net rdata in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:22]
WARNING: [Synth 8-3848] Net sm_tlast in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:32]
WARNING: [Synth 8-3848] Net tap_WE in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:35]
WARNING: [Synth 8-3848] Net tap_EN in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:36]
WARNING: [Synth 8-3848] Net tap_Di in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:37]
WARNING: [Synth 8-3848] Net tap_A in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:38]
WARNING: [Synth 8-3848] Net data_WE in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:42]
WARNING: [Synth 8-3848] Net data_EN in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:43]
WARNING: [Synth 8-3848] Net data_Di in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:44]
WARNING: [Synth 8-3848] Net data_A in module/entity mm does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:45]
WARNING: [Synth 8-3848] Net la_data_out in module/entity user_project_wrapper does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/wb_decode.v:60]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module housekeeping has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v:741]
WARNING: [Synth 8-7137] Register mgmt_ena_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:232]
WARNING: [Synth 8-7137] Register gpio_holdover_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:233]
WARNING: [Synth 8-7137] Register gpio_slow_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:234]
WARNING: [Synth 8-7137] Register gpio_vtrip_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:235]
WARNING: [Synth 8-7137] Register gpio_ib_mode_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:236]
WARNING: [Synth 8-7137] Register gpio_inenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:237]
WARNING: [Synth 8-7137] Register gpio_outenb_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:238]
WARNING: [Synth 8-7137] Register gpio_dm_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:239]
WARNING: [Synth 8-7137] Register gpio_ana_en_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:240]
WARNING: [Synth 8-7137] Register gpio_ana_sel_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:241]
WARNING: [Synth 8-7137] Register gpio_ana_pol_reg in module gpio_control_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v:242]
WARNING: [Synth 8-3848] Net mprj_vcc_pwrgood in module/entity caravel does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:460]
WARNING: [Synth 8-3848] Net mprj2_vcc_pwrgood in module/entity caravel does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:461]
WARNING: [Synth 8-3848] Net mprj_vdd_pwrgood in module/entity caravel does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:462]
WARNING: [Synth 8-3848] Net mprj2_vdd_pwrgood in module/entity caravel does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:463]
WARNING: [Synth 8-3848] Net porb_h_in_nc in module/entity caravel does not have driver. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:481]
WARNING: [Synth 8-7129] Port wdata[31] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[7] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[6] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[5] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[4] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[3] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[2] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[1] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[11] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[10] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[9] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[8] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[7] in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss_tlast in module qsort is either unconnected or has no load
WARNING: [Synth 8-7129] Port arready in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvalid in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[31] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[30] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[29] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[28] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[27] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[26] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[25] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[24] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[23] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[22] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[21] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[20] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[19] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[18] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[17] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[16] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[15] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[14] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[13] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[12] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[11] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[10] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[9] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[8] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[7] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[6] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[5] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[4] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[3] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[2] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[1] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[0] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port sm_tlast in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[3] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[2] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[1] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_WE[0] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_EN in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[31] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[30] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[29] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[28] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[27] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[26] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[25] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[24] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[23] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[22] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[21] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[20] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[19] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[18] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[17] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[16] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[15] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[14] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[13] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[12] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[11] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[10] in module mm is either unconnected or has no load
WARNING: [Synth 8-7129] Port tap_Di[9] in module mm is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3261.754 ; gain = 8.000 ; free physical = 10562 ; free virtual = 36587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3261.754 ; gain = 8.000 ; free physical = 10498 ; free virtual = 36523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3261.754 ; gain = 8.000 ; free physical = 10498 ; free virtual = 36523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3261.754 ; gain = 0.000 ; free physical = 11735 ; free virtual = 37763
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 11583 ; free virtual = 37610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 11531 ; free virtual = 37558
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11675 ; free virtual = 37711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11675 ; free virtual = 37711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11675 ; free virtual = 37711
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v:1990]
INFO: [Synth 8-802] inferred FSM for state register 'switch_Fetcher_l362_reg' in module 'VexRiscv'
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8403]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v:8420]
INFO: [Synth 8-802] inferred FSM for state register 'litespiphy_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'grant_reg' in module 'mgmt_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_transmission'
INFO: [Synth 8-802] inferred FSM for state register 'axi_current_state_reg' in module 'qsort'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'qsort'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'housekeeping_spi'
INFO: [Synth 8-802] inferred FSM for state register 'wbbd_state_reg' in module 'housekeeping'
INFO: [Synth 8-802] inferred FSM for state register 'xfer_state_reg' in module 'housekeeping'
INFO: [Synth 8-7082] The signal banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'switch_Fetcher_l362_reg' using encoding 'sequential' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grant_reg' using encoding 'one-hot' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'litespiphy_state_reg' using encoding 'sequential' in module 'mgmt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                             0000
               START_BIT |                              001 |                             0001
               SEND_DATA |                              010 |                             0010
                STOP_BIT |                              011 |                             0011
               CLEAR_REQ |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_transmission'
WARNING: [Synth 8-327] inferring latch for variable 'axi_next_state_reg' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/fir.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/mm.v:146]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_INPUT |                            10000 |                              001
                   S_CAL |                            01000 |                              010
                   S_OUT |                            00100 |                              011
          S_WAIT_AP_DONE |                            00010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'qsort'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_axi_next_state_reg' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_axi_next_state_reg' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:171]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           AXI_READ_IDLE |                              001 |                               00
           AXI_READ_SRAM |                              010 |                               10
            AXI_READ_OUT |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_current_state_reg' using encoding 'one-hot' in module 'qsort'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_axi_next_state_reg' [/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_srcs/caravel_soc/rtl/user/qsort.v:171]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                            00001 |                              000
                 iSTATE1 |                            00010 |                              101
                 iSTATE3 |                            00100 |                              100
                 iSTATE2 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'housekeeping_spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xfer_state_reg' using encoding 'sequential' in module 'housekeeping'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0000000001 |                             0000
                 iSTATE2 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE0 |                       0000010000 |                             0100
                 iSTATE8 |                       0000100000 |                             0101
                 iSTATE6 |                       0001000000 |                             0110
                 iSTATE5 |                       0010000000 |                             0111
                 iSTATE7 |                       0100000000 |                             1000
                 iSTATE4 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbbd_state_reg' using encoding 'one-hot' in module 'housekeeping'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11457 ; free virtual = 37496
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_0' (gpio_defaults_block) to 'inst/gpio_defaults_block_1'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_4'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_5'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_6'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_7'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_8'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_9'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_10'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_11'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_12'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_13'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_14'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_15'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_16'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_17'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_18'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_19'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_20'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_21'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_22'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_23'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_24'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_25'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_26'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_27'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_28'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_29'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_30'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_31'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_32'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_33'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_34'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_35'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_36'
INFO: [Synth 8-223] decloning instance 'inst/gpio_defaults_block_2' (gpio_defaults_block__parameterized0) to 'inst/gpio_defaults_block_37'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 12    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 198   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 78    
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 61    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 970   
+---Multipliers : 
	               5x32  Multipliers := 1     
	              32x32  Multipliers := 5     
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	              352 Bit	(11 X 32 bit)          RAMs := 2     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   38 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	  97 Input   38 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 212   
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 21    
	   7 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 3     
	   9 Input   30 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  98 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	  97 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	  98 Input   13 Bit        Muxes := 38    
	   4 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 40    
	   8 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   5 Input    7 Bit        Muxes := 1     
	 113 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 4     
	   9 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 14    
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 37    
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 98    
	   8 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	  97 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 15    
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1339  
	   3 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 12    
	   9 Input    1 Bit        Muxes := 9     
	  97 Input    1 Bit        Muxes := 10    
	  98 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP cal_result1, operation Mode is: A*B.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: Generating DSP cal_result1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: Generating DSP cal_result1, operation Mode is: A*B.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: Generating DSP cal_result1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: operator cal_result1 is absorbed into DSP cal_result1.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/banks_0_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal IBusCachedPlugin_cache/ways_0_tags_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (1 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "insti_0/\soc/core /VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (mm/next_state_reg[2]) is unused and will be removed from module user_project_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11354 ; free virtual = 37409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|housekeeping | spiaddr    | 1024x7        | LUT            | 
|housekeeping | spiaddr0   | 1024x7        | LUT            | 
|housekeeping | spiaddr1   | 1024x7        | LUT            | 
|housekeeping | spiaddr2   | 1024x7        | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/mprj                  | user_bram_dealer/user_bram/RAM_reg     | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|insti_0/\soc/core /RAM256   | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /RAM128   | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /VexRiscv | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /VexRiscv | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+------------------+-----------+----------------------+----------------+
|\inst/mprj         | tap_RAM/RAM_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|\inst/mprj         | data_RAM/RAM_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|insti_0/\soc/core  | storage_1_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|insti_0/\soc/core  | storage_reg      | Implied   | 16 x 8               | RAM32M x 2     | 
+-------------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mm          | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11287 ; free virtual = 37346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11312 ; free virtual = 37372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\inst/mprj                  | user_bram_dealer/user_bram/RAM_reg     | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|insti_0/\soc/core /RAM256   | RAM_reg                                | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /RAM128   | RAM_reg                                | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /VexRiscv | IBusCachedPlugin_cache/banks_0_reg     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|insti_0/\soc/core /VexRiscv | IBusCachedPlugin_cache/ways_0_tags_reg | 2 x 28(READ_FIRST)     | W |   | 2 x 28(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
+----------------------------+----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------+------------------+-----------+----------------------+----------------+
|Module Name        | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+-------------------+------------------+-----------+----------------------+----------------+
|\inst/mprj         | tap_RAM/RAM_reg  | Implied   | 16 x 32              | RAM16X1S x 32  | 
|\inst/mprj         | data_RAM/RAM_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
|insti_0/\soc/core  | storage_1_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|insti_0/\soc/core  | storage_reg      | Implied   | 16 x 8               | RAM32M x 2     | 
+-------------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mprj/user_bram_dealer/user_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mprj/user_bram_dealer/user_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/RAM256/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/RAM128/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11531 ; free virtual = 37594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'padframei_8118' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11472 ; free virtual = 37534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11472 ; free virtual = 37534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11592 ; free virtual = 37655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11579 ; free virtual = 37641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11560 ; free virtual = 37623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11616 ; free virtual = 37678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_caravel_0_0 | inst/gpio_control_in_1[10]/shift_register_reg[10]   | 9      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_in_1a[5]/shift_register_reg[10]   | 9      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_bidir_1[1]/shift_register_reg[10] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_bidir_2[2]/shift_register_reg[10] | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|design_1_caravel_0_0 | inst/gpio_control_in_2[15]/shift_register_reg[10]   | 9      | 16    | YES          | NO                 | YES               | 16     | 0       | 
+---------------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN>>17+A*B'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mm          | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   360|
|2     |DSP48E1  |    15|
|4     |LUT1     |   264|
|5     |LUT2     |   554|
|6     |LUT3     |  2247|
|7     |LUT4     |  1767|
|8     |LUT5     |  1039|
|9     |LUT6     |  2075|
|10    |MUXF7    |   137|
|11    |MUXF8    |    41|
|12    |RAM16X1S |    64|
|13    |RAM32M   |     4|
|14    |RAMB18E1 |     6|
|16    |RAMB36E1 |     2|
|17    |SRL16E   |    38|
|18    |FDCE     |  1396|
|19    |FDPE     |   277|
|20    |FDRE     |  4892|
|21    |FDSE     |    91|
|22    |LD       |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11660 ; free virtual = 37723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 3357.598 ; gain = 8.000 ; free physical = 11832 ; free virtual = 37894
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 11831 ; free virtual = 37894
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 13289 ; free virtual = 39343
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 13254 ; free virtual = 39308
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  LD => LDCE: 7 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Synth Design complete, checksum: 588c6726
INFO: [Common 17-83] Releasing license: Synthesis
182 Infos, 323 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:53 . Memory (MB): peak = 3357.598 ; gain = 103.844 ; free physical = 13487 ; free virtual = 39541
INFO: [Common 17-1381] The checkpoint '/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/design_1_caravel_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 96 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/soc/caravel-soc_fpga-lab_original/fuck_final/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_caravel_0_0_synth_1/design_1_caravel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_caravel_0_0_utilization_synth.rpt -pb design_1_caravel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 18:07:30 2024...
