# Agenda

1. ChipCron Utility.
------------------------------------------------------------------------------------------------------------------------------------------

ChipCron Ultility:
------------------

--> In this tool we can design a customized RISC-V CPU, by giving the inputs using GUI like below.

![image](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/assets/22821014/8993074e-6baf-4ee2-9c9b-481f8c38fb6a)

--> IF configuration using Arch type helps to select/set IF and PC values/types.

---> If a C-program is 256 instructions, and if the IF/ instruction memory is 256 locations, 

what is the PC that is required, 2^8 = 256. and the size of PC is 8bits.

PC = 2^(?) = instruction size. 

PC size = (?) in nothing but value in 2^(?).

2^8 = 256.

8bits is the PC size.

----------------------------------------------------------------------------------------------------------------------------------------------

--> Next is what are the instructions we need to have in RISC-V CPU.

![image](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/assets/22821014/e98eb140-57ac-4f6e-ab34-ffd367994911)

# Additional Assignment: 

# Create a simple program or a script from the objdump file to find number of unique instructions.
    
    ---> Pending


--> AFter IF and PC, at decode stage (ID) we need to configure instructions, where we are optimizing the CPU core by mapping only required instructions,

------------------------------------------------------------------------------------------------------------------------------------------------

 then the Execution state, 

![image](https://github.com/pavankumarka/RISCV-Hardware_Design_Program_by_VSD/assets/22821014/2f0dda6c-4804-4ceb-bc4c-0ba752e5696e)








