--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.955ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CE     net (fanout=4)        0.919   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_7
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.723ns logic, 4.002ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CE     net (fanout=4)        0.919   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_6
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.723ns logic, 4.002ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CE     net (fanout=4)        0.919   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_5
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.723ns logic, 4.002ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CE     net (fanout=4)        0.919   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X129Y40.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_4
    -------------------------------------------------  ---------------------------
    Total                                      4.725ns (0.723ns logic, 4.002ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_8
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.723ns logic, 3.931ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_11
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.723ns logic, 3.931ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_9
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.723ns logic, 3.931ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_10
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.723ns logic, 3.931ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_10
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.683ns logic, 3.931ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_8
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.683ns logic, 3.931ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_11
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.683ns logic, 3.931ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y41.CE     net (fanout=32)       1.432   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y41.CLK    Tceck                 0.278   ftop/ctop/inf/cp/timeServ_delSecond<11>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_9
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.683ns logic, 3.931ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.452 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CE     net (fanout=4)        0.798   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_lastSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_7
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.689ns logic, 3.881ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.452 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CE     net (fanout=4)        0.798   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_lastSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_6
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.689ns logic, 3.881ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.452 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CE     net (fanout=4)        0.798   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_lastSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_5
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.689ns logic, 3.881ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.190ns (1.452 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_lastSecond_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D6     net (fanout=12)       3.083   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X116Y43.D      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
                                                       ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CE     net (fanout=4)        0.798   ftop/ctop/inf/cp/timeServ_delSecond$EN_REPLICA_24
    SLICE_X126Y40.CLK    Tceck                 0.284   ftop/ctop/inf/cp/timeServ_lastSecond<7>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_4
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (0.689ns logic, 3.881ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y42.CE     net (fanout=32)       1.317   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y42.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_12
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.723ns logic, 3.816ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y42.CE     net (fanout=32)       1.317   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y42.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_15
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.723ns logic, 3.816ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y42.CE     net (fanout=32)       1.317   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y42.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_13
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.723ns logic, 3.816ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_delSecond_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.447 - 1.642)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_delSecond_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y75.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A5     net (fanout=12)       2.499   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X107Y47.A      Tilo                  0.068   ftop/ctop/inf/cp/timeServ_delSecond$EN
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X129Y42.CE     net (fanout=32)       1.317   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X129Y42.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_delSecond<15>
                                                       ftop/ctop/inf/cp/timeServ_delSecond_14
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.723ns logic, 3.816ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.495 - 0.464)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y61.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1
    SLICE_X96Y60.BX      net (fanout=1)        0.099   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
    SLICE_X96Y60.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.009ns logic, 0.099ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.495 - 0.464)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y61.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0
    SLICE_X96Y60.AX      net (fanout=1)        0.100   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<0>
    SLICE_X96Y60.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.009ns logic, 0.100ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_22 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.518 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_22 to ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_22
    SLICE_X88Y49.CX      net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<22>
    SLICE_X88Y49.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_22
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.009ns logic, 0.109ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.518 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_20 to ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_20
    SLICE_X88Y49.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<20>
    SLICE_X88Y49.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.520 - 0.482)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_8 to ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y47.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_8
    SLICE_X88Y46.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<8>
    SLICE_X88Y46.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_11 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.520 - 0.482)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_11 to ftop/ctop/inf/cp/timeServ_refFreeSamp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y47.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_11
    SLICE_X88Y46.DX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
    SLICE_X88Y46.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_11
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.518 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_23 to ftop/ctop/inf/cp/timeServ_refFreeSamp_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_23
    SLICE_X88Y49.DX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
    SLICE_X88Y49.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_23
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.009ns logic, 0.110ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.518 - 0.480)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_21 to ftop/ctop/inf/cp/timeServ_refFreeSamp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y50.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_21
    SLICE_X88Y49.BX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_refFreeCount<21>
    SLICE_X88Y49.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_21
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.009ns logic, 0.111ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.520 - 0.482)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_9 to ftop/ctop/inf/cp/timeServ_refFreeSamp_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y47.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_9
    SLICE_X88Y46.BX      net (fanout=4)        0.111   ftop/ctop/inf/cp/timeServ_refFreeCount<9>
    SLICE_X88Y46.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_9
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.009ns logic, 0.111ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_18 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.464 - 0.430)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_18 to ftop/ctop/inf/cp/timeServ_now_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.CQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<19>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_18
    SLICE_X126Y46.CX     net (fanout=6)        0.116   ftop/ctop/inf/cp/timeServ_fracSeconds<18>
    SLICE_X126Y46.CLK    Tckdi       (-Th)     0.089   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.009ns logic, 0.116ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_29 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y66.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    SLICE_X105Y66.BX     net (fanout=3)        0.105   ftop/ctop/inf/cp/timeServ_refSecCount<29>
    SLICE_X105Y66.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_61
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.464 - 0.430)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_16 to ftop/ctop/inf/cp/timeServ_now_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<19>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_16
    SLICE_X126Y46.AX     net (fanout=6)        0.117   ftop/ctop/inf/cp/timeServ_fracSeconds<16>
    SLICE_X126Y46.CLK    Tckdi       (-Th)     0.089   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.009ns logic, 0.117ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_30 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.462 - 0.422)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_30 to ftop/ctop/inf/itc1/now/sDataSyncIn_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y53.CQ     Tcko                  0.115   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_30
    SLICE_X120Y53.CX     net (fanout=2)        0.106   ftop/ctop/cpNow<30>
    SLICE_X120Y53.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_30
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.026ns logic, 0.106ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_now_28 (FF)
  Destination:          ftop/ctop/inf/itc1/now/sDataSyncIn_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.462 - 0.422)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_now_28 to ftop/ctop/inf/itc1/now/sDataSyncIn_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y53.AQ     Tcko                  0.115   ftop/ctop/cpNow<31>
                                                       ftop/ctop/inf/cp/timeServ_now_28
    SLICE_X120Y53.AX     net (fanout=2)        0.106   ftop/ctop/cpNow<28>
    SLICE_X120Y53.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/itc1/now/sDataSyncIn<31>
                                                       ftop/ctop/inf/itc1/now/sDataSyncIn_28
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.026ns logic, 0.106ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.490 - 0.454)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_31 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y66.DQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    SLICE_X105Y66.DX     net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<31>
    SLICE_X105Y66.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_63
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_24 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.488 - 0.453)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_24 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y65.AQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_24
    SLICE_X105Y64.DX     net (fanout=3)        0.105   ftop/ctop/inf/cp/timeServ_refSecCount<24>
    SLICE_X105Y64.CLK    Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<56>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_56
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_17 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.464 - 0.430)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_17 to ftop/ctop/inf/cp/timeServ_now_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.BQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<19>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_17
    SLICE_X126Y46.BX     net (fanout=6)        0.118   ftop/ctop/inf/cp/timeServ_fracSeconds<17>
    SLICE_X126Y46.CLK    Tckdi       (-Th)     0.089   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_1
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.009ns logic, 0.118ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_26 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.517 - 0.479)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_26 to ftop/ctop/inf/cp/timeServ_refFreeSamp_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y51.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_26
    SLICE_X89Y50.CX      net (fanout=4)        0.109   ftop/ctop/inf/cp/timeServ_refFreeCount<26>
    SLICE_X89Y50.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<27>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_26
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_fracSeconds_19 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.464 - 0.430)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_fracSeconds_19 to ftop/ctop/inf/cp/timeServ_now_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y46.DQ     Tcko                  0.098   ftop/ctop/inf/cp/timeServ_fracSeconds<19>
                                                       ftop/ctop/inf/cp/timeServ_fracSeconds_19
    SLICE_X126Y46.DX     net (fanout=6)        0.118   ftop/ctop/inf/cp/timeServ_fracSeconds<19>
    SLICE_X126Y46.CLK    Tckdi       (-Th)     0.089   ftop/ctop/cpNow<3>
                                                       ftop/ctop/inf/cp/timeServ_now_3
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.009ns logic, 0.118ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_16 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.519 - 0.481)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_16 to ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y49.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_16
    SLICE_X89Y48.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<16>
    SLICE_X89Y48.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<19>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_16
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X46Y41.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X46Y41.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X46Y41.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_0/SR
  Location pin: SLICE_X48Y119.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_1/SR
  Location pin: SLICE_X48Y119.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_2/SR
  Location pin: SLICE_X48Y119.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<3>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_3/SR
  Location pin: SLICE_X48Y119.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r<14>/SR
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/rst_ref_sync_r_12/SR
  Location pin: SLICE_X49Y124.SR
  Clock network: ftop/dram0/memc_mem_rst_p$OUT_RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4995820 paths analyzed, 134408 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   7.956ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_15_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.563 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y63.WE     net (fanout=41)       2.708   ftop/ctop$EN_server_request_put
    SLICE_X158Y63.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_15_0
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.484ns logic, 3.255ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_14_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.563 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y63.WE     net (fanout=41)       2.708   ftop/ctop$EN_server_request_put
    SLICE_X158Y63.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_14_0
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.484ns logic, 3.255ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_13_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.563 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y63.WE     net (fanout=41)       2.708   ftop/ctop$EN_server_request_put
    SLICE_X158Y63.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_13_0
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.484ns logic, 3.255ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_12_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.563 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y63.WE     net (fanout=41)       2.708   ftop/ctop$EN_server_request_put
    SLICE_X158Y63.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<15>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_12_0
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (0.484ns logic, 3.255ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/dispatched (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 8)
  Clock Path Skew:      -0.069ns (1.063 - 1.132)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/dispatched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X61Y78.B6      net (fanout=51)       1.177   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X61Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N754
                                                       ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>11
    SLICE_X39Y78.A6      net (fanout=9)        1.166   ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>1
    SLICE_X39Y78.A       Tilo                  0.068   ftop/ctop/inf$wci_m_2_MData<4>
                                                       ftop/ctop/inf/cp/wci_reqF_2_q_0$D_IN<0>11
    SLICE_X59Y79.D6      net (fanout=56)       1.022   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_T
    SLICE_X59Y79.D       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_9
                                                       ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_111
    SLICE_X59Y79.C6      net (fanout=1)        0.110   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_1116
    SLICE_X59Y79.C       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_9
                                                       ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_112
    SLICE_X60Y80.A3      net (fanout=1)        0.480   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_1117
    SLICE_X60Y80.A       Tilo                  0.068   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_1119
                                                       ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_116
    SLICE_X65Y76.A1      net (fanout=5)        1.112   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_11
    SLICE_X65Y76.A       Tilo                  0.068   ftop/ctop/inf/cp/dispatched
                                                       ftop/ctop/inf/cp/dispatched$EN22
    SLICE_X64Y76.B1      net (fanout=2)        0.487   ftop/ctop/inf/cp/dispatched$EN2
    SLICE_X64Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_6
                                                       ftop/ctop/inf/cp/dispatched$EN2
    SLICE_X65Y76.CE      net (fanout=1)        0.129   ftop/ctop/inf/cp/dispatched$EN
    SLICE_X65Y76.CLK     Tceck                 0.318   ftop/ctop/inf/cp/dispatched
                                                       ftop/ctop/inf/cp/dispatched
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (1.199ns logic, 6.602ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_59 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (1.550 - 1.643)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/cpReq_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X61Y78.B6      net (fanout=51)       1.177   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X61Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N754
                                                       ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>11
    SLICE_X61Y72.A6      net (fanout=9)        0.509   ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>1
    SLICE_X61Y72.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F1
    SLICE_X58Y75.D3      net (fanout=5)        1.434   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X58Y75.COUT    Topcyd                0.319   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_lut<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CMUX    Tcinc                 0.257   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<22>
    SLICE_X84Y76.B1      net (fanout=27)       1.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CE      net (fanout=1)        0.129   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<32>
                                                       ftop/ctop/inf/cp/cpReq_59
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.737ns logic, 5.971ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (1.550 - 1.643)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/cpReq_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X61Y78.B6      net (fanout=51)       1.177   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X61Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N754
                                                       ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>11
    SLICE_X61Y72.A6      net (fanout=9)        0.509   ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>1
    SLICE_X61Y72.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F1
    SLICE_X58Y75.D3      net (fanout=5)        1.434   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X58Y75.COUT    Topcyd                0.319   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_lut<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CMUX    Tcinc                 0.257   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<22>
    SLICE_X84Y76.B1      net (fanout=27)       1.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CE      net (fanout=1)        0.129   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<32>
                                                       ftop/ctop/inf/cp/cpReq_33
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.737ns logic, 5.971ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/cpReq_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (1.550 - 1.643)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/cpReq_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X61Y78.B6      net (fanout=51)       1.177   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X61Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/N754
                                                       ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>11
    SLICE_X61Y72.A6      net (fanout=9)        0.509   ftop/ctop/inf/cp/wci_reqF_10_q_0$D_IN<42>1
    SLICE_X61Y72.A       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F1
    SLICE_X58Y75.D3      net (fanout=5)        1.434   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_T_T_F
    SLICE_X58Y75.COUT    Topcyd                0.319   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_lut<7>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<7>
    SLICE_X58Y76.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<11>
    SLICE_X58Y77.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<15>
    SLICE_X58Y78.COUT    Tbyp                  0.078   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CIN     net (fanout=1)        0.000   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<19>
    SLICE_X58Y79.CMUX    Tcinc                 0.257   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite_wg_cy<22>
    SLICE_X84Y76.B1      net (fanout=27)       1.803   ftop/ctop/inf/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
                                                       ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CE      net (fanout=1)        0.129   ftop/ctop/inf/cp/cpReq$EN_REPLICA_43
    SLICE_X85Y76.CLK     Tceck                 0.318   ftop/ctop/inf/cp/cpReq<32>
                                                       ftop/ctop/inf/cp/cpReq_32
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (1.737ns logic, 5.971ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_25_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.561 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_25_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.591   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_25_0
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.484ns logic, 3.138ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_27_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.561 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.591   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_27_0
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.484ns logic, 3.138ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_24_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.561 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_24_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.591   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_24_0
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.484ns logic, 3.138ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.561 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.591   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<27>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_26_0
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.484ns logic, 3.138ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (1.015 - 1.132)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/wci_reqF_4_q_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X55Y78.B6      net (fanout=51)       1.330   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X55Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_8
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>11
    SLICE_X57Y76.B6      net (fanout=9)        0.529   ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>1
    SLICE_X57Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_pageWindow_111
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<0>11
    SLICE_X6Y48.A6       net (fanout=56)       3.185   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_T_T_T
    SLICE_X6Y48.A        Tilo                  0.068   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$EN1
    SLICE_X3Y44.CE       net (fanout=14)       0.761   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
    SLICE_X3Y44.CLK      Tceck                 0.318   ftop/ctop/inf$wci_m_4_MData<7>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (0.927ns logic, 6.724ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (2.573 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y76.WE     net (fanout=41)       2.577   ftop/ctop$EN_server_request_put
    SLICE_X158Y76.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.484ns logic, 3.124ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_17_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (2.573 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_17_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y76.WE     net (fanout=41)       2.577   ftop/ctop$EN_server_request_put
    SLICE_X158Y76.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_17_0
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.484ns logic, 3.124ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (2.573 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y76.WE     net (fanout=41)       2.577   ftop/ctop$EN_server_request_put
    SLICE_X158Y76.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.484ns logic, 3.124ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (1.015 - 1.132)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/wci_reqF_4_q_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X55Y78.B6      net (fanout=51)       1.330   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X55Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_8
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>11
    SLICE_X57Y76.B6      net (fanout=9)        0.529   ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>1
    SLICE_X57Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_pageWindow_111
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<0>11
    SLICE_X6Y48.A6       net (fanout=56)       3.185   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_T_T_T
    SLICE_X6Y48.A        Tilo                  0.068   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$EN1
    SLICE_X3Y44.CE       net (fanout=14)       0.761   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
    SLICE_X3Y44.CLK      Tceck                 0.318   ftop/ctop/inf$wci_m_4_MData<7>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_7
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (0.927ns logic, 6.724ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (1.015 - 1.132)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/wci_reqF_4_q_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X55Y78.B6      net (fanout=51)       1.330   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X55Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_8
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>11
    SLICE_X57Y76.B6      net (fanout=9)        0.529   ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>1
    SLICE_X57Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_pageWindow_111
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<0>11
    SLICE_X6Y48.A6       net (fanout=56)       3.185   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_T_T_T
    SLICE_X6Y48.A        Tilo                  0.068   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$EN1
    SLICE_X3Y44.CE       net (fanout=14)       0.761   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
    SLICE_X3Y44.CLK      Tceck                 0.318   ftop/ctop/inf$wci_m_4_MData<7>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_6
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (0.927ns logic, 6.724ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_62 (FF)
  Destination:          ftop/ctop/inf/cp/wci_reqF_4_q_0_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (1.015 - 1.132)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_62 to ftop/ctop/inf/cp/wci_reqF_4_q_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y75.DQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<62>
                                                       ftop/ctop/inf/cp/cpReq_62
    SLICE_X65Y77.C5      net (fanout=11)       0.919   ftop/ctop/inf/cp/cpReq<62>
    SLICE_X65Y77.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F11
    SLICE_X55Y78.B6      net (fanout=51)       1.330   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F1
    SLICE_X55Y78.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_8
                                                       ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>11
    SLICE_X57Y76.B6      net (fanout=9)        0.529   ftop/ctop/inf/cp/wci_reqF_12_q_0$D_IN<0>1
    SLICE_X57Y76.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_pageWindow_111
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$D_IN<0>11
    SLICE_X6Y48.A6       net (fanout=56)       3.185   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_T_T_T
    SLICE_X6Y48.A        Tilo                  0.068   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0$EN1
    SLICE_X3Y44.CE       net (fanout=14)       0.761   ftop/ctop/inf/cp/wci_reqF_4_q_0$EN
    SLICE_X3Y44.CLK      Tceck                 0.318   ftop/ctop/inf$wci_m_4_MData<7>
                                                       ftop/ctop/inf/cp/wci_reqF_4_q_0_5
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (0.927ns logic, 6.724ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_16_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (2.573 - 2.613)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.547   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y76.WE     net (fanout=41)       2.577   ftop/ctop$EN_server_request_put
    SLICE_X158Y76.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_16_0
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.484ns logic, 3.124ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.170 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y116.CQ    Tcko                  0.098   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.A6    net (fanout=7)        0.221   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X149Y115.CLK   Tah         (-Th)     0.055   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.043ns logic, 0.221ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_1 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.171 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_1 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y112.BQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_1
    SLICE_X158Y112.BX    net (fanout=1)        0.193   ftop/pciw_p2iS<1>
    SLICE_X158Y112.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.071ns logic, 0.193ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_94 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_94_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.173 - 1.097)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_94 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_94_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y116.CQ    Tcko                  0.098   ftop/pciw_p2iS<95>
                                                       ftop/pciw_p2iS_94
    SLICE_X158Y117.CX    net (fanout=1)        0.198   ftop/pciw_p2iS<94>
    SLICE_X158Y117.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<95>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_94_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.068ns logic, 0.198ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_29 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.172 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_29 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y115.BQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_29
    SLICE_X158Y115.BX    net (fanout=1)        0.195   ftop/pciw_p2iS<29>
    SLICE_X158Y115.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.071ns logic, 0.195ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_11 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.160 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_11 to ftop/pciw_pciDevice/dD_OUT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y126.DQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_11
    SLICE_X138Y122.AX    net (fanout=1)        0.235   ftop/pciw_pciDevice/sDataSyncIn<11>
    SLICE_X138Y122.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<8>
                                                       ftop/pciw_pciDevice/dD_OUT_11
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.026ns logic, 0.235ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_53 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_53_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.172 - 1.096)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_53 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_53_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y122.BQ    Tcko                  0.098   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_53
    SLICE_X152Y122.BX    net (fanout=1)        0.199   ftop/pciw_p2iS<53>
    SLICE_X152Y122.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<55>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_53_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.071ns logic, 0.199ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_12 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.158 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_12 to ftop/pciw_pciDevice/dD_OUT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y123.AQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_12
    SLICE_X137Y121.AX    net (fanout=1)        0.224   ftop/pciw_pciDevice/sDataSyncIn<12>
    SLICE_X137Y121.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_12
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.039ns logic, 0.224ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_13 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.158 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_13 to ftop/pciw_pciDevice/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y123.BQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_13
    SLICE_X137Y121.BX    net (fanout=1)        0.225   ftop/pciw_pciDevice/sDataSyncIn<13>
    SLICE_X137Y121.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.039ns logic, 0.225ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_11 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.159 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_11 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y109.DQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_11
    SLICE_X158Y101.DX    net (fanout=1)        0.205   ftop/pciw_p2iS<11>
    SLICE_X158Y101.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_11_0
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.060ns logic, 0.205ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_8 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.159 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_8 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y109.AQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_8
    SLICE_X158Y101.AX    net (fanout=1)        0.206   ftop/pciw_p2iS<8>
    SLICE_X158Y101.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.062ns logic, 0.206ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_10 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.159 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_10 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y109.CQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_10
    SLICE_X158Y101.CX    net (fanout=1)        0.205   ftop/pciw_p2iS<10>
    SLICE_X158Y101.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_10_0
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.068ns logic, 0.205ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_9 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.159 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_9 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y109.BQ    Tcko                  0.098   ftop/pciw_p2iS<11>
                                                       ftop/pciw_p2iS_9
    SLICE_X158Y101.BX    net (fanout=1)        0.205   ftop/pciw_p2iS<9>
    SLICE_X158Y101.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<11>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_9_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.071ns logic, 0.205ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_127 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.158 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_127 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y111.DQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_127
    SLICE_X148Y102.DX    net (fanout=1)        0.220   ftop/pciw_p2iS<127>
    SLICE_X148Y102.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_127_0
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.060ns logic, 0.220ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_10 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.160 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_10 to ftop/pciw_pciDevice/dD_OUT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y126.CQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_10
    SLICE_X138Y122.BX    net (fanout=1)        0.263   ftop/pciw_pciDevice/sDataSyncIn<10>
    SLICE_X138Y122.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<8>
                                                       ftop/pciw_pciDevice/dD_OUT_10
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.026ns logic, 0.263ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_124 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.158 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_124 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y111.AQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_124
    SLICE_X148Y102.AX    net (fanout=1)        0.221   ftop/pciw_p2iS<124>
    SLICE_X148Y102.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_124_0
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (0.062ns logic, 0.221ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_1 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (1.158 - 1.086)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_1 to ftop/pciw_pciDevice/dD_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y124.BQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<3>
                                                       ftop/pciw_pciDevice/sDataSyncIn_1
    SLICE_X136Y123.C3    net (fanout=1)        0.252   ftop/pciw_pciDevice/sDataSyncIn<1>
    SLICE_X136Y123.CLK   Tah         (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<0>
                                                       ftop/pciw_pciDevice/sDataSyncIn<1>_rt
                                                       ftop/pciw_pciDevice/dD_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.039ns logic, 0.252ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_9 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.160 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_9 to ftop/pciw_pciDevice/dD_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y126.BQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_9
    SLICE_X138Y122.CX    net (fanout=1)        0.265   ftop/pciw_pciDevice/sDataSyncIn<9>
    SLICE_X138Y122.CLK   Tckdi       (-Th)     0.089   ftop/pciw_pciDevice$dD_OUT<8>
                                                       ftop/pciw_pciDevice/dD_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.026ns logic, 0.265ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_14 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.158 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_14 to ftop/pciw_pciDevice/dD_OUT_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y123.CQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_14
    SLICE_X137Y121.CX    net (fanout=1)        0.253   ftop/pciw_pciDevice/sDataSyncIn<14>
    SLICE_X137Y121.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_14
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (0.039ns logic, 0.253ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_126 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.158 - 1.094)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_126 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X151Y111.CQ    Tcko                  0.098   ftop/pciw_p2iS<127>
                                                       ftop/pciw_p2iS_126
    SLICE_X148Y102.CX    net (fanout=1)        0.221   ftop/pciw_p2iS<126>
    SLICE_X148Y102.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<127>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_126_0
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.068ns logic, 0.221ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_15 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.158 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_15 to ftop/pciw_pciDevice/dD_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y123.DQ    Tcko                  0.115   ftop/pciw_pciDevice/sDataSyncIn<15>
                                                       ftop/pciw_pciDevice/sDataSyncIn_15
    SLICE_X137Y121.DX    net (fanout=1)        0.255   ftop/pciw_pciDevice/sDataSyncIn<15>
    SLICE_X137Y121.CLK   Tckdi       (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<15>
                                                       ftop/pciw_pciDevice/dD_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.039ns logic, 0.255ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20750 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.442ns (0.983 - 1.425)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y12.RXCHARISK0 Tgtxcko_RXCHARISK     0.541   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    SLICE_X147Y134.B5      net (fanout=2)        1.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/n0069<0>
    SLICE_X147Y134.B       Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1PHYSTATUS
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>1
    SLICE_X150Y126.SR      net (fanout=1)        0.694   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/GT_RXCHARISK<0>_0
    SLICE_X150Y126.CLK     Tsrck                 0.513   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
    ---------------------------------------------------  ---------------------------
    Total                                        3.327ns (1.122ns logic, 2.205ns route)
                                                         (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA11 Tpcicko_MGT2          0.535   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA11    net (fanout=1)        3.154   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<11>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.013ns (0.859ns logic, 3.154ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_p2iS_52 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.497 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_p2iS_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_52
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.835ns logic, 2.956ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_p2iS_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.497 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_p2iS_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_55
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.835ns logic, 2.956ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_p2iS_53 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.497 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_p2iS_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_53
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.835ns logic, 2.956ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_p2iS_54 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.497 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_p2iS_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_54
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.835ns logic, 2.956ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_54 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (1.497 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y113.AQ    Tcko                  0.381   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C3    net (fanout=11)       0.834   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_54
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.835ns logic, 2.950ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (1.497 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y113.AQ    Tcko                  0.381   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C3    net (fanout=11)       0.834   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_55
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.835ns logic, 2.950ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_52 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (1.497 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y113.AQ    Tcko                  0.381   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C3    net (fanout=11)       0.834   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_52
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.835ns logic, 2.950ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_p2iS_53 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (1.497 - 1.581)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_p2iS_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y113.AQ    Tcko                  0.381   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C3    net (fanout=11)       0.834   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X159Y111.A6    net (fanout=142)      0.839   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X159Y111.A     Tilo                  0.068   ftop/pciw_p2iAF_enq_pw$whas
                                                       ftop/pciw_p2iAF_enq_pw$whas1
    SLICE_X153Y122.CE    net (fanout=35)       1.277   ftop/pciw_p2iAF_enq_pw$whas
    SLICE_X153Y122.CLK   Tceck                 0.318   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_53
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.835ns logic, 2.950ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMC_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMB (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMA_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr6_RAMB_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 3)
  Clock Path Skew:      -0.106ns (1.478 - 1.584)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_fP2I/Mram_arr6_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y113.AQ    Tcko                  0.381   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X150Y117.C4    net (fanout=8)        0.840   ftop/pciw_preEdge$CLK_VAL
    SLICE_X150Y117.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X150Y117.B6    net (fanout=142)      0.406   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X150Y117.B     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X150Y129.C6    net (fanout=86)       0.752   ftop/pciw_fP2I$DEQ
    SLICE_X150Y129.C     Tilo                  0.068   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<5>
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X144Y136.CE    net (fanout=13)       0.764   ftop/pciw_fP2I/BUS_0003
    SLICE_X144Y136.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<35>
                                                       ftop/pciw_fP2I/Mram_arr6_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.993ns logic, 2.762ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p250rst/reset_hold_0 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.457 - 1.577)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p250rst/reset_hold_0 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y126.BQ    Tcko                  0.381   ftop/pciw_i2pAF_sCrosseddReset$OUT_RST
                                                       ftop/pciw_p250rst/reset_hold_0
    SLICE_X151Y112.A6    net (fanout=22)       1.066   ftop/pciw_i2pAF_sCrosseddReset$OUT_RST
    SLICE_X151Y112.A     Tilo                  0.068   ftop/pciw_p250rst$OUT_RST_inv
                                                       ftop/pciw_p250rst$OUT_RST_inv1_INV_0
    SLICE_X135Y102.SR    net (fanout=38)       1.706   ftop/pciw_p250rst$OUT_RST_inv
    SLICE_X135Y102.CLK   Tsrck                 0.513   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<60>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.962ns logic, 2.772ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p250rst/reset_hold_0 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.457 - 1.577)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p250rst/reset_hold_0 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y126.BQ    Tcko                  0.381   ftop/pciw_i2pAF_sCrosseddReset$OUT_RST
                                                       ftop/pciw_p250rst/reset_hold_0
    SLICE_X151Y112.A6    net (fanout=22)       1.066   ftop/pciw_i2pAF_sCrosseddReset$OUT_RST
    SLICE_X151Y112.A     Tilo                  0.068   ftop/pciw_p250rst$OUT_RST_inv
                                                       ftop/pciw_p250rst$OUT_RST_inv1_INV_0
    SLICE_X135Y102.SR    net (fanout=38)       1.706   ftop/pciw_p250rst$OUT_RST_inv
    SLICE_X135Y102.CLK   Tsrck                 0.513   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<60>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_60
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.962ns logic, 2.772ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_3 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.143 - 1.061)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_3 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y103.DQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_3
    SLICE_X134Y103.C5    net (fanout=1)        0.253   ftop/pciw_i2pS<3>
    SLICE_X134Y103.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<4>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN341
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.022ns logic, 0.253ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_1 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.143 - 1.061)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_1 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y103.BQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_1
    SLICE_X134Y103.A5    net (fanout=1)        0.253   ftop/pciw_i2pS<1>
    SLICE_X134Y103.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<4>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN121
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.022ns logic, 0.253ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_41 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (1.140 - 1.067)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_41 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y98.BQ     Tcko                  0.098   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_41
    SLICE_X135Y101.A5    net (fanout=1)        0.231   ftop/pciw_i2pS<41>
    SLICE_X135Y101.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<44>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN361
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.043ns logic, 0.231ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_133 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.150 - 1.069)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_133 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y99.BQ     Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_133
    SLICE_X138Y104.A6    net (fanout=3)        0.264   ftop/pciw_i2pS<133>
    SLICE_X138Y104.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<79>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN661
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_69
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.022ns logic, 0.264ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_44 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.140 - 1.058)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_44 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y101.AQ    Tcko                  0.098   ftop/pciw_i2pS<47>
                                                       ftop/pciw_i2pS_44
    SLICE_X135Y101.D5    net (fanout=1)        0.249   ftop/pciw_i2pS<44>
    SLICE_X135Y101.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<44>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN391
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_44
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.041ns logic, 0.249ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_128 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.149 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_128 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.AQ    Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_128
    SLICE_X136Y105.D5    net (fanout=3)        0.275   ftop/pciw_i2pS<128>
    SLICE_X136Y105.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN611
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.021ns logic, 0.275ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_130 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.148 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_130 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.CQ    Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_130
    SLICE_X136Y104.C5    net (fanout=3)        0.274   ftop/pciw_i2pS<130>
    SLICE_X136Y104.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.022ns logic, 0.274ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_2 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.143 - 1.061)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_2 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_2
    SLICE_X134Y103.B4    net (fanout=1)        0.282   ftop/pciw_i2pS<2>
    SLICE_X134Y103.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<4>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN231
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.021ns logic, 0.282ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.533 - 0.442)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X147Y134.CQ          Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1PHYSTATUS
                                                             ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX_RX_VALID_FILTER/gt_rx_phy_status_q
    PCIE_X0Y1.PIPERX1PHYSTATUS net (fanout=1)        0.441   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX1PHYSTATUS
    PCIE_X0Y1.PIPECLK          Tpcickc_MGT1(-Th)     0.416   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                             ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.123ns (-0.318ns logic, 0.441ns route)
                                                             (-258.5% logic, 358.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.836 - 0.713)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.MIMRXWDATA14  Tpcicko_RXRAM         0.013   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    RAMB36_X8Y23.DIADI14    net (fanout=1)        0.341   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/MIMRXWDATA<14>
    RAMB36_X8Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.198   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[0].ram/use_ramb36.ramb36
    ----------------------------------------------------  ---------------------------
    Total                                         0.156ns (-0.185ns logic, 0.341ns route)
                                                          (-118.6% logic, 218.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_16 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.140 - 1.060)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_16 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y100.AQ    Tcko                  0.098   ftop/pciw_i2pS<19>
                                                       ftop/pciw_i2pS_16
    SLICE_X134Y101.D5    net (fanout=1)        0.282   ftop/pciw_i2pS<16>
    SLICE_X134Y101.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<16>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN82
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.021ns logic, 0.282ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X149Y125.AMUX    Tshcko                0.130   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_4
    SLICE_X149Y124.A4      net (fanout=2)        0.148   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<4>
    SLICE_X149Y124.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<4>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>51
    PCIE_X0Y1.PIPERX3DATA4 net (fanout=1)        0.249   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<4>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.440   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.121ns (-0.276ns logic, 0.397ns route)
                                                         (-228.1% logic, 328.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_10 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_10 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X151Y132.CQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_10
    SLICE_X150Y126.C5       net (fanout=2)        0.186   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<10>
    SLICE_X150Y126.C        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rx_is_skp0_q
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>11
    PCIE_X0Y1.PIPERX2DATA10 net (fanout=1)        0.300   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<10>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT2(-Th)     0.493   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.125ns (-0.361ns logic, 0.486ns route)
                                                          (-288.8% logic, 388.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_131 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.150 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_131 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.DQ    Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_131
    SLICE_X139Y104.C5    net (fanout=3)        0.273   ftop/pciw_i2pS<131>
    SLICE_X139Y104.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<68>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN641
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_67
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.042ns logic, 0.273ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_23 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.138 - 1.060)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_23 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y99.DQ     Tcko                  0.115   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_23
    SLICE_X132Y101.C6    net (fanout=1)        0.271   ftop/pciw_i2pS<23>
    SLICE_X132Y101.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN161
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.039ns logic, 0.271ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_130 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.150 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_130 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.CQ    Tcko                  0.098   ftop/pciw_i2pS<131>
                                                       ftop/pciw_i2pS_130
    SLICE_X139Y104.B5    net (fanout=3)        0.276   ftop/pciw_i2pS<130>
    SLICE_X139Y104.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<68>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN631
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_66
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.041ns logic, 0.276ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X149Y126.BQ       Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<15>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_13
    SLICE_X149Y123.D3       net (fanout=2)        0.210   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<13>
    SLICE_X149Y123.D        Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<13>
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>41
    PCIE_X0Y1.PIPERX3DATA13 net (fanout=1)        0.235   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<13>
    PCIE_X0Y1.PIPECLK       Tpcickc_MGT3(-Th)     0.451   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.126ns (-0.319ns logic, 0.445ns route)
                                                          (-253.2% logic, 353.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_8 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.533 - 0.448)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_8 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X151Y132.AMUX    Tshcko                0.130   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q_8
    SLICE_X151Y132.B6      net (fanout=2)        0.214   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<8>
    SLICE_X151Y132.B       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/gt_rxdata_q<11>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<15:8>71
    PCIE_X0Y1.PIPERX2DATA8 net (fanout=1)        0.245   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2DATA<8>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT2(-Th)     0.493   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.130ns (-0.329ns logic, 0.459ns route)
                                                         (-253.1% logic, 353.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_24 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.138 - 1.056)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_24 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y98.AQ     Tcko                  0.098   ftop/pciw_i2pS<27>
                                                       ftop/pciw_i2pS_24
    SLICE_X132Y101.D5    net (fanout=1)        0.295   ftop/pciw_i2pS<24>
    SLICE_X132Y101.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN171
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.021ns logic, 0.295ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_135 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (1.148 - 1.069)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_135 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y99.DQ     Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_135
    SLICE_X136Y104.C3    net (fanout=3)        0.292   ftop/pciw_i2pS<135>
    SLICE_X136Y104.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.022ns logic, 0.292ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X7Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X7Y26.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.556ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.087 - 0.106)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X117Y23.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X117Y23.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X122Y14.CE     net (fanout=1)        0.865   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X122Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.893ns logic, 3.609ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.803 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X131Y10.C2     net (fanout=2)        0.586   ftop/gbe0/gmac/N2
    SLICE_X131Y10.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF$sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X130Y10.A1     net (fanout=11)       0.500   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X130Y10.A      Tilo                  0.068   ftop/gbe0/rxEmptyEOPC$EN
                                                       ftop/gbe0/gmac/rxRS_rxF$sENQ1
    SLICE_X136Y28.CE     net (fanout=7)        1.472   ftop/gbe0/gmac/rxRS_rxF$sENQ
    SLICE_X136Y28.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.825ns logic, 3.604ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.767 - 0.863)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y13.CQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X130Y11.A2     net (fanout=5)        0.937   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X117Y23.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X117Y23.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X122Y14.CE     net (fanout=1)        0.865   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X122Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (0.869ns logic, 3.371ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.820 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X145Y5.CE      net (fanout=13)       1.322   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X145Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.723ns logic, 3.703ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.820 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X145Y5.CE      net (fanout=13)       1.322   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X145Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.723ns logic, 3.703ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.820 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X145Y5.CE      net (fanout=13)       1.322   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X145Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (0.723ns logic, 3.703ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.820 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y5.CE      net (fanout=13)       1.319   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y5.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.689ns logic, 3.700ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.820 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y5.CE      net (fanout=13)       1.319   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y5.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.689ns logic, 3.700ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.760 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X116Y23.D1     net (fanout=2)        0.492   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X116Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X121Y23.CE     net (fanout=1)        0.369   ftop/gbe0/gmac/_n0450_inv
    SLICE_X121Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.927ns logic, 3.266ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.760 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X116Y23.D1     net (fanout=2)        0.492   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X116Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X121Y23.CE     net (fanout=1)        0.369   ftop/gbe0/gmac/_n0450_inv
    SLICE_X121Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.927ns logic, 3.266ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.760 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X116Y23.D1     net (fanout=2)        0.492   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X116Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X121Y23.CE     net (fanout=1)        0.369   ftop/gbe0/gmac/_n0450_inv
    SLICE_X121Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.927ns logic, 3.266ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.760 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X116Y23.D1     net (fanout=2)        0.492   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X116Y23.D      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X121Y23.CE     net (fanout=1)        0.369   ftop/gbe0/gmac/_n0450_inv
    SLICE_X121Y23.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.927ns logic, 3.266ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.767 - 0.825)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y13.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X130Y11.B6     net (fanout=19)       0.716   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X130Y11.A6     net (fanout=2)        0.129   ftop/gbe0/gmac/N2
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C5     net (fanout=44)       1.230   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X117Y23.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X117Y23.D3     net (fanout=2)        0.339   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X117Y23.D      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxActive$EN
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X122Y14.CE     net (fanout=1)        0.865   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X122Y14.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (0.893ns logic, 3.279ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.813 - 0.828)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y14.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B1     net (fanout=12)       1.046   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X130Y11.B      Tilo                  0.068   ftop/gbe0/gmac/N2
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X131Y10.C2     net (fanout=2)        0.586   ftop/gbe0/gmac/N2
    SLICE_X131Y10.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxF$sD_IN<0>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_11
    SLICE_X135Y4.D1      net (fanout=11)       1.114   ftop/gbe0/gmac/MUX_rxRS_rxF$enq_1__SEL_1
    SLICE_X135Y4.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/Mmux_rxRS_rxF$sD_IN51
    SLICE_X142Y9.CI      net (fanout=1)        0.694   ftop/gbe0/gmac/rxRS_rxF$sD_IN<4>
    SLICE_X142Y9.CLK     Tds                   0.180   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (0.721ns logic, 3.440ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.819 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y6.CE      net (fanout=13)       1.207   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.689ns logic, 3.588ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.819 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y6.CE      net (fanout=13)       1.207   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y6.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.689ns logic, 3.588ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.819 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y7.CE      net (fanout=13)       1.193   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.689ns logic, 3.574ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.819 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X144Y7.CE      net (fanout=13)       1.193   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X144Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.689ns logic, 3.574ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.813 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X139Y5.CE      net (fanout=13)       1.134   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X139Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (0.723ns logic, 3.515ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.813 - 0.717)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y37.DQ      Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A3     net (fanout=4)        2.381   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X126Y11.A      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder$EN11
    SLICE_X139Y5.CE      net (fanout=13)       1.134   ftop/gbe0/gmac/rxRS_crc/rRemainder$EN
    SLICE_X139Y5.CLK     Tceck                 0.318   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (0.723ns logic, 3.515ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.412 - 0.370)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X140Y9.D3      net (fanout=6)        0.239   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X140Y9.CLK     Tah         (-Th)     0.214   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (-0.099ns logic, 0.239ns route)
                                                       (-70.7% logic, 170.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.406 - 0.372)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X136Y12.CX     net (fanout=6)        0.116   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X136Y12.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.026ns logic, 0.116ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.063 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y10.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X138Y9.BX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X138Y9.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.026ns logic, 0.096ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.063 - 0.051)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y10.DQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X138Y9.DX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X138Y9.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y7.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X136Y6.CX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X136Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y7.BQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X136Y6.BX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X136Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y7.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X136Y6.DX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X136Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X136Y6.AX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X136Y6.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y8.CQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X136Y7.CX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X136Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.026ns logic, 0.097ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y8.AQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X136Y7.AX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X136Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_preambleCnt_value_2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y23.CQ     Tcko                  0.098   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    SLICE_X121Y23.C5     net (fanout=3)        0.071   ftop/gbe0/gmac/rxRS_preambleCnt_value<2>
    SLICE_X121Y23.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_rxRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y8.DQ      Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X136Y7.DX      net (fanout=2)        0.098   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X136Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.026ns logic, 0.098ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.407 - 0.372)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y12.BQ     Tcko                  0.115   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X136Y11.D6     net (fanout=7)        0.118   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X136Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mxor_sGEnqPtr1[0]_sGEnqPtr1[4]_xor_14_OUT_3_xo<0>1
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.038ns logic, 0.118ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X142Y9.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7025 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.382ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.977 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B3      net (fanout=3)        0.346   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X153Y14.CE     net (fanout=3)        1.446   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X153Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.927ns logic, 4.363ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.977 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B3      net (fanout=3)        0.346   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X153Y14.CE     net (fanout=3)        1.446   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X153Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.290ns (0.927ns logic, 4.363ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.927ns logic, 4.330ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.927ns logic, 4.330ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.927ns logic, 4.330ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (0.927ns logic, 4.330ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.977 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B3      net (fanout=3)        0.346   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X153Y14.CE     net (fanout=3)        1.446   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X153Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (0.859ns logic, 4.371ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.977 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B3      net (fanout=3)        0.346   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y6.B       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF/_n0130_inv1
    SLICE_X153Y14.CE     net (fanout=3)        1.446   ftop/gbe0/gmac/txRS_txF/_n0130_inv
    SLICE_X153Y14.CLK    Tceck                 0.318   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (0.859ns logic, 4.371ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.859ns logic, 4.338ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.859ns logic, 4.338ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.859ns logic, 4.338ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X130Y6.A3      net (fanout=21)       1.054   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (0.859ns logic, 4.338ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X154Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X154Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X155Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X155Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X154Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X154Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X155Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X155Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X154Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X154Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.984 - 1.034)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y5.DQ      Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X123Y14.C1     net (fanout=6)        1.525   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X154Y8.CE      net (fanout=3)        0.778   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X154Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (0.927ns logic, 4.074ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.984 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y14.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X123Y14.C5     net (fanout=1)        1.231   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (0.927ns logic, 4.036ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.984 - 1.038)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y14.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X123Y14.C5     net (fanout=1)        1.231   ftop/gbe0/gmac/txRS_txF$dD_OUT<9>
    SLICE_X123Y14.C      Tilo                  0.068   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body11
    SLICE_X123Y15.B5     net (fanout=21)       0.320   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_Body1
    SLICE_X123Y15.B      Tilo                  0.068   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X130Y6.A6      net (fanout=11)       0.726   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X130Y6.A       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF/_n0130_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D5      net (fanout=3)        0.725   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X143Y5.D       Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X156Y8.CE      net (fanout=3)        1.034   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X156Y8.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (0.927ns logic, 4.036ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.460 - 0.423)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dDoutReg_3 to ftop/gbe0/gmac/txRS_txData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y16.DQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    SLICE_X120Y15.C6     net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF$dD_OUT<3>
    SLICE_X120Y15.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/Mmux_txRS_txData$D_IN4
                                                       ftop/gbe0/gmac/txRS_txData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_11 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y1.DQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    SLICE_X123Y1.C6      net (fanout=2)        0.043   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
    SLICE_X123Y1.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.059ns logic, 0.043ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y21.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X116Y21.DX     net (fanout=1)        0.092   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X116Y21.CLK    Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txRst$OUT_RST
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y8.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X156Y8.BX      net (fanout=5)        0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X156Y8.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.022ns logic, 0.115ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X155Y8.A5      net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X155Y8.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y11.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X122Y11.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X122Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_isSOF (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_isSOF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y10.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X123Y10.C5     net (fanout=10)       0.075   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X123Y10.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF$D_IN1
                                                       ftop/gbe0/gmac/txRS_isSOF
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.042ns logic, 0.075ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.470 - 0.435)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X121Y2.B5      net (fanout=2)        0.117   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X121Y2.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.041ns logic, 0.117ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y14.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X118Y14.C5     net (fanout=5)        0.086   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X118Y14.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.039ns logic, 0.086ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X122Y11.A5     net (fanout=5)        0.088   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X122Y11.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.039ns logic, 0.088ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y2.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_23
    SLICE_X120Y3.B5      net (fanout=2)        0.119   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
    SLICE_X120Y3.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<31>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.021ns logic, 0.119ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y8.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X155Y8.A6      net (fanout=4)        0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X155Y8.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.043ns logic, 0.098ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y11.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X122Y11.D5     net (fanout=5)        0.092   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X122Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.038ns logic, 0.092ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.490 - 0.453)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X155Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X156Y8.DX      net (fanout=2)        0.146   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X156Y8.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.022ns logic, 0.146ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y8.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X154Y8.C5      net (fanout=5)        0.091   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X154Y8.CLK     Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.042ns logic, 0.091ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.467 - 0.432)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_21 to ftop/gbe0/gmac/txRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y4.CQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    SLICE_X122Y4.C4      net (fanout=2)        0.147   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
    SLICE_X122Y4.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<29>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.022ns logic, 0.147ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y14.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X118Y14.D5     net (fanout=7)        0.096   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X118Y14.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.038ns logic, 0.096ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y8.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X154Y8.D5      net (fanout=6)        0.096   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X154Y8.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y7.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X122Y7.C5      net (fanout=33)       0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X122Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_emitFCS_xor<2>11
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y11.BQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X122Y11.B6     net (fanout=4)        0.100   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X122Y11.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<1>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.038ns logic, 0.100ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X96Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X97Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst$OUT_RST/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X116Y21.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X117Y21.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X118Y8.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X119Y8.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X129Y6.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF$dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X143Y5.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60249 paths analyzed, 21350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.994ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 0)
  Clock Path Skew:      -0.282ns (1.522 - 1.804)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y214.BQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
    SLICE_X65Y138.SR     net (fanout=72)       3.804   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
    SLICE_X65Y138.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyce_rsync<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.850ns logic, 3.804ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 0)
  Clock Path Skew:      -0.282ns (1.522 - 1.804)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y214.BQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
    SLICE_X65Y138.SR     net (fanout=72)       3.804   ftop/dram0/memc_memc/dbg_rdlvl_done<1>
    SLICE_X65Y138.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyce_rsync<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.850ns logic, 3.804ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.329ns (1.537 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.CQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6
    SLICE_X64Y152.A6     net (fanout=80)       3.110   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<6>
    SLICE_X64Y152.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[5].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r3_Mux_60_o12
    SLICE_X65Y152.A3     net (fanout=1)        0.457   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r3_Mux_60_o11
    SLICE_X65Y152.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r3_Mux_60_o14
    SLICE_X67Y154.CX     net (fanout=1)        0.486   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r3_Mux_60_o
    SLICE_X67Y154.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<24>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (0.551ns logic, 4.053ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 2)
  Clock Path Skew:      -0.220ns (1.519 - 1.739)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y164.A1     net (fanout=144)      3.145   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y164.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<121>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA
    SLICE_X63Y154.A6     net (fanout=1)        0.911   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<124>
    SLICE_X63Y154.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0571
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (0.650ns logic, 4.056ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.332ns (1.534 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.CQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6
    SLICE_X65Y147.A4     net (fanout=80)       3.304   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<6>
    SLICE_X65Y147.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<28>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o11
    SLICE_X65Y147.B6     net (fanout=1)        0.228   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o1
    SLICE_X65Y147.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<28>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[13]_wrdata_en_r2_Mux_61_o12
    SLICE_X65Y152.BX     net (fanout=1)        0.508   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[13]_wrdata_en_r2_Mux_61_o
    SLICE_X65Y152.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq2_6
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (0.551ns logic, 4.040ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_27 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.181ns (1.547 - 1.728)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y204.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X62Y204.C6     net (fanout=46)       0.260   ftop/dram0/memc_memc/rst
    SLICE_X62Y204.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y180.C5     net (fanout=10)       1.615   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X70Y180.C      Tilo                  0.068   ftop/dram0/memc_reqF/data1_reg<35>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_6
    SLICE_X71Y170.A6     net (fanout=8)        0.721   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_6
    SLICE_X71Y170.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_5
    SLICE_X66Y166.A5     net (fanout=9)        0.506   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_5
    SLICE_X66Y166.A      Tilo                  0.068   ftop/dram0/lreqF$dD_OUT<153>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable241
    SLICE_X67Y164.SR     net (fanout=1)        0.516   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Reset_OR_DriverANDClockEnable24
    SLICE_X67Y164.CLK    Tsrck                 0.513   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_rst<25>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/dqs_rst_27
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (1.122ns logic, 3.618ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (1.515 - 1.739)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y165.C1     net (fanout=144)      3.016   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y165.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMC_D1
    SLICE_X58Y159.B5     net (fanout=1)        0.816   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
    SLICE_X58Y159.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0441
    SLICE_X58Y159.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<49>
    SLICE_X58Y159.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (0.731ns logic, 3.955ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.211ns (1.536 - 1.747)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y166.B5     net (fanout=144)      2.963   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y166.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<55>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMB_D1
    SLICE_X66Y153.B6     net (fanout=1)        0.922   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<57>
    SLICE_X66Y153.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0531
    SLICE_X66Y153.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<57>
    SLICE_X66Y153.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (0.687ns logic, 4.008ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.324ns (1.547 - 1.871)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y204.BQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1
    SLICE_X82Y161.B5     net (fanout=80)       2.737   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<1>
    SLICE_X82Y161.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o11
    SLICE_X85Y152.B5     net (fanout=1)        0.802   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o1
    SLICE_X85Y152.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o12
    SLICE_X85Y152.A6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o11
    SLICE_X85Y152.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[3]_wrdata_en_r2_Mux_17_o14
    SLICE_X84Y150.CX     net (fanout=1)        0.377   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[3]_wrdata_en_r2_Mux_17_o
    SLICE_X84Y150.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.556ns logic, 4.026ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 1)
  Clock Path Skew:      -0.329ns (1.537 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.DQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X69Y158.C2     net (fanout=80)       3.967   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X69Y158.CLK    Tas                   0.218   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[4].rst_dm_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d1
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (0.599ns logic, 3.967ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.331ns (1.540 - 1.871)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y204.AQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0
    SLICE_X71Y143.D5     net (fanout=80)       2.890   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<0>
    SLICE_X71Y143.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[1].rst_dqs_r
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X85Y143.B2     net (fanout=1)        0.744   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o1
    SLICE_X85Y143.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o12
    SLICE_X85Y143.A6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o11
    SLICE_X85Y143.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_8_o14
    SLICE_X84Y143.CX     net (fanout=1)        0.251   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_8_o
    SLICE_X84Y143.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (0.556ns logic, 3.995ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (1.519 - 1.747)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y165.B5     net (fanout=144)      3.081   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y165.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<187>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[31].RAM32M0_RAMB
    SLICE_X62Y155.A6     net (fanout=1)        0.958   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<188>
    SLICE_X62Y155.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1571
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.615ns logic, 4.039ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.329ns (1.537 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.DQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X69Y157.D1     net (fanout=80)       3.947   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X69Y157.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (0.595ns logic, 3.947ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 3)
  Clock Path Skew:      -0.220ns (1.519 - 1.739)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.BQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X68Y163.C2     net (fanout=144)      2.793   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X68Y163.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC
    SLICE_X62Y154.B6     net (fanout=1)        0.873   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<60>
    SLICE_X62Y154.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X62Y154.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<60>
    SLICE_X62Y154.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.861ns logic, 3.789ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.331ns (1.540 - 1.871)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y205.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y165.B4     net (fanout=347)      1.833   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y165.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wrdata_en_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_mux_wrdata_en11
    SLICE_X85Y143.D6     net (fanout=24)       1.677   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/mux_wrdata_en
    SLICE_X85Y143.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o11
    SLICE_X85Y143.C6     net (fanout=1)        0.110   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o1
    SLICE_X85Y143.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[1]_wrdata_en_r2_Mux_9_o12
    SLICE_X84Y143.DX     net (fanout=1)        0.362   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[1]_wrdata_en_r2_Mux_9_o
    SLICE_X84Y143.CLK    Tdick                 0.015   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_d4_0
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (0.556ns logic, 3.982ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.330ns (1.536 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.DQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X66Y153.D1     net (fanout=80)       3.942   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X66Y153.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (0.595ns logic, 3.942ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.228ns (1.519 - 1.747)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y195.DQ     Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y163.C5     net (fanout=144)      2.825   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y163.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC
    SLICE_X62Y154.B6     net (fanout=1)        0.873   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<60>
    SLICE_X62Y154.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X62Y154.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<60>
    SLICE_X62Y154.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (0.817ns logic, 3.821ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.220ns (1.519 - 1.739)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.DQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X68Y163.C4     net (fanout=144)      2.792   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X68Y163.CMUX   Tilo                  0.194   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<61>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[10].RAM32M0_RAMC
    SLICE_X62Y154.B6     net (fanout=1)        0.873   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<60>
    SLICE_X62Y154.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X62Y154.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<60>
    SLICE_X62Y154.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.857ns logic, 3.788ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.332ns (1.534 - 1.866)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y206.DQ     Tcko                  0.381   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X69Y150.D1     net (fanout=80)       3.925   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X69Y150.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.520ns (0.595ns logic, 3.925ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 3)
  Clock Path Skew:      -0.104ns (1.520 - 1.624)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.AQ     Tcko                  0.381   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y165.B1     net (fanout=144)      3.009   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y165.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<49>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[8].RAM32M0_RAMB_D1
    SLICE_X58Y161.B4     net (fanout=1)        0.880   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<51>
    SLICE_X58Y161.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0471
    SLICE_X58Y161.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<51>
    SLICE_X58Y161.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.731ns logic, 4.012ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y174.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112
    SLICE_X60Y174.AI     net (fanout=1)        0.049   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<112>
    SLICE_X60Y174.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.799 - 0.686)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y159.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r2
    SLICE_X64Y160.C6     net (fanout=3)        0.099   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r2
    SLICE_X64Y160.CLK    Tah         (-Th)     0.031   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.067ns logic, 0.099ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/ocb_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.799 - 0.691)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/ocb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y199.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r2
    SLICE_X64Y200.C6     net (fanout=3)        0.097   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r2
    SLICE_X64Y200.CLK    Tah         (-Th)     0.031   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[39].u_iob_dq/ocb_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.067ns logic, 0.097ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_2 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_2 to ftop/dram0/lrespF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y191.CQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_2
    SLICE_X30Y191.CX     net (fanout=3)        0.059   ftop/dram0/lrespF/sGEnqPtr1<2>
    SLICE_X30Y191.CLK    Tckdi       (-Th)     0.113   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (0.002ns logic, 0.059ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_1 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_1 to ftop/dram0/lrespF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y191.BQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_1
    SLICE_X30Y191.BX     net (fanout=3)        0.059   ftop/dram0/lrespF/sGEnqPtr1<1>
    SLICE_X30Y191.CLK    Tckdi       (-Th)     0.113   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.061ns (0.002ns logic, 0.059ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y217.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17
    SLICE_X10Y217.D6     net (fanout=5)        0.050   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_17
    SLICE_X10Y217.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[7][1]_pat_rise1[3][1]_equal_574_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_rise1_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y231.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
    SLICE_X12Y231.B6     net (fanout=5)        0.055   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_15
    SLICE_X12Y231.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r[5][1]_pat_fall1[1][1]_equal_565_o<1>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/pat_match_fall1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.052 - 0.043)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y218.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r_1
    SLICE_X34Y218.A6     net (fanout=5)        0.054   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_r<1>
    SLICE_X34Y218.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0><4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_787_OUT<2>1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<0>_2
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.022ns logic, 0.054ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.060 - 0.047)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y215.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_1
    SLICE_X60Y212.D2     net (fanout=1)        0.261   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<1>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.279   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.080ns (-0.181ns logic, 0.261ns route)
                                                       (-226.2% logic, 326.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr1_0 (FF)
  Destination:          ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr1_0 to ftop/dram0/lrespF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y191.AQ     Tcko                  0.115   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr1_0
    SLICE_X30Y191.AX     net (fanout=4)        0.065   ftop/dram0/lrespF/sGEnqPtr1<0>
    SLICE_X30Y191.CLK    Tckdi       (-Th)     0.113   ftop/dram0/lrespF/sGEnqPtr1<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.002ns logic, 0.065ns route)
                                                       (3.0% logic, 97.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.510 - 0.476)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y212.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X60Y212.D5     net (fanout=1)        0.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.060ns logic, 0.163ns route)
                                                       (-58.3% logic, 158.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.510 - 0.476)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y212.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X60Y212.D5     net (fanout=1)        0.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.060ns logic, 0.163ns route)
                                                       (-58.3% logic, 158.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.510 - 0.476)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y212.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X60Y212.D5     net (fanout=1)        0.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.060ns logic, 0.163ns route)
                                                       (-58.3% logic, 158.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.510 - 0.476)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y212.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X60Y212.D5     net (fanout=1)        0.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.060ns logic, 0.163ns route)
                                                       (-58.3% logic, 158.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.510 - 0.476)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y212.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1_4
    SLICE_X60Y212.D5     net (fanout=1)        0.163   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.head_r1<4>
    SLICE_X60Y212.CLK    Tah         (-Th)     0.158   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r<9>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (-0.060ns logic, 0.163ns route)
                                                       (-58.3% logic, 158.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMA_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMB/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMB/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMB_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMB_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMC/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMC/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMC_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMC_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMD/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMD/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMD_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<107>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem18_RAMD_D1/CLK
  Location pin: SLICE_X18Y192.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X18Y195.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA/CLK
  Location pin: SLICE_X18Y195.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X18Y195.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<29>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem5_RAMA_D1/CLK
  Location pin: SLICE_X18Y195.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.041ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.541ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y46.DX      net (fanout=1)        0.835   gmii_rxd_7_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.373ns logic, 0.835ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.734ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X98Y46.DX      net (fanout=1)        1.252   gmii_rxd_7_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.530ns logic, 1.252ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.068ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y46.CX      net (fanout=1)        0.803   gmii_rxd_6_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.378ns logic, 0.803ns route)
                                                       (32.0% logic, 68.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.691ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X98Y46.CX      net (fanout=1)        1.206   gmii_rxd_6_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.533ns logic, 1.206ns route)
                                                       (30.6% logic, 69.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.105ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.605ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y46.BX      net (fanout=1)        0.750   gmii_rxd_5_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.394ns logic, 0.750ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.648ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.696ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X98Y46.BX      net (fanout=1)        1.149   gmii_rxd_5_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.696ns (0.547ns logic, 1.149ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.185ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.685ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Clock Path Delay:     1.274ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y46.AX      net (fanout=1)        0.627   gmii_rxd_4_IBUF
    SLICE_X98Y46.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.437ns logic, 0.627ns route)
                                                       (41.1% logic, 58.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.359   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.774ns logic, 0.500ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.530ns (Levels of Logic = 1)
  Clock Path Delay:     2.523ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X98Y46.AX      net (fanout=1)        0.946   gmii_rxd_4_IBUF
    SLICE_X98Y46.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.530ns (0.584ns logic, 0.946ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X98Y46.CLK     net (fanout=48)       0.912   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.227ns logic, 1.296ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.134ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y37.DX      net (fanout=1)        0.723   gmii_rxd_3_IBUF
    SLICE_X99Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.439ns logic, 0.723ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.616ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Clock Path Delay:     2.578ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X99Y37.DX      net (fanout=1)        1.133   gmii_rxd_3_IBUF
    SLICE_X99Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.586ns logic, 1.133ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.967   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.227ns logic, 1.351ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.147ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.647ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.149ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y37.CX      net (fanout=1)        0.770   gmii_rxd_2_IBUF
    SLICE_X99Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.149ns (0.379ns logic, 0.770ns route)
                                                       (33.0% logic, 67.0% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.604ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.707ns (Levels of Logic = 1)
  Clock Path Delay:     2.578ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X99Y37.CX      net (fanout=1)        1.173   gmii_rxd_2_IBUF
    SLICE_X99Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.707ns (0.534ns logic, 1.173ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.967   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.227ns logic, 1.351ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.198ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.098ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y37.BX      net (fanout=1)        0.713   gmii_rxd_1_IBUF
    SLICE_X99Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.385ns logic, 0.713ns route)
                                                       (35.1% logic, 64.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.516ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.619ns (Levels of Logic = 1)
  Clock Path Delay:     2.578ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X99Y37.BX      net (fanout=1)        1.080   gmii_rxd_1_IBUF
    SLICE_X99Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.619ns (0.539ns logic, 1.080ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.967   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.227ns logic, 1.351ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.207ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.089ns (Levels of Logic = 1)
  Clock Path Delay:     1.321ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y37.AX      net (fanout=1)        0.650   gmii_rxd_0_IBUF
    SLICE_X99Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.089ns (0.439ns logic, 0.650ns route)
                                                       (40.3% logic, 59.7% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.406   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.774ns logic, 0.547ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Clock Path Delay:     2.578ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X99Y37.AX      net (fanout=1)        1.017   gmii_rxd_0_IBUF
    SLICE_X99Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.586ns logic, 1.017ns route)
                                                       (36.6% logic, 63.4% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X99Y37.CLK     net (fanout=48)       0.967   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (1.227ns logic, 1.351ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.182ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Delay:     1.317ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X97Y37.DX      net (fanout=1)        0.681   gmii_rx_dv_IBUF
    SLICE_X97Y37.CLK     Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.429ns logic, 0.681ns route)
                                                       (38.6% logic, 61.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y37.CLK     net (fanout=48)       0.402   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.774ns logic, 0.543ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.615ns (Levels of Logic = 1)
  Clock Path Delay:     2.570ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X97Y37.DX      net (fanout=1)        1.038   gmii_rx_dv_IBUF
    SLICE_X97Y37.CLK     Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.577ns logic, 1.038ns route)
                                                       (35.7% logic, 64.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X97Y37.CLK     net (fanout=48)       0.959   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.227ns logic, 1.343ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.435ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Delay:     1.270ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X96Y46.DX      net (fanout=1)        0.422   gmii_rx_er_IBUF
    SLICE_X96Y46.CLK     Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.388ns logic, 0.422ns route)
                                                       (47.9% logic, 52.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y46.CLK     net (fanout=48)       0.355   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.774ns logic, 0.496ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.132ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.172ns (Levels of Logic = 1)
  Clock Path Delay:     2.515ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X96Y46.DX      net (fanout=1)        0.651   gmii_rx_er_IBUF
    SLICE_X96Y46.CLK     Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.521ns logic, 0.651ns route)
                                                       (44.5% logic, 55.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X96Y46.CLK     net (fanout=48)       0.904   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.227ns logic, 1.288ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.955ns|      4.994ns|            0|            0|        91979|        60249|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.994ns|          N/A|            0|            0|        60249|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            1|            0|      5016570|
| TS_CLK_125                    |      8.000ns|      7.956ns|          N/A|            1|            0|      4995820|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.182(R)|      FAST  |    0.980(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.435(R)|      FAST  |    1.368(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.207(R)|      FAST  |    1.000(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.198(R)|      FAST  |    0.984(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.147(R)|      FAST  |    0.896(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.134(R)|      FAST  |    0.884(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.185(R)|      FAST  |    1.018(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.105(R)|      FAST  |    0.852(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |   -0.068(R)|      FAST  |    0.809(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |   -0.041(R)|      FAST  |    0.766(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.556|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.994|         |         |         |
sys0_clkp      |    4.994|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.994|         |         |         |
sys0_clkp      |    4.994|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.382|         |         |         |
sys1_clkp      |    5.382|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    5.382|         |         |         |
sys1_clkp      |    5.382|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.725; Ideal Clock Offset To Actual Clock 0.597; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |   -0.041(R)|      FAST  |    0.766(R)|      SLOW  |    0.541|    1.734|       -0.597|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.041|         -  |       0.766|         -  |    0.541|    1.734|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.741; Ideal Clock Offset To Actual Clock 0.562; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |   -0.068(R)|      FAST  |    0.809(R)|      SLOW  |    0.568|    1.691|       -0.562|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.068|         -  |       0.809|         -  |    0.568|    1.691|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.747; Ideal Clock Offset To Actual Clock 0.522; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.105(R)|      FAST  |    0.852(R)|      SLOW  |    0.605|    1.648|       -0.522|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.105|         -  |       0.852|         -  |    0.605|    1.648|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.833; Ideal Clock Offset To Actual Clock 0.398; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.185(R)|      FAST  |    1.018(R)|      SLOW  |    0.685|    1.482|       -0.398|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.185|         -  |       1.018|         -  |    0.685|    1.482|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.750; Ideal Clock Offset To Actual Clock 0.491; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.134(R)|      FAST  |    0.884(R)|      SLOW  |    0.634|    1.616|       -0.491|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.134|         -  |       0.884|         -  |    0.634|    1.616|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.749; Ideal Clock Offset To Actual Clock 0.479; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.147(R)|      FAST  |    0.896(R)|      SLOW  |    0.647|    1.604|       -0.479|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.147|         -  |       0.896|         -  |    0.647|    1.604|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.786; Ideal Clock Offset To Actual Clock 0.409; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.198(R)|      FAST  |    0.984(R)|      SLOW  |    0.698|    1.516|       -0.409|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.198|         -  |       0.984|         -  |    0.698|    1.516|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.793; Ideal Clock Offset To Actual Clock 0.397; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.207(R)|      FAST  |    1.000(R)|      SLOW  |    0.707|    1.500|       -0.397|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.207|         -  |       1.000|         -  |    0.707|    1.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.798; Ideal Clock Offset To Actual Clock 0.419; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.182(R)|      FAST  |    0.980(R)|      SLOW  |    0.682|    1.520|       -0.419|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.182|         -  |       0.980|         -  |    0.682|    1.520|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.933; Ideal Clock Offset To Actual Clock 0.098; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.435(R)|      FAST  |    1.368(R)|      SLOW  |    0.935|    1.132|       -0.098|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.435|         -  |       1.368|         -  |    0.935|    1.132|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1  Score: 1  (Setup/Max: 0, Hold: 1)

Constraints cover 5178382 paths, 0 nets, and 204851 connections

Design statistics:
   Minimum period:   7.956ns{1}   (Maximum frequency: 125.691MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 11:00:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1626 MB



