#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555556199e80 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5555561e0d90_0 .var "clock", 0 0;
v0x5555561e0ea0_0 .net "done", 0 0, L_0x5555561f23d0;  1 drivers
v0x5555561e0f60_0 .net "result", 31 0, L_0x5555561f2660;  1 drivers
v0x5555561e1030_0 .var "s_ciN", 7 0;
v0x5555561e1100_0 .var "s_reset", 0 0;
v0x5555561e11f0_0 .var "s_start", 0 0;
v0x5555561e12c0_0 .var "s_valueA", 31 0;
v0x5555561e1390_0 .var "s_valueB", 31 0;
E_0x5555561b8960 .event negedge, v0x5555561be840_0;
S_0x5555561a1ab0 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x555556199e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x55555619e250 .param/l "customId" 0 3 2, C4<00001110>;
L_0x5555561bc980 .functor AND 1, L_0x5555561e15f0, L_0x5555561f19f0, C4<1>, C4<1>;
L_0x5555561bd420 .functor AND 1, L_0x5555561bc980, L_0x5555561f1880, C4<1>, C4<1>;
L_0x5555561be730 .functor AND 1, L_0x5555561e15f0, L_0x5555561f1d00, C4<1>, C4<1>;
L_0x5555561a2140 .functor AND 1, L_0x5555561be730, L_0x5555561f1880, C4<1>, C4<1>;
L_0x5555561a2570 .functor AND 1, L_0x5555561e15f0, L_0x5555561f1880, C4<1>, C4<1>;
L_0x5555561f2560 .functor AND 1, L_0x5555561a2140, v0x5555561dfcc0_0, C4<1>, C4<1>;
L_0x70f12e8d0018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555561de870_0 .net/2u *"_ivl_0", 7 0, L_0x70f12e8d0018;  1 drivers
L_0x70f12e8d00a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555561de970_0 .net/2u *"_ivl_10", 21 0, L_0x70f12e8d00a8;  1 drivers
v0x5555561dea50_0 .net *"_ivl_15", 0 0, L_0x5555561f19f0;  1 drivers
v0x5555561deb10_0 .net *"_ivl_16", 0 0, L_0x5555561bc980;  1 drivers
v0x5555561debf0_0 .net *"_ivl_2", 0 0, L_0x5555561e1480;  1 drivers
v0x5555561decb0_0 .net *"_ivl_21", 0 0, L_0x5555561f1c20;  1 drivers
v0x5555561ded90_0 .net *"_ivl_23", 0 0, L_0x5555561f1d00;  1 drivers
v0x5555561dee50_0 .net *"_ivl_24", 0 0, L_0x5555561be730;  1 drivers
v0x5555561def30_0 .net *"_ivl_28", 0 0, L_0x5555561a2570;  1 drivers
v0x5555561df0a0_0 .net *"_ivl_31", 8 0, L_0x5555561f1f90;  1 drivers
L_0x70f12e8d00f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555561df180_0 .net/2u *"_ivl_32", 8 0, L_0x70f12e8d00f0;  1 drivers
L_0x70f12e8d0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555561df260_0 .net/2u *"_ivl_4", 0 0, L_0x70f12e8d0060;  1 drivers
L_0x70f12e8d0258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555561df340_0 .net/2u *"_ivl_44", 0 0, L_0x70f12e8d0258;  1 drivers
v0x5555561df420_0 .net *"_ivl_46", 0 0, L_0x5555561f22d0;  1 drivers
L_0x70f12e8d02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555561df500_0 .net/2u *"_ivl_48", 0 0, L_0x70f12e8d02a0;  1 drivers
v0x5555561df5e0_0 .net *"_ivl_52", 0 0, L_0x5555561f2560;  1 drivers
L_0x70f12e8d02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555561df6c0_0 .net/2u *"_ivl_54", 31 0, L_0x70f12e8d02e8;  1 drivers
v0x5555561df7a0_0 .net *"_ivl_9", 21 0, L_0x5555561e1780;  1 drivers
v0x5555561df880_0 .net "active", 0 0, L_0x5555561e15f0;  1 drivers
v0x5555561df940_0 .net "address_A", 8 0, L_0x5555561f2080;  1 drivers
v0x5555561dfa00_0 .net "address_A_valid", 0 0, L_0x5555561f1880;  1 drivers
v0x5555561dfaa0_0 .net "ciN", 7 0, v0x5555561e1030_0;  1 drivers
v0x5555561dfb80_0 .net "clock", 0 0, v0x5555561e0d90_0;  1 drivers
v0x5555561dfc20_0 .net "data_out_A", 31 0, v0x5555561de2d0_0;  1 drivers
v0x5555561dfcc0_0 .var "data_ready", 0 0;
v0x5555561dfd60_0 .net "done", 0 0, L_0x5555561f23d0;  alias, 1 drivers
v0x5555561dfe20_0 .net "read_enable", 0 0, L_0x5555561a2140;  1 drivers
v0x5555561dfee0_0 .net "reset", 0 0, v0x5555561e1100_0;  1 drivers
v0x5555561dffa0_0 .net "result", 31 0, L_0x5555561f2660;  alias, 1 drivers
v0x5555561e0080_0 .net "start", 0 0, v0x5555561e11f0_0;  1 drivers
v0x5555561e0140_0 .net "valueA", 31 0, v0x5555561e12c0_0;  1 drivers
v0x5555561e0220_0 .net "valueB", 31 0, v0x5555561e1390_0;  1 drivers
v0x5555561e02e0_0 .net "write_enable", 0 0, L_0x5555561bd420;  1 drivers
L_0x5555561e1480 .cmp/eq 8, v0x5555561e1030_0, L_0x70f12e8d0018;
L_0x5555561e15f0 .functor MUXZ 1, L_0x70f12e8d0060, v0x5555561e11f0_0, L_0x5555561e1480, C4<>;
L_0x5555561e1780 .part v0x5555561e12c0_0, 10, 22;
L_0x5555561f1880 .cmp/eq 22, L_0x5555561e1780, L_0x70f12e8d00a8;
L_0x5555561f19f0 .part v0x5555561e12c0_0, 9, 1;
L_0x5555561f1c20 .part v0x5555561e12c0_0, 9, 1;
L_0x5555561f1d00 .reduce/nor L_0x5555561f1c20;
L_0x5555561f1f90 .part v0x5555561e12c0_0, 0, 9;
L_0x5555561f2080 .functor MUXZ 9, L_0x70f12e8d00f0, L_0x5555561f1f90, L_0x5555561a2570, C4<>;
L_0x5555561f22d0 .functor MUXZ 1, L_0x70f12e8d0258, v0x5555561dfcc0_0, L_0x5555561a2140, C4<>;
L_0x5555561f23d0 .functor MUXZ 1, L_0x70f12e8d02a0, L_0x5555561f22d0, L_0x5555561e15f0, C4<>;
L_0x5555561f2660 .functor MUXZ 32, L_0x70f12e8d02e8, v0x5555561de2d0_0, L_0x5555561f2560, C4<>;
S_0x5555561a0dd0 .scope module, "ssram" "dualPortSSRAM" 3 27, 4 1 0, S_0x5555561a1ab0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x55555617da30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x55555617da70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x55555617dab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x5555561bca90_0 .net "addressA", 8 0, L_0x5555561f2080;  alias, 1 drivers
L_0x70f12e8d01c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555561bd530_0 .net "addressB", 8 0, L_0x70f12e8d01c8;  1 drivers
v0x5555561be840_0 .net "clockA", 0 0, v0x5555561e0d90_0;  alias, 1 drivers
L_0x70f12e8d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555561a2250_0 .net "clockB", 0 0, L_0x70f12e8d0138;  1 drivers
v0x5555561a2680_0 .net "dataInA", 31 0, v0x5555561e1390_0;  alias, 1 drivers
L_0x70f12e8d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555561de1f0_0 .net "dataInB", 31 0, L_0x70f12e8d0210;  1 drivers
v0x5555561de2d0_0 .var "dataOutA", 31 0;
v0x5555561de3b0_0 .var "dataOutB", 31 0;
v0x5555561de490 .array "memoryContent", 511 0, 31 0;
v0x5555561de550_0 .net "writeEnableA", 0 0, L_0x5555561bd420;  alias, 1 drivers
L_0x70f12e8d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555561de610_0 .net "writeEnableB", 0 0, L_0x70f12e8d0180;  1 drivers
E_0x5555561b8f90 .event posedge, v0x5555561a2250_0;
E_0x5555561b6dd0 .event posedge, v0x5555561be840_0;
S_0x5555561e0680 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x555556199e80;
 .timescale -12 -12;
v0x5555561e0830_0 .var "ciN", 7 0;
v0x5555561e0910_0 .var "expDone", 0 0;
v0x5555561e09d0_0 .var "expRes", 31 0;
v0x5555561e0ac0_0 .var "start", 0 0;
v0x5555561e0b80_0 .var "valA", 31 0;
v0x5555561e0cb0_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x5555561e0ac0_0;
    %store/vec4 v0x5555561e11f0_0, 0, 1;
    %load/vec4 v0x5555561e0830_0;
    %store/vec4 v0x5555561e1030_0, 0, 8;
    %load/vec4 v0x5555561e0b80_0;
    %store/vec4 v0x5555561e12c0_0, 0, 32;
    %load/vec4 v0x5555561e0cb0_0;
    %store/vec4 v0x5555561e1390_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5555561e0ea0_0;
    %load/vec4 v0x5555561e0910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5555561e0f60_0;
    %load/vec4 v0x5555561e09d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x5555561e11f0_0, v0x5555561e1030_0, v0x5555561e12c0_0, v0x5555561e1390_0, v0x5555561e0ea0_0, v0x5555561e0910_0, v0x5555561e0f60_0, v0x5555561e09d0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=%0h, valueB=%0h => done=%b (exp %b), result=%0h (exp %0h)", v0x5555561e11f0_0, v0x5555561e1030_0, v0x5555561e12c0_0, v0x5555561e1390_0, v0x5555561e0ea0_0, v0x5555561e0910_0, v0x5555561e0f60_0, v0x5555561e09d0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x5555561a0dd0;
T_1 ;
    %wait E_0x5555561b6dd0;
    %load/vec4 v0x5555561bca90_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555561de490, 4;
    %assign/vec4 v0x5555561de2d0_0, 0;
    %load/vec4 v0x5555561de550_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5555561a2680_0;
    %load/vec4 v0x5555561bca90_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555561de490, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555561a0dd0;
T_2 ;
    %wait E_0x5555561b8f90;
    %load/vec4 v0x5555561bd530_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555561de490, 4;
    %assign/vec4 v0x5555561de3b0_0, 0;
    %load/vec4 v0x5555561de610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5555561de1f0_0;
    %load/vec4 v0x5555561bd530_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555561de490, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555561a1ab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561dfcc0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5555561a1ab0;
T_4 ;
    %wait E_0x5555561b6dd0;
    %load/vec4 v0x5555561dfe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555561dfcc0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555561a1ab0;
T_5 ;
    %wait E_0x5555561b6dd0;
    %load/vec4 v0x5555561dfd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555561dfcc0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556199e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0d90_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555561e0d90_0;
    %inv;
    %store/vec4 v0x5555561e0d90_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x555556199e80;
T_7 ;
    %alloc S_0x5555561e0680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %alloc S_0x5555561e0680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %wait E_0x5555561b8960;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %wait E_0x5555561b8960;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %wait E_0x5555561b8960;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %wait E_0x5555561b8960;
    %alloc S_0x5555561e0680;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0ac0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555561e0830_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555561e0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555561e0cb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555561e0910_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555561e09d0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555561e0680;
    %join;
    %free S_0x5555561e0680;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
