// Seed: 35141692
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always
    if ((id_2 - id_3)) begin
      id_2 = id_6;
      id_2 = 1;
    end else begin
      id_3 = id_7 ^ 1;
    end
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5
    , id_10,
    input tri id_6,
    input tri1 id_7,
    output supply1 id_8
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10
  );
  wire id_12;
  tri1 id_13 = 1, id_14;
endmodule
