5:58:28 AM - ARM Physical IP, Inc.
5:58:28 AM - SunOS CC 5.9 Generic_117171-07 sun4u sparc SUNW,Ultra-Enterprise
5:58:28 AM - Version 2005Q3V1
5:58:28 AM - GUI version 4.58.20
5:58:28 AM - 
5:58:28 AM - CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
5:58:28 AM - 
5:58:28 AM - Copyright (c) 1993 - 2002 ARM Physical IP, Inc.  All Rights Reserved.
5:58:28 AM - 
5:58:28 AM - Use of this Software is subject to the terms and conditions of the
5:58:28 AM - applicable license agreement with ARM Physical IP, Inc. 
5:58:28 AM - In addition, this Software is protected by patents, copyright law 
5:58:28 AM - and international treaties.
5:58:28 AM - 
5:58:28 AM - The copyright notice(s) in this Software does not indicate actual or
5:58:28 AM - intended publication of this Software.
5:58:28 AM - 
5:58:28 AM - High Speed/Density Single-Port SRAM, SMIC 0.18um Logic018 Process
5:58:28 AM - 
5:58:28 AM - Log file is ACI.log
5:58:28 AM - 
5:59:09 AM - ASCII Datatable updated
5:59:24 AM - ASCII Datatable updated
5:59:40 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd postscript -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:59:43 AM - PostScript Datasheet generator succeeded, created:
5:59:43 AM -    RA1SHD4096X32.ps
5:59:43 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd ascii -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:59:45 AM - ASCII Datatable generator succeeded, created:
5:59:45 AM -    RA1SHD4096X32.dat
5:59:46 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd verilog -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:59:47 AM - Verilog Model generator succeeded, created:
5:59:47 AM -    RA1SHD4096X32.v
5:59:49 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd vhdl -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
5:59:50 AM - VHDL Model generator succeeded, created:
5:59:50 AM -    RA1SHD4096X32.vhd
5:59:51 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd synopsys -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
6:00:57 AM - Synopsys Model generator succeeded, created:
6:00:57 AM -    RA1SHD4096X32_fast@-40C_syn.lib
6:00:57 AM -    RA1SHD4096X32_fast@0C_syn.lib
6:00:57 AM -    RA1SHD4096X32_typical_syn.lib
6:00:57 AM -    RA1SHD4096X32_slow_syn.lib
6:00:58 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd primetime -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
6:02:09 AM - PrimeTime Model generator succeeded, created:
6:02:09 AM -    RA1SHD4096X32_fast@-40C.data
6:02:09 AM -    RA1SHD4096X32_fast@0C.data
6:02:09 AM -    RA1SHD4096X32_typical.data
6:02:09 AM -    RA1SHD4096X32_slow.data
6:02:09 AM -    RA1SHD4096X32.mod
6:02:09 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd tlf -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -libname USERLIB
6:03:59 AM - TLF Model generator succeeded, created:
6:03:59 AM -    RA1SHD4096X32_fast@-40C.tlf
6:03:59 AM -    RA1SHD4096X32_fast@0C.tlf
6:03:59 AM -    RA1SHD4096X32_typical.tlf
6:03:59 AM -    RA1SHD4096X32_slow.tlf
6:04:00 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd vclef-fp -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on -inst2ring blockages -site_def off
6:04:48 AM - VCLEF Footprint generator succeeded, created:
6:04:48 AM -    RA1SHD4096X32.vclef
6:04:48 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd gds2 -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
6:06:17 AM - GDSII Layout generator succeeded, created:
6:06:17 AM -    RA1SHD4096X32.gds2
6:06:17 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd lvs -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
6:06:51 AM - LVS Netlist generator succeeded, created:
6:06:51 AM -    RA1SHD4096X32.cdl
6:06:51 AM - command: /export/home/SMIC180nm_MC/MEM_IP_20MHz/RA1SHD4096X32/../../ra1shd/bin/ra1shd tmax -instname RA1SHD4096X32 -words 4096 -bits 32 -frequency 20 -ring_width 2 -mux 16 -drive 12 -write_mask on -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -asvm on
6:06:52 AM - TetraMax Model generator succeeded, created:
6:06:52 AM -    RA1SHD4096X32.tv
