Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Wed Apr 22 08:02:13 2015
| Host         : jrpotter running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    25 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              73 |           28 |
| Yes          | No                    | No                     |              18 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  clkdv/clk100  |                                     |                                     |                1 |              2 |
|  clkdv/clkout0 |                                     |                                     |                1 |              3 |
|  clkdv/clk12   | io/kmem/n_0_count[3]_i_1            | io/kmem/count0                      |                1 |              4 |
|  clkdv/clk12   | io/kmem/count0                      |                                     |                1 |              8 |
|  clkdv/clk100  | displaydriver/timer/xy/n_0_x[9]_i_1 | displaydriver/timer/xy/n_0_y[9]_i_1 |                3 |             10 |
|  clkdv/clk12   | io/kmem/n_0_bits[9]_i_1             |                                     |                3 |             10 |
|  clkdv/clk12   | mips/dp/rf/O11                      |                                     |                3 |             11 |
|  clkdv/clk12   | mips/dp/rf/O13                      |                                     |                3 |             11 |
|  clkdv/clk100  | displaydriver/timer/xy/Every4thTick | displaydriver/timer/xy/n_0_x[9]_i_1 |                4 |             14 |
|  clkdv/clk12   | io/kmem/count0                      | io/kmem/n_0_keyb_char[23]_i_1       |                4 |             16 |
|  clkdv/clk12   |                                     | io/kmem/clear                       |                5 |             20 |
|  clkdv/clk12   |                                     |                                     |                8 |             21 |
|  clkdv/clk12   |                                     | rbouncer/n_0_count[0]_i_1__0        |                6 |             21 |
|  clkdv/clk12   |                                     | rbouncer/SR[0]                      |               17 |             32 |
|  clkdv/clk12   | mips/dp/rf/O27                      |                                     |                9 |             32 |
|  clkdv/clk12   | mips/dp/rf/O28                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O29                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O32                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O33                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O34                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O35                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O37                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O38                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/O41                      |                                     |                8 |             32 |
|  clkdv/clk12   | mips/dp/rf/wr                       |                                     |               12 |             96 |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+


