Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug 18 07:14:28 2024
| Host         : Sithu-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       22          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-20  Warning           Non-clocked latch                 3           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (13)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: a_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: a_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: a_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: a_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: b_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: b_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: b_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: b_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   49          inf        0.000                      0                   49           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.046ns  (logic 2.734ns (67.568%)  route 1.312ns (32.432%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  output_buffer_reg[2]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  output_buffer_reg[2]/Q
                         net (fo=1, routed)           1.312     1.581    output_buffer_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         2.465     4.046 r  output_buffer_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.046    output_buffer[2]
    T22                                                               r  output_buffer[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.013ns  (logic 2.727ns (67.958%)  route 1.286ns (32.042%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  output_buffer_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  output_buffer_reg[3]/Q
                         net (fo=1, routed)           1.286     1.555    output_buffer_OBUF[3]
    R20                  OBUF (Prop_obuf_I_O)         2.458     4.013 r  output_buffer_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.013    output_buffer[3]
    R20                                                               r  output_buffer[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.983ns  (logic 2.730ns (68.545%)  route 1.253ns (31.455%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  output_buffer_reg[1]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  output_buffer_reg[1]/Q
                         net (fo=1, routed)           1.253     1.522    output_buffer_OBUF[1]
    T23                  OBUF (Prop_obuf_I_O)         2.461     3.983 r  output_buffer_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.983    output_buffer[1]
    T23                                                               r  output_buffer[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_valid_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 2.705ns (68.379%)  route 1.251ns (31.621%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  out_valid_reg_lopt_replica/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_valid_reg_lopt_replica/Q
                         net (fo=1, routed)           1.251     1.520    out_valid_reg_lopt_replica_1
    U20                  OBUF (Prop_obuf_I_O)         2.436     3.956 r  out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.956    out_valid
    U20                                                               r  out_valid (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 2.710ns (68.556%)  route 1.243ns (31.444%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  output_buffer_reg[0]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.269     0.269 r  output_buffer_reg[0]/Q
                         net (fo=1, routed)           1.243     1.512    output_buffer_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         2.441     3.953 r  output_buffer_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.953    output_buffer[0]
    U19                                                               r  output_buffer[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_request
                            (input port)
  Destination:            output_buffer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.868ns (33.689%)  route 1.708ns (66.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  read_request (IN)
                         net (fo=0)                   0.000     0.000    read_request
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  read_request_IBUF_inst/O
                         net (fo=2, routed)           1.242     2.057    read_request_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.053     2.110 r  output_buffer[3]_i_1/O
                         net (fo=4, routed)           0.466     2.576    output_buffer0
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_request
                            (input port)
  Destination:            output_buffer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.868ns (33.689%)  route 1.708ns (66.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  read_request (IN)
                         net (fo=0)                   0.000     0.000    read_request
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  read_request_IBUF_inst/O
                         net (fo=2, routed)           1.242     2.057    read_request_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.053     2.110 r  output_buffer[3]_i_1/O
                         net (fo=4, routed)           0.466     2.576    output_buffer0
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_request
                            (input port)
  Destination:            output_buffer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.868ns (33.689%)  route 1.708ns (66.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  read_request (IN)
                         net (fo=0)                   0.000     0.000    read_request
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  read_request_IBUF_inst/O
                         net (fo=2, routed)           1.242     2.057    read_request_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.053     2.110 r  output_buffer[3]_i_1/O
                         net (fo=4, routed)           0.466     2.576    output_buffer0
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_request
                            (input port)
  Destination:            output_buffer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.868ns (33.689%)  route 1.708ns (66.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  read_request (IN)
                         net (fo=0)                   0.000     0.000    read_request
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  read_request_IBUF_inst/O
                         net (fo=2, routed)           1.242     2.057    read_request_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.053     2.110 r  output_buffer[3]_i_1/O
                         net (fo=4, routed)           0.466     2.576    output_buffer0
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.233ns  (logic 0.733ns (32.831%)  route 1.500ns (67.169%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  b_reg[0]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  b_reg[0]/Q
                         net (fo=23, routed)          0.849     1.118    b_reg_n_0_[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.053     1.171 r  mux_result[3]_i_15/O
                         net (fo=1, routed)           0.000     1.171    mux_result[3]_i_15_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I1_O)      0.129     1.300 r  mux_result_reg[3]_i_7/O
                         net (fo=1, routed)           0.651     1.951    mux_result_reg[3]_i_7_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.153     2.104 r  mux_result[3]_i_3/O
                         net (fo=1, routed)           0.000     2.104    mux_result[3]_i_3_n_0
    SLICE_X1Y7           MUXF7 (Prop_muxf7_I1_O)      0.129     2.233 r  mux_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.233    mux_result[3]
    SLICE_X1Y7           FDRE                                         r  mux_result_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operation_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.627%)  route 0.130ns (50.373%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  operation_reg[0]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  operation_reg[0]/Q
                         net (fo=7, routed)           0.130     0.230    operation[0]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.028     0.258 r  mux_result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.258    mux_result[1]
    SLICE_X1Y7           FDRE                                         r  mux_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.329%)  route 0.174ns (57.671%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  a_reg[2]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg[2]/Q
                         net (fo=22, routed)          0.174     0.274    p_1_in9_in
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.028     0.302 r  mux_result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.302    mux_result[2]
    SLICE_X1Y8           FDRE                                         r  mux_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  mux_result_reg[2]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mux_result_reg[2]/Q
                         net (fo=1, routed)           0.203     0.303    mux_result_reg_n_0_[2]
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.100ns (32.693%)  route 0.206ns (67.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  mux_result_reg[0]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mux_result_reg[0]/Q
                         net (fo=1, routed)           0.206     0.306    mux_result_reg_n_0_[0]
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_result_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.100ns (32.559%)  route 0.207ns (67.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  mux_result_reg[1]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mux_result_reg[1]/Q
                         net (fo=1, routed)           0.207     0.307    mux_result_reg_n_0_[1]
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.607%)  route 0.180ns (58.393%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  operation_reg[2]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  operation_reg[2]/Q
                         net (fo=5, routed)           0.180     0.280    operation[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.028     0.308 r  mux_result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    mux_result[0]
    SLICE_X0Y8           FDRE                                         r  mux_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.178ns (57.550%)  route 0.131ns (42.450%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  operation_reg[1]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  operation_reg[1]/Q
                         net (fo=7, routed)           0.131     0.231    operation[1]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.028     0.259 r  mux_result[3]_i_2/O
                         net (fo=1, routed)           0.000     0.259    mux_result[3]_i_2_n_0
    SLICE_X1Y7           MUXF7 (Prop_muxf7_I0_O)      0.050     0.309 r  mux_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    mux_result[3]
    SLICE_X1Y7           FDRE                                         r  mux_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.100ns (30.242%)  route 0.231ns (69.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  mux_result_reg[3]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mux_result_reg[3]/Q
                         net (fo=1, routed)           0.231     0.331    mux_result_reg_n_0_[3]
    SLICE_X1Y13          FDRE                                         r  output_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qui_var_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.195ns (54.817%)  route 0.161ns (45.183%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  a_reg[3]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  a_reg[3]/Q
                         net (fo=21, routed)          0.161     0.261    p_1_in12_in
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.028     0.289 r  qui_var_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     0.289    qui_var_reg[0]_i_6_n_0
    SLICE_X0Y7           MUXF7 (Prop_muxf7_I0_O)      0.050     0.339 r  qui_var_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     0.339    qui_var_reg[0]_i_3_n_0
    SLICE_X0Y7           MUXF8 (Prop_muxf8_I1_O)      0.017     0.356 r  qui_var_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    qui_var_reg[0]_i_1_n_0
    SLICE_X0Y7           LDCE                                         r  qui_var_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_valid
                            (input port)
  Destination:            start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.073ns (20.566%)  route 0.284ns (79.434%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  in_valid (IN)
                         net (fo=0)                   0.000     0.000    in_valid
    T19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  in_valid_IBUF_inst/O
                         net (fo=12, routed)          0.284     0.357    in_valid_IBUF
    SLICE_X0Y11          FDRE                                         r  start_reg/D
  -------------------------------------------------------------------    -------------------





