[2025-09-17 19:01:41] START suite=cs trace=nutch_phase2_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2744987 heartbeat IPC: 3.643 cumulative IPC: 3.643 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5131848 heartbeat IPC: 4.19 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5131848 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5131848 cumulative IPC: 3.897 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14207931 heartbeat IPC: 1.102 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 30695892 heartbeat IPC: 0.6065 cumulative IPC: 0.7823 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 58844543 heartbeat IPC: 0.3553 cumulative IPC: 0.5585 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 79919949 heartbeat IPC: 0.4745 cumulative IPC: 0.5348 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 104579955 heartbeat IPC: 0.4055 cumulative IPC: 0.5028 (Simulation time: 00 hr 10 min 52 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 113165133 heartbeat IPC: 1.165 cumulative IPC: 0.5554 (Simulation time: 00 hr 11 min 52 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 121174924 heartbeat IPC: 1.248 cumulative IPC: 0.6032 (Simulation time: 00 hr 12 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 130970394 heartbeat IPC: 1.021 cumulative IPC: 0.6357 (Simulation time: 00 hr 14 min 24 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 137161707 heartbeat IPC: 1.615 cumulative IPC: 0.6817 (Simulation time: 00 hr 15 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 148827772 cumulative IPC: 0.6719 (Simulation time: 00 hr 16 min 54 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 148827772 cumulative IPC: 0.6719 (Simulation time: 00 hr 16 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6719 instructions: 100000000 cycles: 148827772
CPU 0 Branch Prediction Accuracy: 98.28% MPKI: 0.194 Average ROB Occupancy at Mispredict: 3618
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00276
BRANCH_INDIRECT: 0.1851
BRANCH_CONDITIONAL: 0.0061
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 15179058
LQ_STALL: 906804
SQ_STALL: 95042


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 296.9896
REPLAY_LOAD: 158.73035
NON_REPLAY_LOAD: 21.171108

== Total ==
ADDR_TRANS: 2281771
REPLAY_LOAD: 2138574
NON_REPLAY_LOAD: 10758713

== Counts ==
ADDR_TRANS: 7683
REPLAY_LOAD: 13473
NON_REPLAY_LOAD: 508179

cpu0->cpu0_STLB TOTAL        ACCESS:     248472 HIT:     206710 MISS:      41762 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     248472 HIT:     206710 MISS:      41762 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 288.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3683327 HIT:    1584180 MISS:    2099147 MSHR_MERGE:     625084
cpu0->cpu0_L2C LOAD         ACCESS:     958117 HIT:     426283 MISS:     531834 MSHR_MERGE:      89586
cpu0->cpu0_L2C RFO          ACCESS:     119782 HIT:       3770 MISS:     116012 MSHR_MERGE:          6
cpu0->cpu0_L2C PREFETCH     ACCESS:    2140300 HIT:     753934 MISS:    1386366 MSHR_MERGE:     535492
cpu0->cpu0_L2C WRITE        ACCESS:     399235 HIT:     399167 MISS:         68 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65893 HIT:       1026 MISS:      64867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1696809 ISSUED:    1696809 USEFUL:     596122 USELESS:      77286
cpu0->cpu0_L2C AVERAGE MISS LATENCY: -4.044e+08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8458465 HIT:    8455264 MISS:       3201 MSHR_MERGE:       1051
cpu0->cpu0_L1I LOAD         ACCESS:    8458465 HIT:    8455264 MISS:       3201 MSHR_MERGE:       1051
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 159.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20804028 HIT:   18278976 MISS:    2525052 MSHR_MERGE:     939635
cpu0->cpu0_L1D LOAD         ACCESS:   15518114 HIT:   13970287 MISS:    1547827 MSHR_MERGE:     591859
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2225730 HIT:    1554660 MISS:     671070 MSHR_MERGE:     227300
cpu0->cpu0_L1D WRITE        ACCESS:    2976161 HIT:    2737133 MISS:     239028 MSHR_MERGE:     119242
cpu0->cpu0_L1D TRANSLATION  ACCESS:      84023 HIT:      16896 MISS:      67127 MSHR_MERGE:       1234
cpu0->cpu0_L1D PREFETCH REQUESTED:    2337392 ISSUED:    2225722 USEFUL:     384095 USELESS:      38804
cpu0->cpu0_L1D AVERAGE MISS LATENCY: -2.379e+08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6735758 HIT:    6734449 MISS:       1309 MSHR_MERGE:        775
cpu0->cpu0_ITLB LOAD         ACCESS:    6735758 HIT:    6734449 MISS:       1309 MSHR_MERGE:        775
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 330.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18210796 HIT:   17829615 MISS:     381181 MSHR_MERGE:     133243
cpu0->cpu0_DTLB LOAD         ACCESS:   18210796 HIT:   17829615 MISS:     381181 MSHR_MERGE:     133243
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 52.5 cycles
cpu0->LLC TOTAL        ACCESS:    1869540 HIT:     514675 MISS:    1354865 MSHR_MERGE:      12624
cpu0->LLC LOAD         ACCESS:     442248 HIT:      72446 MISS:     369802 MSHR_MERGE:       1355
cpu0->LLC RFO          ACCESS:     116006 HIT:        344 MISS:     115662 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     850873 HIT:      40169 MISS:     810704 MSHR_MERGE:      11269
cpu0->LLC WRITE        ACCESS:     395546 HIT:     395478 MISS:         68 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      64867 HIT:       6238 MISS:      58629 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: -5.297e+08 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     171434
  ROW_BUFFER_MISS:    1170737
  AVG DBUS CONGESTED CYCLE: 4.63
Channel 0 WQ ROW_BUFFER_HIT:      62594
  ROW_BUFFER_MISS:     332584
  FULL:          0
Channel 0 REFRESHES ISSUED:      12402

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40107        57146        49346       103338
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13           48          714        30564
  STLB miss resolved @ L2C                0            4           85          190         1084
  STLB miss resolved @ LLC                0           23          167         1310         4784
  STLB miss resolved @ MEM                0           38          844         6654        50410

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                414           26            1            2          248
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            1            2            3           84
  STLB miss resolved @ L2C                1            0            3            1           28
  STLB miss resolved @ LLC                4            1            1            0           22
  STLB miss resolved @ MEM               65            4            2            7          773
[2025-09-17 19:18:36] END   suite=cs trace=nutch_phase2_core0 (rc=0)
