V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=C:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-full-stm32f4\
A -mlittle-endian
A -mfloat-abi=hard
A -mcpu=cortex-m4
A -mfpu=fpv4-sp-d16
A -mthumb
A -gnata
A -fcallgraph-info=su
A -fcallgraph-info=su
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
A -ffunction-sections
A -fdata-sections
P DB ZX

RN
RV NO_DIRECT_BOOLEAN_OPERATORS
RV NO_EXCEPTIONS
RV NO_IMPLICIT_CONDITIONALS
RV NO_STANDARD_STORAGE_POOLS
RV NO_DEFAULT_INITIALIZATION
RV NO_DYNAMIC_SIZED_OBJECTS
RV NO_IMPLEMENTATION_ATTRIBUTES
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_IMPLEMENTATION_RESTRICTIONS
RV NO_IMPLICIT_LOOPS
RR NO_ELABORATION_CODE
RV SPARK_05

U stm32.timers%b	stm32-timers.adb	22ac8dee NE OO PK IU
Z ada.exceptions%s	a-except.adb		a-except.ali
Z interfaces%s		interfac.ads		interfac.ali
W stm32%s		stm32.ads		stm32.ali
Z system%s		system.ads		system.ali
Z system.assertions%s	s-assert.adb		s-assert.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

U stm32.timers%s	stm32-timers.ads	3f12bd0c NE OO PK IU
W stm32%s		stm32.ads		stm32.ali
W stm32_svd%s		stm32_svd.ads		stm32_svd.ali
W system%s		system.ads		system.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

D ada.ads		20180524194940 76789da1 ada%s
D a-except.ads		20180524194940 291912d5 ada.exceptions%s
D a-unccon.ads		20180524194940 0e9b276f ada.unchecked_conversion%s
D hal.ads		20190116062806 2b42c80e hal%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D stm32.ads		20190116062804 698e2c3b stm32%s
D stm32-timers.ads	20190116062804 63c500b2 stm32.timers%s
D stm32-timers.adb	20190116062804 41698d5c stm32.timers%b
D stm32_svd.ads		20190116062804 eeda8404 stm32_svd%s
D system.ads		20180524194940 db831581 system%s
D s-assert.ads		20180524194940 cd8d2c94 system.assertions%s
D s-parame.ads		20180524194940 d106111e system.parameters%s
D s-stalib.ads		20180524194940 09bd3940 system.standard_library%s
D s-traent.ads		20180524194940 005bf670 system.traceback_entries%s
D s-unstyp.ads		20180524194940 34867c83 system.unsigned_types%s
X 4 hal.ads
37M9*Bit 7|764r39 765r39 1157r51 1169r51 1201r36 1378r15 1380r15 1411r39
. 1412r39 8|1413r39 1414r39
39M9*UInt2 7|1453r19
41M9*UInt3 7|1433r22 1435r22
43M9*UInt4 7|1451r19 1455r19
47M9*UInt6 7|1132r31
53M9*UInt8<5|63M9> 7|719r23 767r39 1414r39 8|119r23 1416r39
66M9*UInt16<5|66M9> 7|67r19 70r37 74r57 90r36 135r23 141r37 151r21 155r53
. 530r17 692r14 715r23 722r37 1156r51 1194r36 1333r21 1406r39 1432r22 1450r19
. 1483r28 1486r28 1487r28 8|50r19 64r23 115r23 213r57 390r21 442r53 1128r17
. 1160r14 1163r14
97M9*UInt32<5|74M9> 7|68r19 70r29 75r44 77r57 82r51 88r60 90r28 93r54 136r23
. 141r29 509r18 522r20 684r14 716r23 722r29 731r34 1400r63 1478r28 1479r28
. 1480r28 1484r28 1488r28 1489r28 1493r28 8|51r19 65r23 116r23 126r19 215r23
. 222r57 231r51 240r60 249r54 519r18 680r18 708r34 1009r19 1113r20 1131r32
. 1147r14
X 5 interfac.ads
63M9*Unsigned_8
66M9*Unsigned_16
74M9*Unsigned_32
X 6 stm32.ads
39K9*STM32 48e10 7|50r9 1519r5 8|42r14 1538r5
X 7 stm32-timers.ads
50K15*Timers 6|39k9 7|1131E9 1519l11 1519e17 8|42b20 1538l11 1538t17
52R9*Timer 54r36 57r37 60r29 66r26 74r41 77r41 82r37 88r44 93r40 99r22 105r44
. 124r22 129r14 134r30 150r28 155r39 158r21 164r23 168r21 174r21 205r23 217r24
. 228r23 238r23 246r16 276r23 313r14 322r21 353r23 365r23 377r16 430r29 435r21
. 438r21 449r24 456r24 463r14 467r24 474r24 481r14 505r25 520r27 528r24 539r17
. 548r33 559r25 568r24 577r24 586r24 595r24 604r25 611r25 619r40 641r26 654r26
. 668r24 677r17 682r17 690r17 700r48 705r49 711r41 714r30 727r41 743r55 746r56
. 749r48 752r50 760r46 787r23 802r23 820r21 824r54 827r55 841r26 854r21 861r23
. 869r25 876r26 883r26 899r29 906r21 910r21 920r23 931r23 944r23 955r33 960r36
. 965r39 975r41 979r47 990r48 1001r43 1010r48 1021r48 1030r48 1034r42 1044r41
. 1053r35 1064r42 1075r48 1084r52 1091r14 1122r14 1361r28 1474c9 1495e15
. 1497r8 8|49r26 63r30 81r22 93r22 104r44 114r30 134r36 143r29 152r40 173r37
. 184r48 193r49 204r41 213r41 222r41 231r37 240r44 249r40 259r23 271r24 285r23
. 297r23 315r16 327r28 336r42 352r23 364r23 376r16 389r28 403r29 417r21 430r21
. 442r39 452r21 464r23 476r21 488r21 500r14 516r23 530r23 542r21 553r54 562r55
. 572r26 588r23 601r25 633r26 649r26 664r23 676r25 704r41 753r33 796r24 833r17
. 865r24 907r24 940r24 973r24 1006r24 1024r25 1037r25 1050r24 1062r17 1075r24
. 1087r24 1099r14 1111r27 1126r24 1145r17 1158r17 1171r28 1215r24 1248r17
. 1280r26 1319r26 1372r55 1381r56 1390r48 1399r50 1409r46 1433r23 1445r23
. 1457r23 1469r29 1521r21 1532r21
54U14*Enable 54=22 8|134b14 137l8 137t14
54r22 This{52R9} 55r28 8|134b22 136m7
57U14*Disable 57=23 8|173b14 178l8 178t15
57r23 This{52R9} 58r43 58r67 8|173b23 175r30 176m10
60V13*Enabled{boolean} 55s19 58s58 60>22 176s46 8|143b13 146l8 146t15
60r22 This{52R9} 8|143b22 145r14
65U14*Configure 66=7 67>7 68>7 8|48b14 56l8 56t17
66r7 This{52R9} 70r74 71r35 72r36 8|49b7 54m7 55m7
67m7 Prescaler{4|66M9} 71r43 8|50b7 55r25
68m7 Period{4|97M9} 70r20 72r44 8|51b7 54r19
74U14*Set_Counter 74=27 74>49 8|213b14 216l8 216t19
74r27 This{52R9} 75r36 8|213b27 215m7
74m49 Value{4|66M9} 75r52 8|213b49 215r31
77U14*Set_Counter 77=27 77>49 8|222b14 225l8 225t19
77r27 This{52R9} 79r35 80r33 8|222b27 224m7
77m49 Value{4|97M9} 80r41 8|222b49 224r23
82V13*Current_Counter{4|97M9} 75s19 80s16 82>30 8|231b13 234l8 234t23
82r30 This{52R9} 8|231b30 233r14
88U14*Set_Autoreload 88=30 88>52 8|240b14 243l8 243t22
88r30 This{52R9} 90r73 91r36 8|240b30 242m7
88m52 Value{4|97M9} 90r20 91r44 8|240b52 242r19
93V13*Current_Autoreload{4|97M9} 72s16 91s16 93>33 145s16 724s16 8|249b13
. 252l8 252t26
93r33 This{52R9} 8|249b33 251r14
96E9*Timer_Clock_Divisor 96e50 100r15 105r58 137r23 717r23 1133r31 8|66r23
. 94r15 104r58 117r23
96n33*Div1{96E9}
96n39*Div2{96E9}
96n45*Div4{96E9}
98U14*Set_Clock_Division 99=7 100>7 8|92b14 98l8 98t26
99r7 This{52R9} 102r33 103r40 8|93b7 97m7
100e7 Value{96E9} 103r48 8|94b7 97r34
105V13*Current_Clock_Division{96E9} 103s16 105>37 143s16 8|104b13 107l8 107t30
105r37 This{52R9} 8|104b37 106r14
107E9*Timer_Counter_Alignment_Mode 108e67 116r8 125r15 130r14 138r23 718r23
. 1135r31 8|67r23 82r15 118r23 501r14
108n7*Up{107E9} 117r7 8|505r17
108n11*Down{107E9} 118r7
108n17*Center_Aligned1{107E9} 119r7
108n34*Center_Aligned2{107E9} 120r7
108n51*Center_Aligned3{107E9} 121r7
123U14*Set_Counter_Mode 124=7 125>7 8|80b14 86l8 86t24
124r7 This{52R9} 126r41 8|81b7 85m7
125e7 Value{107E9} 126r49 8|82b7 85r32
128V13*Current_Counter_Mode{107E9} 126s19 129>7 144s16 8|499b13 509l8 509t28
129r7 This{52R9} 8|500b7 504r23 507r17
133U14*Configure 134=7 135>7 136>7 137>7 138>7 8|62b14 74l8 74t17
134r7 This{52R9} 140r33 141r74 142r35 143r40 144r38 145r36 8|63b7 70m7 71m7
. 72m7 73m7
135m7 Prescaler{4|66M9} 142r43 8|64b7 71r25
136m7 Period{4|97M9} 141r20 145r44 8|65b7 70r19
137e7 Clock_Divisor{96E9} 143r48 8|66b7 72r34
138e7 Counter_Mode{107E9} 144r46 8|67b7 73r32
147E9*Timer_Prescaler_Reload_Mode 147e59 152r21 8|391r21
147n41*Update{147E9}
147n49*Immediate{147E9} 8|127r19
149U14*Configure_Prescaler 150=7 151>7 152>7 8|388b14 396l8 396t27
150r7 This{52R9} 153r38 8|389b7 394m7 395m7
151m7 Prescaler{4|66M9} 153r46 8|390b7 394r25
152e7 Reload_Mode{147E9} 8|391b7 395r19
155V13*Current_Prescaler{4|66M9} 71s16 142s16 153s19 155>32 723s16 8|442b13
. 445l8 445t25
155r32 This{52R9} 8|442b32 444r14
157U14*Set_UpdateDisable 158=7 159>7 8|451b14 457l8 457t25
158r7 This{52R9} 8|452b7 456m7
159b7 To{boolean} 8|453b7 456r34
161E9*Timer_Update_Source 161e49 165r16 8|465r16
161n33*Global{161E9} 8|468r51
161n41*Regular{161E9}
163U14*Set_UpdateRequest 164=7 165>7 8|463b14 469l8 469t25
164r7 This{52R9} 8|464b7 468m7
165e7 Source{161E9} 8|465b7 468r41
167U14*Set_Autoreload_Preload 168=7 169>7 8|487b14 493l8 493t30
168r7 This{52R9} 8|488b7 492m7
169b7 To{boolean} 8|489b7 492r24
171E9*Timer_One_Pulse_Mode 171e53 175r14 1136r31 8|477r14
171n34*Repetitive{171E9}
171n46*Single{171E9} 176r30
173U14*Select_One_Pulse_Mode 174=7 175>7 8|475b14 481l8 481t29
174r7 This{52R9} 176r55 8|476b7 480m7
175e7 Mode{171E9} 176r23 8|477b7 480r34
184E9*Timer_Interrupt 192e29 194r8 206r16 214r62 229r16 239r16 247r16 8|260r16
. 286r16 298r16 316r16
185n7*Timer_Update_Interrupt{184E9} 195r7 209r47 222r49 232r47 241r45 250r45
186n7*Timer_CC1_Interrupt{184E9} 196r7
187n7*Timer_CC2_Interrupt{184E9} 197r7
188n7*Timer_CC3_Interrupt{184E9} 198r7
189n7*Timer_CC4_Interrupt{184E9} 199r7
190n7*Timer_COM_Interrupt{184E9} 200r7 210r24 223r26 233r24 242r22 251r22
191n7*Timer_Trigger_Interrupt{184E9} 201r7
192n7*Timer_Break_Interrupt{184E9} 202r7 210r46 223r48 233r46 242r44 251r44
204U14*Enable_Interrupt 205=7 206>7 8|258b14 264l8 264t24
205r7 This{52R9} 209r27 211r34 212r35 8|259b7 263m7 263r20
206e7 Source{184E9} 209r38 210r14 212r41 8|260b7 263r33
214A9*Timer_Interrupt_List(184E9)<integer> 218r17 8|272r17
216U14*Enable_Interrupt 217=7 218>7 8|270b14 278l8 278t24
217r7 This{52R9} 222r29 224r36 225r65 8|271b7 276m10 276r23
218a7 Sources{214A9} 221r29 225r35 8|272b7 275r21
221e19 Source=221:29{184E9} 222r40 223r16
225e25 Source=225:35{184E9} 225r71
227U14*Disable_Interrupt 228=7 229>7 8|284b14 290l8 290t25
228r7 This{52R9} 232r27 234r34 235r39 8|285b7 289m7 289r20
229e7 Source{184E9} 232r38 233r14 235r45 8|286b7 289r38
237U14*Clear_Pending_Interrupt 238=7 239>7 8|296b14 308l8 308t31
238r7 This{52R9} 241r25 243r32 8|297b7 301m7
239e7 Source{184E9} 241r36 242r12 8|298b7 301r22
245V13*Interrupt_Enabled{boolean} 212s16 225s46 235s20 246>7 247>7 8|314b13
. 321l8 321t25
246r7 This{52R9} 250r25 252r32 8|315b7 320r15
247e7 Source{184E9} 250r36 251r12 8|316b7 320r29 320r48
254E9*Timer_Event_Source 262e26 264r8 277r16 8|517r16
255n7*Event_Source_Update{254E9} 265r7 280r47
256n7*Event_Source_CC1{254E9} 266r7
257n7*Event_Source_CC2{254E9} 267r7
258n7*Event_Source_CC3{254E9} 268r7
259n7*Event_Source_CC4{254E9} 269r7
260n7*Event_Source_COM{254E9} 270r7 281r24
261n7*Event_Source_Trigger{254E9} 271r7
262n7*Event_Source_Break{254E9} 272r7 281r43
275U14*Generate_Event 276=7 277>7 8|515b14 523l8 523t22
276r7 This{52R9} 280r27 282r34 8|516b7 519r28 522m7
277e7 Source{254E9} 280r38 281r14 8|517b7 521r31
284E9*Timer_Status_Flag 296e29 298r8 314r14 323r14 8|327r43 336r57
285n7*Timer_Update_Indicated{284E9} 299r7 317r43 326r45
286n7*Timer_CC1_Indicated{284E9} 300r7
287n7*Timer_CC2_Indicated{284E9} 301r7
288n7*Timer_CC3_Indicated{284E9} 302r7
289n7*Timer_CC4_Indicated{284E9} 303r7
290n7*Timer_COM_Indicated{284E9} 304r7 318r20 327r22
291n7*Timer_Trigger_Indicated{284E9} 305r7
292n7*Timer_Break_Indicated{284E9} 306r7 318r42 327r44
293n7*Timer_CC1OF_Indicated{284E9} 307r7
294n7*Timer_CC2OF_Indicated{284E9} 308r7
295n7*Timer_CC3OF_Indicated{284E9} 309r7
296n7*Timer_CC4OF_Indicated{284E9} 310r7
312V13*Status{boolean} 313>7 314>7 330s14 8|327b13 330l8 330t14
313r7 This{52R9} 317r25 319r32 8|327b21 329r15
314e7 Flag{284E9} 317r36 318r12 8|327b36 329r27 329r44
321U14*Clear_Status 322=7 323>7 8|336b14 345l8 345t20
322r7 This{52R9} 326r27 328r34 330r22 8|336b28 338m7
323e7 Flag{284E9} 326r38 327r14 330r28 8|336b50 338r22
332E9*Timer_DMA_Source 339e25 341r8 354r16 366r16 378r16 8|353r16 365r16
. 377r16
333n7*Timer_DMA_Update{332E9} 342r7 357r48 369r48 382r48
334n7*Timer_DMA_CC1{332E9} 343r7
335n7*Timer_DMA_CC2{332E9} 344r7
336n7*Timer_DMA_CC3{332E9} 345r7
337n7*Timer_DMA_CC4{332E9} 346r7
338n7*Timer_DMA_COM{332E9} 347r7 358r27 370r27 383r27
339n7*Timer_DMA_Trigger{332E9} 348r7 358r43 370r43 383r43
352U14*Enable_DMA_Source 353=7 354>7 8|351b14 357l8 357t25
353r7 This{52R9} 357r28 359r43 360r33 362r30 8|352b7 356m7 356r20
354e7 Source{332E9} 357r39 358r17 362r36 8|353b7 356r33
364U14*Disable_DMA_Source 365=7 366>7 8|363b14 369l8 369t26
365r7 This{52R9} 369r28 371r43 372r33 374r34 8|364b7 368m7 368r20
366e7 Source{332E9} 369r39 370r17 374r40 8|365b7 368r38
376V13*DMA_Source_Enabled{boolean} 362s10 374s14 377>7 378>7 8|375b13 382l8
. 382t26
377r7 This{52R9} 382r28 384r43 385r33 8|376b7 381r15
378e7 Source{332E9} 382r39 383r17 8|377b7 381r29 381r48
387E9*Timer_DMA_Burst_Length 405e27 432r22 1434r22 8|405r22
388n7*DMA_Burst_Length_1{387E9}
389n7*DMA_Burst_Length_2{387E9}
390n7*DMA_Burst_Length_3{387E9}
391n7*DMA_Burst_Length_4{387E9}
392n7*DMA_Burst_Length_5{387E9}
393n7*DMA_Burst_Length_6{387E9}
394n7*DMA_Burst_Length_7{387E9}
395n7*DMA_Burst_Length_8{387E9}
396n7*DMA_Burst_Length_9{387E9}
397n7*DMA_Burst_Length_10{387E9}
398n7*DMA_Burst_Length_11{387E9}
399n7*DMA_Burst_Length_12{387E9}
400n7*DMA_Burst_Length_13{387E9}
401n7*DMA_Burst_Length_14{387E9}
402n7*DMA_Burst_Length_15{387E9}
403n7*DMA_Burst_Length_16{387E9}
404n7*DMA_Burst_Length_17{387E9}
405n7*DMA_Burst_Length_18{387E9}
407E9*Timer_DMA_Base_Address 427e19 431r22 1436r22 8|404r22
408n7*DMA_Base_CR1{407E9}
409n7*DMA_Base_CR2{407E9}
410n7*DMA_Base_SMCR{407E9}
411n7*DMA_Base_DIER{407E9}
412n7*DMA_Base_SR{407E9}
413n7*DMA_Base_EGR{407E9}
414n7*DMA_Base_CCMR1{407E9}
415n7*DMA_Base_CCMR2{407E9}
416n7*DMA_Base_CCER{407E9}
417n7*DMA_Base_CNT{407E9}
418n7*DMA_Base_PSC{407E9}
419n7*DMA_Base_ARR{407E9}
420n7*DMA_Base_RCR{407E9}
421n7*DMA_Base_CCR1{407E9}
422n7*DMA_Base_CCR2{407E9}
423n7*DMA_Base_CCR3{407E9}
424n7*DMA_Base_CCR4{407E9}
425n7*DMA_Base_BDTR{407E9}
426n7*DMA_Base_DCR{407E9}
427n7*DMA_Base_OR{407E9}
429U14*Configure_DMA 430=7 431>7 432>7 8|402b14 410l8 410t21
430r7 This{52R9} 8|403b7 408m7 409m7
431e7 Base_Address{407E9} 8|404b7 408r32
432e7 Burst_Length{387E9} 8|405b7 409r32
434U14*Enable_Capture_Compare_DMA 435=7 8|416b14 423l8 423t34
435r7 This{52R9} 8|417b7 422m7
437U14*Disable_Capture_Compare_DMA 438=7 8|429b14 436l8 436t35
438r7 This{52R9} 8|430b7 435m7
446E9*Timer_Channel 446e70 450r17 457r17 463r32 468r17 475r17 481r32 506r18
. 521r20 529r17 540r17 549r26 560r18 569r17 578r17 587r17 596r17 605r18 612r18
. 642r19 655r19 669r17 678r17 683r17 691r17 728r34 1035r42 1091r32 1122r32
. 1362r21 1390r29 1400r45 8|677r18 705r34 754r26 797r17 834r17 866r17 908r17
. 941r17 974r17 1007r17 1014r38 1025r18 1038r18 1051r17 1063r17 1076r17 1088r17
. 1099r32 1112r20 1127r17 1146r17 1159r17 1172r21 1216r17 1249r17 1281r19
. 1320r19
446n27*Channel_1{446E9} 662r27 1038r21 1103r19 1106r18 1109r18 1112r19 1115r18
. 1118r18 1127r19 8|154r16 618r13 725r15 766r15 805r15 842r15 874r15 916r15
. 949r15 982r15 1191r15 1224r15 1257r15 1343r20 1345r19 1358r35 1479r25 1493r24
. 1494r24 1496r24 1497r24 1499r24 1500r24
446n38*Channel_2{446E9} 662r39 1039r21 1103r31 1112r31 1127r31 8|610r13 729r15
. 769r15 808r15 845r15 877r15 919r15 952r15 985r15 1194r15 1227r15 1260r15
. 1348r35 1355r19 1486r25 1505r24 1506r24 1508r24 1509r24 1511r24 1512r24
446n49*Channel_3{446E9} 1040r21 1127r43 8|154r29 733r15 772r15 811r15 848r15
. 880r15 922r15 955r15 988r15 1197r15 1230r15 1263r15
446n60*Channel_4{446E9} 1041r21 8|163r21 737r15 775r15 814r15 851r15 883r15
. 925r15 958r15 991r15 1200r15 1233r15 1266r15
448U14*Enable_Channel 449=7 450>7 8|1005b14 1017l8 1017t22 1365s7
449r7 This{52R9} 452r33 453r33 8|1006b7 1009r29 1011m7 1011r7 1016m7
450e7 Channel{446E9} 453r39 8|1007b7 1011r18 1014r57
455U14*Disable_Channel 456=7 457>7 8|1049b14 1055l8 1055t23 1329s7
456r7 This{52R9} 459r33 460r37 8|1050b7 1054m7 1054r7
457e7 Channel{446E9} 460r43 8|1051b7 1054r18
462V13*Channel_Enabled{boolean} 453s16 460s20 463>7 463>22 516s24 517s28
. 650s16 663s16 740s24 741s28 1365s22 8|1061b13 1068l8 1068t23
463r7 This{52R9} 8|1062b7 1067r14
463e22 Channel{446E9} 8|1063b7 1067r25
466U14*Enable_Complementary_Channel 467=7 468>7 8|1074b14 1080l8 1080t36
467r7 This{52R9} 470r49 471r47 8|1075b7 1079m7 1079r7
468e7 Channel{446E9} 470r55 471r53 8|1076b7 1079r18
473U14*Disable_Complementary_Channel 474=7 475>7 8|1086b14 1092l8 1092t37
474r7 This{52R9} 477r49 478r51 8|1087b7 1091m7 1091r7
475e7 Channel{446E9} 477r55 478r57 8|1088b7 1091r18
480V13*Complementary_Channel_Enabled{boolean} 471s16 478s20 481>7 481>22
. 8|1098b13 1104l8 1104t37
481r7 This{52R9} 483r51 8|1099b7 1103r14
481e22 Channel{446E9} 483r57 8|1099b22 1103r25
485X4*Timer_Channel_Access_Error 565r29 574r29 583r29 592r29 601r29 8|821r16
. 890r16
489E9*Timer_Output_Compare_And_PWM_Mode 497e12 507r18 550r26 561r18 729r34
. 1237r27 8|678r18 706r34 755r26 798r17
490n7*Frozen{489E9}
491n7*Active{489E9}
492n7*Inactive{489E9}
493n7*Toggle{489E9}
494n7*Force_Inactive{489E9} 8|896r65
495n7*Force_Active{489E9} 8|894r65
496n7*PWM1{489E9}
497n7*PWM2{489E9}
500E9*Timer_Capture_Compare_State 500e57 508r18 730r34 733r34 735r34 1158r51
. 1159r51 1160r51 1161r51 1162r51 1163r51 1164r51 1377r15 1379r15 8|679r18
. 707r34 710r34 712r34
500n41*Disable{500E9} 8|685r35 716r35 1054r35 1091r36 1290r35
500n50*Enable{500E9} 515r28 739r28 8|155r34 155r66 163r39 1011r35 1067r41
. 1079r36 1103r42 1311r35
502E9*Timer_Output_Compare_Polarity 502e53 510r18 606r18 613r18 732r34 734r34
. 8|681r18 709r34 711r34 1026r18 1039r18
502n43*High{502E9}
502n49*Low{502E9}
504U14*Configure_Channel_Output 505=7 506>7 507>7 508>7 509>7 510>7 8|675b14
. 697l8 697t32
505r7 This{52R9} 512r35 513r51 514r45 516r41 517r45 8|676b7 685m7 685r7 687m32
. 689m7 689r7 690m7 690r7 692m7
506e7 Channel{446E9} 512r41 513r57 516r47 517r51 8|677b7 685r18 687r38 689r18
. 690r18 692r20
507e7 Mode{489E9} 8|678b7 687r47
508e7 State{500E9} 515r20 8|679b7 689r35
509m7 Pulse{4|97M9} 514r56 8|680b7 692r32
510e7 Polarity{502E9} 8|681b7 690r35
519U14*Set_Compare_Value 520=7 521>7 522>7 8|1110b14 1119l8 1119t25
520r7 This{52R9} 524r37 525r39 8|1111b7 1116m7
521e7 Channel{446E9} 525r45 8|1112b7 1116r20
522m7 Word_Value{4|97M9} 525r56 8|1113b7 1116r32
527U14*Set_Compare_Value 528=7 529>7 530>7 8|1125b14 1138l8 1138t25
528r7 This{52R9} 532r35 533r39 8|1126b7 1131m7
529e7 Channel{446E9} 532r41 533r45 8|1127b7 1131r20
530m7 Value{4|66M9} 533r56 8|1128b7 1131r40
535E9*Timer_Capture_Compare_Modes 536e43 541r14 631r45 1278r39 8|835r14
536n7*Output{535E9} 556r63 564r67 573r67 582r67 591r67 600r67 673r64 1278r70
. 1283r18 8|786r47 820r62 889r62
536n15*Direct_TI{535E9} 632r12 1281r18 8|612r13 620r13 1182r15 1183r43 1338r32
. 1480r25 1487r25
536n26*Indirect_TI{535E9} 8|1184r15 1185r43 1337r22 1340r32
536n39*TRC{535E9} 632r25 1281r31 8|1186r15 1187r43
538V13*Current_Capture_Compare_Mode{535E9} 539>7 540>7 556s16 564s19 573s19
. 582s19 591s19 600s19 651s16 664s16 673s16 8|832b13 858l8 858t36
539r7 This{52R9} 8|833b7 855r15
540e7 Channel{446E9} 8|834b7 841r12
547U14*Set_Single_Output 548=7 549>7 550>7 551>7 552>7 553>7 8|752b14 789l8
. 789t25
548r7 This{52R9} 555r34 556r46 8|753b7 779r15 788m7
549e7 Channel{446E9} 555r40 556r52 8|754b7 765r12
550e7 Mode{489E9} 8|755b7 781r35
551b7 OC_Clear_Enabled{boolean} 8|756b7 784r42
552b7 Preload_Enabled{boolean} 8|757b7 783r44
553b7 Fast_Enabled{boolean} 8|758b7 782r41
558U14*Set_Output_Compare_Mode 559=7 560>7 561>7 8|687s7 718s7 795b14 826l8
. 826t31
559r7 This{52R9} 563r33 564r49 8|796b7 818r15 825m7
560e7 Channel{446E9} 564r55 8|797b7 804r12
561e7 Mode{489E9} 8|798b7 824r62
567U14*Set_Output_Preload_Enable 568=7 569>7 570>7 8|906b14 933l8 933t33
568r7 This{52R9} 572r34 573r49 8|907b7 929r15 932m7
569e7 Channel{446E9} 572r40 573r55 8|908b7 915r12
570b7 Enabled{boolean} 8|909b7 931r72
576U14*Set_Output_Fast_Enable 577=7 578>7 579>7 8|939b14 966l8 966t30
577r7 This{52R9} 581r34 582r49 8|940b7 962r15 965m7
578e7 Channel{446E9} 581r40 582r55 8|941b7 948r12
579b7 Enabled{boolean} 8|942b7 964r69
585U14*Set_Clear_Control 586=7 587>7 588>7 8|972b14 999l8 999t25
586r7 This{52R9} 590r34 591r49 8|973b7 995r15 998m7
587e7 Channel{446E9} 590r40 591r55 8|974b7 981r12
588b7 Enabled{boolean} 8|975b7 997r70
594U14*Set_Output_Forced_Action 595=7 596>7 597>7 8|864b14 900l8 900t32
595r7 This{52R9} 599r34 600r49 8|865b7 887r15 899m7
596e7 Channel{446E9} 599r40 600r55 8|866b7 873r12
597b7 Active{boolean} 8|867b7 893r10
603U14*Set_Output_Polarity 604=7 605>7 606>7 8|1023b14 1030l8 1030t27
604r7 This{52R9} 608r32 8|1024b7 1029m7 1029r7
605e7 Channel{446E9} 8|1025b7 1029r18
606e7 Polarity{502E9} 8|1026b7 1029r35
610U14*Set_Output_Complementary_Polarity 611=7 612>7 613>7 8|1036b14 1043l8
. 1043t41
611r7 This{52R9} 615r31 8|1037b7 1042m7 1042r7
612e7 Channel{446E9} 8|1038b7 1042r18
613e7 Polarity{502E9} 8|1039b7 1042r36
619V13*No_Outputs_Enabled{boolean} 58s23 619>33 708s20 8|152b13 167l8 167t26
. 175s10 195s10
619r33 This{52R9} 8|152b33 155r13 155r44 163r10
627M9*Timer_Input_Capture_Filter 646r19 659r19 872r18 1249r22 8|604r18 1285r19
. 1324r19
629E9*Timer_Input_Capture_Polarity 629e70 643r19 657r19 871r18 901r22 902r22
. 8|603r18 1282r19 1322r19 1326r28 1471r22 1472r22
629n42*Rising{629E9} 8|1300r15 1331r21 1334r31 1492r15 1504r15
629n50*Falling{629E9} 8|1303r15 1332r31 1495r15 1507r15
629n59*Both_Edges{629E9} 8|1306r15 1498r15 1510r15
631E12*Timer_Input_Capture_Selection{535E9} 644r19 656r19 1363r21 8|1173r21
. 1283r19 1321r19 1327r28
634E9*Timer_Input_Capture_Prescaler 638e12 645r19 658r19 670r17 679r14 1250r22
. 8|1217r17 1250r14 1284r19 1323r19
635n7*Div1{634E9} 8|613r13 621r13 1482r67 1489r67
636n7*Div2{634E9}
637n7*Div4{634E9}
638n7*Div8{634E9}
640U14*Configure_Channel_Input 641=7 642>7 643>7 644>7 645>7 646>7 8|608s10
. 616s10 1279b14 1312l8 1312t31 1344s10 1347s10 1354s10 1357s10
641r7 This{52R9} 648r35 649r52 650r33 651r46 8|1280b7 1290m7 1290r7 1294m27
. 1301m13 1301r13 1302m13 1302r13 1304m13 1304r13 1305m13 1305r13 1307m13
. 1307r13 1308m13 1308r13 1311m7 1311r7
642e7 Channel{446E9} 648r41 650r39 651r52 8|1281b7 1290r18 1295r25 1301r24
. 1302r24 1304r24 1305r24 1307r24 1308r24 1311r18
643e7 Polarity{629E9} 8|1282b7 1299r12
644e7 Selection{631E12} 651r63 8|1283b7 1296r25
645e7 Prescaler{634E9} 8|1284b7 1292r54
646m7 Filter{627M9} 649r20 8|1285b7 1292r30
653U14*Configure_Channel_Input_PWM 654=7 655>7 656>7 657>7 658>7 659>7 8|1318b14
. 1366l8 1366t35
654r7 This{52R9} 661r44 663r33 664r46 665r41 8|1319b7 1329m24 1345m13 1347m35
. 1355m13 1357m35 1365m23
655e7 Channel{446E9} 662r16 663r39 664r52 665r47 8|1320b7 1329r30 1343r10
. 1365r29
656e7 Selection{631E12} 664r63 8|1321b7 1337r10 1345r40 1355r40
657e7 Polarity{629E9} 8|1322b7 1331r10 1345r30 1355r30
658e7 Prescaler{634E9} 665r58 8|1323b7 1345r51 1351r35 1355r51 1361r35
659m7 Filter{627M9} 8|1324b7 1345r62 1352r35 1355r62 1362r35
667U14*Set_Input_Prescaler 668=7 669>7 670>7 8|1214b14 1241l8 1241t27
668r7 This{52R9} 672r33 673r46 674r41 8|1215b7 1237r15 1240m7
669e7 Channel{446E9} 673r52 674r47 8|1216b7 1223r12
670e7 Value{634E9} 674r58 8|1217b7 1239r67
676V13*Current_Input_Prescaler{634E9} 665s16 674s16 677>7 678>7 8|1247b13
. 1273l8 1273t31
677r7 This{52R9} 8|1248b7 1270r15
678e7 Channel{446E9} 8|1249b7 1256r12
681V13*Current_Capture_Value{4|97M9} 525s16 682>7 683>7 8|1144b13 1151l8
. 1151t29
682r7 This{52R9} 8|1145b7 1150r14
683e7 Channel{446E9} 8|1146b7 1150r27
689V13*Current_Capture_Value{4|66M9} 533s16 690>7 691>7 8|1157b13 1164l8
. 1164t29
690r7 This{52R9} 8|1158b7 1163r22
691e7 Channel{446E9} 8|1159b7 1163r35
700U14*Enable_Main_Output 700=34 8|184b14 187l8 187t26
700r34 This{52R9} 702r32 703r37 8|184b34 186m7
705U14*Disable_Main_Output 705=35 8|193b14 198l8 198t27
705r35 This{52R9} 707r32 708r40 709r44 8|193b35 195r30 196m10
711V13*Main_Output_Enabled{boolean} 703s16 709s23 711>34 8|204b13 207l8 207t27
711r34 This{52R9} 8|204b34 206r14
713U14*Configure 714=7 715>7 716>7 717>7 718>7 719>7 8|113b14 128l8 128t17
714r7 This{52R9} 721r32 722r74 723r35 724r36 8|114b7 122m7 123m7 124m7 125m7
. 126m7 127m7
715m7 Prescaler{4|66M9} 723r43 8|115b7 123r25
716m7 Period{4|97M9} 722r20 724r44 8|116b7 122r19
717e7 Clock_Divisor{96E9} 8|117b7 124r34
718e7 Counter_Mode{107E9} 8|118b7 125r32
719m7 Repetitions{4|53M9} 8|119b7 126r27
726U14*Configure_Channel_Output 727=7 728>7 729>7 730>7 731>7 732>7 733>7
. 734>7 735>7 8|703b14 746l8 746t32
727r7 This{52R9} 737r32 738r45 740r41 741r45 8|704b7 716m7 716r7 718m32 720m7
. 720r7 721m7 721r7 722m7 722r7 726m13 727m13 730m13 731m13 734m13 735m13
. 738m13 741m7
728e7 Channel{446E9} 740r47 741r51 8|705b7 716r18 718r38 720r18 721r18 722r18
. 724r12 741r20
729e7 Mode{489E9} 8|706b7 718r47
730e7 State{500E9} 739r20 8|707b7 720r35
731m7 Pulse{4|97M9} 738r56 8|708b7 741r32
732e7 Polarity{502E9} 8|709b7 722r35
733e7 Idle_State{500E9} 8|710b7 726r53 730r53 734r53 738r53
734e7 Complementary_Polarity{502E9} 8|711b7 721r36
735e7 Complementary_Idle_State{500E9} 8|712b7 728r15 732r15 736r15
743U14*Enable_CC_Preload_Control 743=41 8|1372b14 1375l8 1375t33
743r41 This{52R9} 744r34 8|1372b41 1374m7
746U14*Disable_CC_Preload_Control 746=42 8|1381b14 1384l8 1384t34
746r42 This{52R9} 747r34 8|1381b42 1383m7
749U14*Select_Commutation 749=34 8|1390b14 1393l8 1393t26
749r34 This{52R9} 750r34 8|1390b34 1392m7
752U14*Deselect_Commutation 752=36 8|1399b14 1402l8 1402t28
752r36 This{52R9} 753r34 8|1399b36 1401m7
755E9*Timer_Break_Polarity 755e44 762r39 1409r39 8|1411r39
755n34*Low{755E9}
755n39*High{755E9}
757E9*Timer_Lock_Level 757e61 766r39 1413r39 8|1415r39
757n30*Off{757E9}
757n35*Level_1{757E9}
757n44*Level_2{757E9}
757n53*Level_3{757E9}
759U14*Configure_BDTR 760=7 761>7 762>7 763>7 764>7 765>7 766>7 767>7 8|1408b14
. 1426l8 1426t22
760r7 This{52R9} 768r34 8|1409b7 1419m7 1420m7 1421m7 1422m7 1423m7 1424m7
. 1425m7
761b7 Automatic_Output_Enabled{boolean} 8|1410b7 1419r50
762e7 Break_Polarity{755E9} 8|1411b7 1420r50
763b7 Break_Enabled{boolean} 8|1412b7 1421r50
764m7 Off_State_Selection_Run_Mode{4|37M9} 8|1413b7 1422r50
765m7 Off_State_Selection_Idle_Mode{4|37M9} 8|1414b7 1423r50
766e7 Lock_Configuration{757E9} 8|1415b7 1424r50
767m7 Deadtime_Generator{4|53M9} 8|1416b7 1425r50
776E9*Timer_Trigger_Input_Source 784e30 788r16 857r45 865r43 1200r36 8|665r16
777n7*Internal_Trigger_0{776E9} 858r13
778n7*Internal_Trigger_1{776E9}
779n7*Internal_Trigger_2{776E9}
780n7*Internal_Trigger_3{776E9} 858r35
781n7*TI1_Edge_Detector{776E9} 866r13
782n7*Filtered_Timer_Input_1{776E9}
783n7*Filtered_Timer_Input_2{776E9} 866r34 8|607r19
784n7*External_Trigger_Input{776E9} 8|641r35
786U14*Select_Input_Trigger 787=7 788>7 8|592s7 624s7 641s7 663b14 669l8
. 669t28
787r7 This{52R9} 789r35 8|664b7 668m7
788e7 Source{776E9} 8|665b7 668r38
791E9*Timer_Trigger_Output_Source 799e14 803r16 1166r51 8|531r16
792n7*Reset{791E9}
793n7*Enable{791E9}
794n7*Update{791E9}
795n7*OC1{791E9}
796n7*OC1Ref{791E9}
797n7*OC2Ref{791E9}
798n7*OC3Ref{791E9}
799n7*OC4Ref{791E9}
801U14*Select_Output_Trigger 802=7 803>7 8|529b14 535l8 535t29
802r7 This{52R9} 804r45 8|530b7 534m7
803e7 Source{791E9} 8|531b7 534r41
806E9*Timer_Slave_Mode 817e18 821r14 896r6 1202r36 8|543r14
807n7*Disabled{806E9}
809n7*Encoder_Mode_TI1{806E9} 896r29
811n7*Encoder_Mode_TI2{806E9}
813n7*Encoder_Mode_TI1_TI2{806E9} 896r49
814n7*Reset{806E9}
815n7*Gated{806E9}
816n7*Trigger{806E9}
817n7*External_1{806E9} 8|593r32 625r32 640r32
819U14*Select_Slave_Mode 820=7 821>7 8|541b14 547l8 547t25 593s7 625s7 640s7
820r7 This{52R9} 822r40 8|542b7 546m7
821e7 Mode{806E9} 8|543b7 546r41
824U14*Enable_Master_Slave_Mode 824=40 8|553b14 556l8 556t32
824r40 This{52R9} 825r40 8|553b40 555m7
827U14*Disable_Master_Slave_Mode 827=41 855r15 8|562b14 565l8 565t33
827r41 This{52R9} 828r40 8|562b41 564m7
830E9*Timer_External_Trigger_Polarity 830e67 842r19 877r19 884r19 1195r36
. 8|573r19 634r19 650r19
830n45*Inverted{830E9}
830n55*Noninverted{830E9}
832E9*Timer_External_Trigger_Prescaler 836e12 843r19 878r19 885r19 1197r36
. 8|574r19 635r19 651r19
833n7*Off{832E9}
834n7*Div2{832E9}
835n7*Div4{832E9}
836n7*Div8{832E9}
838M9*Timer_External_Trigger_Filter 844r19 879r19 886r19 1198r36 8|575r19
. 636r19 652r19
840U14*Configure_External_Trigger 841=7 842>7 843>7 844>7 8|571b14 581l8
. 581t34 639s7 655s7
841r7 This{52R9} 845r46 8|572b7 578m7 579m7 580m7
842e7 Polarity{830E9} 8|573b7 578r46
843e7 Prescaler{832E9} 8|574b7 579r47
844m7 Filter{838M9} 8|575b7 580r44
853U14*Select_Internal_Clock=855:15
854r7 This{52R9}
857E12*Timer_Internal_Trigger_Source{776E9} 862r16 8|589r16
860U14*Configure_As_External_Clock 861=7 862>7 8|587b14 594l8 594t35
861r7 This{52R9} 863r46 8|588b7 592m29 593m26
862e7 Source{857E12} 8|589b7 592r35
865E12*Timer_External_Clock_Source{776E9} 870r18 8|602r18
868U14*Configure_As_External_Clock 869=7 870>7 871>7 872>7 8|600b14 626l8
. 626t35
869r7 This{52R9} 873r35 8|601b7 609m13 617m13 624m29 625m26
870e7 Source{865E12} 8|602b7 607r10 624r35
871e7 Polarity{629E9} 8|603b7 611r13 619r13
872m7 Filter{627M9} 8|604b7 614r13 622r13
875U14*Configure_External_Clock_Mode1 876=7 877>7 878>7 879>7 8|632b14 642l8
. 642t38
876r7 This{52R9} 880r46 8|633b7 639m35 640m26 641m29
877e7 Polarity{830E9} 8|634b7 639r41
878e7 Prescaler{832E9} 8|635b7 639r51
879m7 Filter{838M9} 8|636b7 639r62
882U14*Configure_External_Clock_Mode2 883=7 884>7 885>7 886>7 8|648b14 657l8
. 657t38
883r7 This{52R9} 887r46 8|649b7 655m35 656m7
884e7 Polarity{830E9} 8|650b7 655r41
885e7 Prescaler{832E9} 8|651b7 655r51
886m7 Filter{838M9} 8|652b7 655r62
895E12*Timer_Encoder_Mode{806E9} 900r22 8|1470r22
898U14*Configure_Encoder_Interface 899=7 900>7 901>7 902>7 8|1468b14 1514l8
. 1514t35
899r7 This{52R9} 903r46 8|1469b7 1475m7 1478m10 1485m10 1493m13 1493r13 1494m13
. 1494r13 1496m13 1496r13 1497m13 1497r13 1499m13 1499r13 1500m13 1500r13
. 1505m13 1505r13 1506m13 1506r13 1508m13 1508r13 1509m13 1509r13 1511m13
. 1511r13 1512m13 1512r13
900e7 Mode{895E12} 8|1470b7 1475r41
901e7 IC1_Polarity{629E9} 8|1471b7 1491r12
902e7 IC2_Polarity{629E9} 8|1472b7 1503r12
905U14*Enable_Hall_Sensor 906=7 8|1520b14 1525l8 1525t26
906r7 This{52R9} 907r41 8|1521b7 1524m7
909U14*Disable_Hall_Sensor 910=7 8|1531b14 1536l8 1536t27
910r7 This{52R9} 911r41 8|1532b7 1535m7
913E9*Timer_2_Remapping_Options 917e22 921r16 1452r19 8|1434r16
914n7*TIM2_TIM8_TRGO{913E9}
915n7*TIM2_ETH_PTP{913E9}
916n7*TIM2_USBFS_SOF{913E9}
917n7*TIM2_USBHS_SOF{913E9}
919U14*Configure_Timer_2_Remapping 920=7 921>7 8|1432b14 1438l8 1438t35
920r7 This{52R9} 922m18 922r18 8|1433b7 1437m7
921e7 Option{913E9} 8|1434b7 1437r32
924E9*Timer_5_Remapping_Options 928e16 932r16 1454r19 8|1446r16
925n7*TIM5_GPIO{924E9}
926n7*TIM5_LSI{924E9}
927n7*TIM5_LSE{924E9}
928n7*TIM5_RTC{924E9}
930U14*Configure_Timer_5_Remapping 931=7 932>7 8|1444b14 1450l8 1450t35
931r7 This{52R9} 933m18 933r18 8|1445b7 1449m7
932e7 Option{924E9} 8|1446b7 1449r31
935E9*Timer_11_Remapping_Options 937e17 939r8 945r16 1456r19 8|1458r16
936n7*TIM11_GPIO{935E9} 940r7
937n7*TIM11_HSE{935E9} 941r7
943U14*Configure_Timer_11_Remapping 944=7 945>7 8|1456b14 1462l8 1462t36
944r7 This{52R9} 946m18 946r18 8|1457b7 1461m7
945e7 Option{935E9} 8|1458b7 1461r31
955V13*Basic_Timer{boolean} 102s20 140s20 209s14 222s16 232s14 241s12 250s12
. 280s14 317s12 326s14 357s15 369s15 382s15 452s20 459s20 563s20 608s19 672s20
. 789s22 873s22 955>26 1038s40 8|504s10
955r26 This{52R9} 956r7 957r7
960V13*Advanced_Timer{boolean} 211s18 224s20 234s18 243s16 252s16 282s18
. 319s16 328s18 359s27 371s27 384s27 615s15 649s36 702s16 707s16 721s16 737s16
. 744s18 747s18 750s18 753s18 768s18 960>29
960r29 This{52R9} 961r7 962r7
965V13*Has_32bit_Counter{boolean} 70s55 79s16 90s54 141s55 722s55 965>32
. 976r15
965r32 This{52R9} 966r7 972r7
975V13*Has_32bit_CC_Values=976:15{boolean} 514s24 524s16 738s24
975r34 This{52R9}
979V13*Trigger_Output_Selectable{boolean} 804s18 979>40
979r40 This{52R9} 980r7 981r7 982r7 983r7 984r7 985r7 986r7 987r7
990V13*Has_At_Least_2_CC_Channels{boolean} 661s16 903s18 990>41 1039s36
990r41 This{52R9} 991r7 992r7 993r7 994r7 995r7 996r7 997r7 998r7
1001V13*Hall_Sensor_Supported{boolean} 907s18 911s18 1001>36
1001r36 This{52R9} 1002r7 1003r7 1004r7 1005r7 1006r7 1007r7
1010V13*Clock_Management_Supported{boolean} 863s18 1010>41
1010r41 This{52R9} 1011r7 1012r7 1013r7 1014r7 1015r7 1016r7 1017r7 1018r7
1021V13*Has_At_Least_3_CC_Channels{boolean} 1021>41 1031r14 1040s36
1021r41 This{52R9} 1022r7 1023r7 1024r7 1025r7 1026r7 1027r7
1030V13*Has_At_Least_4_CC_Channels=1031:14{boolean} 1041s36
1030r41 This{52R9}
1034V13*CC_Channel_Exists{boolean} 512s16 532s16 555s15 572s15 581s15 590s15
. 599s15 648s16 1034>32 1035>32
1034r32 This{52R9} 1038r53 1039r64 1040r64 1041r64
1035e32 Channel{446E9} 1038r11 1039r11 1040r11 1041r11
1044V13*Input_XOR_Supported{boolean} 1044>34
1044r34 This{52R9} 1045r7 1046r7 1047r7 1048r7 1049r7 1050r7
1053V13*DMA_Supported{boolean} 360s18 372s18 385s18 1053>28
1053r28 This{52R9} 1054r7 1055r7 1056r7 1057r7 1058r7 1059r7 1060r7 1061r7
1064V13*Slave_Mode_Supported{boolean} 822s18 825s18 828s18 1064>35
1064r35 This{52R9} 1065r7 1066r7 1067r7 1068r7 1069r7 1070r7 1071r7 1072r7
1075V13*External_Trigger_Supported{boolean} 845s18 880s18 887s18 1075>41
1075r41 This{52R9} 1076r7 1077r7 1078r7 1079r7 1080r7 1081r7
1084V13*Remapping_Capability_Supported{boolean} 1084>45
1084r45 This{52R9} 1085r7 1086r7 1087r7
1090V13*Specific_Channel_Output_Supported{boolean} 513s16 1091>7 1091>22
1091r7 This{52R9} 1094r7 1095r7 1096r7 1097r7 1098r7 1099r7 1102r8 1105r8
. 1108r8 1111r8 1114r8 1117r8
1091e22 Channel{446E9} 1103r8 1106r8 1109r8 1112r8 1115r8 1118r8
1121V13*Complementary_Outputs_Supported{boolean} 470s16 477s16 483s18 1122>7
. 1122>22
1122r7 This{52R9} 1125r8 1126r8
1122e22 Channel{446E9} 1127r8
1131R9 TIMx_CR1 1140e15 1142r8 1475r28
1132m7*Reserved{4|47M9} 1143r7
1133e7*Clock_Division{96E9} 1144r7 8|72m16 97m16 106r23 124m16
1134b7*ARPE{boolean} 1145r7 8|492m16
1135e7*Mode_And_Dir{107E9} 1146r7 8|73m16 85m16 125m16 507r26
1136e7*One_Pulse_Mode{171E9} 1147r7 8|480m16
1137b7*Update_Request_Source{boolean} 1148r7 8|468m16
1138b7*Update_Disable{boolean} 1149r7 8|456m16
1139b7*Timer_Enabled{boolean} 1150r7 8|136m16 145r23 176m19
1155R9 TIMx_CR2 1171e15 1173r8 1476r28
1156m7*Reserved0{4|66M9} 1174r7
1157m7*Reserved1{4|37M9} 1175r7
1158e7*Channel_4_Output_Idle_State{500E9} 1176r7 8|738m22
1159e7*Channel_3_Complementary_Output_Idle_State{500E9} 1177r7 8|735m22
1160e7*Channel_3_Output_Idle_State{500E9} 1178r7 8|734m22
1161e7*Channel_2_Complementary_Output_Idle_State{500E9} 1179r7 8|731m22
1162e7*Channel_2_Output_Idle_State{500E9} 1180r7 8|730m22
1163e7*Channel_1_Complementary_Output_Idle_State{500E9} 1181r7 8|727m22
1164e7*Channel_1_Output_Idle_State{500E9} 1182r7 8|726m22
1165b7*TI1_Selection{boolean} 1183r7 8|1524m16 1535m16
1166e7*Master_Mode_Selection{791E9} 1184r7 8|534m16
1167b7*Capture_Compare_DMA_Selection{boolean} 1185r7 8|422m16 435m16
1168b7*Capture_Compare_Control_Update_Selection{boolean} 1186r7 8|1392m16
. 1401m16
1169m7*Reserved2{4|37M9} 1187r7
1170b7*Capture_Compare_Preloaded_Control{boolean} 1188r7 8|1374m16 1383m16
1193R9 TIMx_SMCR 1203e15 1205r8 1477r28
1194m7*Reserved0{4|66M9} 1206r7
1195e7*External_Trigger_Polarity{830E9} 1207r7 8|578m17
1196b7*External_Clock_Enable{boolean} 1208r7 8|656m17
1197e7*External_Trigger_Prescaler{832E9} 1209r7 8|579m17
1198m7*External_Trigger_Filter{838M9} 1210r7 8|580m17
1199b7*Master_Slave_Mode{boolean} 1211r7 8|555m17 564m17
1200e7*Trigger_Selection{776E9} 1212r7 8|668m17
1201m7*Reserved1{4|37M9} 1213r7
1202e7*Slave_Mode_Selection{806E9} 1214r7 8|546m17 1475m17
1234R9 Channel_Output_Descriptor 1239e15 1241r8 1284r26 8|763r26
1235b7*OCxFast_Enable{boolean} 1242r7 8|782m23 964m51
1236b7*OCxPreload_Enable{boolean} 1243r7 8|783m23 931m51
1237e7*OCxMode{489E9} 1244r7 8|781m23 824m51 894m54 896m54
1238b7*OCxClear_Enable{boolean} 1245r7 8|784m23 997m51
1248R9 Channel_Input_Descriptor 1251e15 1253r8 1282r26 1364r21 8|1174r21
. 1287r19 1481r25 1488r25
1249m7*ICxFilter{627M9} 1254r7 8|1292m17 1481m51 1488m51
1250e7*ICxPrescaler{634E9} 1255r7 8|1239m51 1272r58 1292m38 1482m51 1489m51
1278R9 IO_Descriptor 1278d24 1286e18 1292r8 1328r34 8|1179r26
1278e24*CCxSelection{535E9} 1280r15 1293r7 8|820r46 857r50 889r46 1183m27
. 1185m27 1187m27
1282r16*Capture{1248R9} 1294r7 8|1183m54 1185m56 1187m48 1239m43 1272r50
1284r16*Compare{1234R9} 1295r7 8|824m43 894m46 896m46 931m43 964m43 997m43
1325I12 Lower_Half_Index{integer} 1328r13 8|761r26 801r26 838r26 870r26 912r26
. 945r26 978r26 1177r26 1220r26 1253r26
1327A9 TIMx_CCMRx_Lower_Half(1278R9)<integer> 1332r21
1331R9 TIMx_CCMRx 1334e15 1336r8 1346r50 8|762r26 802r26 839r26 871r26 913r26
. 946r26 979r26 1178r26 1221r26 1254r26
1332a7*Descriptors{1327A9} 1337r7 8|786m12 820r15 824m12 857r19 889r15 894m15
. 896m15 931m12 964m12 997m12 1206m12 1239m12 1272r19
1333m7*Reserved{4|66M9} 1338r7
1344I12 CCMRx_Index{integer} 1346r34 8|760r26 800r26 837r26 869r26 911r26
. 944r26 977r26 1176r26 1219r26 1252r26
1346A9 TIMx_CCMR_Pair(1331R9)<integer> 1481r28
1360U14 Write_Channel_Input_Description 1361=7 1362>7 1363>7 1364>7 8|1170b14
. 1208l8 1208t39 1293s7 1477s7 1484s7
1361r7 This{52R9} 1365r39 8|1171b7 1205r15 1207m7 1294r10
1362e7 Channel{446E9} 1365r45 8|1172b7 1190r12 1295r10 1479r10 1486r10
1363e7 Kind{631E12} 8|1173b7 1181r12 1296r10 1480r10 1487r10
1364r7 Description{1248R9} 8|1174b7 1183r65 1185r67 1187r59 1297r10 1481r10
. 1488r10
1376R9 Single_CCE 1381e15 1383r8 1390r47
1377e7*CCxE{500E9} 1384r7 8|155r27 163r32 685m27 689m27 716m27 720m27 1011m27
. 1054m27 1067r34 1290m27 1311m27
1378m7*CCxP{4|37M9} 1385r7 8|690m27 722m27 1029m27 1302m33 1305m33 1308m33
. 1494m35 1497m35 1500m35 1506m35 1509m35 1512m35
1379e7*CCxNE{500E9} 1386r7 8|155r58 1079m27 1091m27 1103r34
1380m7*CCxNP{4|37M9} 1387r7 8|721m27 1042m27 1301m33 1304m33 1307m33 1493m35
. 1496m35 1499m35 1505m35 1508m35 1511m35
1390A9 TIMx_CCER(1376R9)<446E9> 1482r28
1400A9 Capture_Compare_Registers(4|97M9)<446E9> 1490r28
1405R9 TIMx_BDTR 1415e15 1417r8 1491r28
1406m7*Reserved{4|66M9} 1418r7
1407b7*Main_Output_Enabled{boolean} 1419r7 8|186m17 196m20 206r24
1408b7*Automatic_Output_Enabled{boolean} 1420r7 8|1419m17
1409e7*Break_Polarity{755E9} 1421r7 8|1420m17
1410b7*Break_Enable{boolean} 1422r7 8|1421m17
1411m7*Off_State_Selection_Run_Mode{4|37M9} 1423r7 8|1422m17
1412m7*Off_State_Selection_Idle_Mode{4|37M9} 1424r7 8|1423m17
1413e7*Lock{757E9} 1425r7 8|1424m17
1414m7*Deadtime_Generator{4|53M9} 1426r7 8|1425m17
1431R9 TIMx_DCR 1437e15 1439r8 1492r28
1432m7*Reserved0{4|66M9} 1440r7
1433m7*Reserved1{4|41M9} 1441r7
1434e7*Burst_Length{387E9} 1442r7 8|409m16
1435m7*Reserved2{4|41M9} 1443r7
1436e7*Base_Address{407E9} 1444r7 8|408m16
1449R9 TIMx_OR 1457e15 1462r8 1494r28
1450m7*Reserved0{4|66M9} 1463r7
1451m7*Reserved1{4|43M9} 1464r7
1452e7*ITR1_RMP{913E9} 1465r7 8|1437m20
1453m7*Reserved2{4|39M9} 1466r7
1454e7*TI4_RMP{924E9} 1467r7 8|1449m20
1455m7*Reserved3{4|43M9} 1468r7
1456e7*TI1_RMP{935E9} 1469r7 8|1461m20
1475r7*CR1{1131R9} 1498r7 8|72m12 73m12 85m12 97m12 106r19 124m12 125m12
. 136m12 145r19 176m15 456m12 468m12 480m12 492m12 507r22
1476r7*CR2{1155R9} 1499r7 8|422m12 435m12 534m12 726m18 727m18 730m18 731m18
. 734m18 735m18 738m18 1374m12 1383m12 1392m12 1401m12 1524m12 1535m12
1477r7*SMCR{1193R9} 1500r7 8|546m12 555m12 564m12 578m12 579m12 580m12 656m12
. 668m12 1475m12
1478m7*DIER{4|97M9} 1501r7 8|263m12 263r25 276m15 276r28 289m12 289r25 320r20
. 356m12 356r25 368m12 368r25 381r20
1479m7*SR{4|97M9} 1502r7 8|301m12 329r20 338m12
1480m7*EGR{4|97M9} 1503r7 8|127m12 395m12 519r33 522m12 1009r34 1016m12
1481a7*CCMR1_2{1346A9} 1504r7 8|779r20 788m12 818r20 825m12 855r20 887r20
. 899m12 929r20 932m12 962r20 965m12 995r20 998m12 1205r20 1207m12 1237r20
. 1240m12 1270r20
1482a7*CCER{1390A9} 1505r7 8|155r18 155r49 163r15 685m12 685r12 689m12 689r12
. 690m12 690r12 716m12 716r12 720m12 720r12 721m12 721r12 722m12 722r12 1011m12
. 1011r12 1029m12 1029r12 1042m12 1042r12 1054m12 1054r12 1067r19 1079m12
. 1079r12 1091m12 1091r12 1103r19 1290m12 1290r12 1301m18 1301r18 1302m18
. 1302r18 1304m18 1304r18 1305m18 1305r18 1307m18 1307r18 1308m18 1308r18
. 1311m12 1311r12 1493m18 1493r18 1494m18 1494r18 1496m18 1496r18 1497m18
. 1497r18 1499m18 1499r18 1500m18 1500r18 1505m18 1505r18 1506m18 1506r18
. 1508m18 1508r18 1509m18 1509r18 1511m18 1511r18 1512m18 1512r18
1483m7*Reserved_CCER{4|66M9} 1506r7
1484m7*Counter{4|97M9} 1507r7 8|215m12 224m12 233r19
1486m7*Prescaler{4|66M9} 1508r7 8|55m12 71m12 123m12 394m12 444r19
1487m7*Reserved_Prescaler{4|66M9} 1509r7
1488m7*ARR{4|97M9} 1510r7 8|54m12 70m12 122m12 242m12 251r19
1489m7*RCR{4|97M9} 1511r7 8|126m12
1490a7*CCR1_4{1400A9} 1512r7 8|692m12 741m12 1116m12 1131m12 1150r19 1163r27
1491r7*BDTR{1405R9} 1513r7 8|186m12 196m15 206r19 1419m12 1420m12 1421m12
. 1422m12 1423m12 1424m12 1425m12
1492r7*DCR{1431R9} 1514r7 8|408m12 409m12
1493m7*DMAR{4|97M9} 1515r7
1494r7*Options{1449R9} 1516r7 8|1437m12 1449m12 1461m12
X 8 stm32-timers.adb
154e11 C{7|446E9} 155r24 155r55
275e11 Source=275:21{7|184E9} 276r36
519m7 Temp_EGR{4|97M9} 521m7 521r19 522r20
760i7 CCMR_Index{7|1344I12} 767m13 770m13 773m13 776m13 779r29 788r21
761i7 Descriptor_Index{7|1325I12} 768m13 771m13 774m13 777m13 786r25
762r7 Temp{7|1331R9} 779m7 786m7 788r36
763r7 Description{7|1234R9} 781m7 786r55
800i7 CCMR_Index{7|1344I12} 806m13 809m13 812m13 815m13 818r29 825r21
801i7 Descriptor_Index{7|1325I12} 807m13 810m13 813m13 816m13 820r28 824r25
802r7 Temp{7|1331R9} 818m7 820r10 824m7 824r7 825r36
837i7 CCMR_Index{7|1344I12} 843m13 846m13 849m13 852m13 855r29
838i7 Descriptor_Index{7|1325I12} 844m13 847m13 850m13 853m13 857r32
839r7 Temp{7|1331R9} 855m7 857r14
869i7 CCMR_Index{7|1344I12} 875m13 878m13 881m13 884m13 887r29 899r21
870i7 Descriptor_Index{7|1325I12} 876m13 879m13 882m13 885m13 889r28 894r28
. 896r28
871r7 Temp{7|1331R9} 887m7 889r10 894m10 894r10 896m10 896r10 899r36
911i7 CCMR_Index{7|1344I12} 917m13 920m13 923m13 926m13 929r29 932r21
912i7 Descriptor_Index{7|1325I12} 918m13 921m13 924m13 927m13 931r25
913r7 Temp{7|1331R9} 929m7 931m7 931r7 932r36
944i7 CCMR_Index{7|1344I12} 950m13 953m13 956m13 959m13 962r29 965r21
945i7 Descriptor_Index{7|1325I12} 951m13 954m13 957m13 960m13 964r25
946r7 Temp{7|1331R9} 962m7 964m7 964r7 965r36
977i7 CCMR_Index{7|1344I12} 983m13 986m13 989m13 992m13 995r29 998r21
978i7 Descriptor_Index{7|1325I12} 984m13 987m13 990m13 993m13 997r25
979r7 Temp{7|1331R9} 995m7 997m7 997r7 998r36
1009m7 Temp_EGR{4|97M9} 1014m7 1014r19 1016r20
1176i7 CCMR_Index{7|1344I12} 1192m13 1195m13 1198m13 1201m13 1205r29 1207r21
1177i7 Descriptor_Index{7|1325I12} 1193m13 1196m13 1199m13 1202m13 1206r25
1178r7 Temp{7|1331R9} 1205m7 1206m7 1207r36
1179r7 New_Value{7|1278R9} 1183m13 1185m13 1187m13 1206r46
1219i7 CCMR_Index{7|1344I12} 1225m13 1228m13 1231m13 1234m13 1237r29 1240r21
1220i7 Descriptor_Index{7|1325I12} 1226m13 1229m13 1232m13 1235m13 1239r25
1221r7 Temp{7|1331R9} 1237m7 1239m7 1239r7 1240r36
1252i7 CCMR_Index{7|1344I12} 1258m13 1261m13 1264m13 1267m13 1270r29
1253i7 Descriptor_Index{7|1325I12} 1259m13 1262m13 1265m13 1268m13 1272r32
1254r7 Temp{7|1331R9} 1270m7 1272r14
1287r7 Input{7|1248R9} 1292m7 1297r25
1326e7 Opposite_Polarity{7|629E9} 1332m10 1334m10 1349r35 1359r35
1327e7 Opposite_Selection{7|631E12} 1338m10 1340m10 1350r35 1360r35
X 9 stm32_svd.ads
10K9*STM32_SVD 7|48w6 922r33 933r33 946r33 956r22 957r22 961r22 962r22 966r22
. 972r22 980r22 981r22 982r22 983r22 984r22 985r22 986r22 987r22 991r22 992r22
. 993r22 994r22 995r22 996r22 997r22 998r22 1002r22 1003r22 1004r22 1005r22
. 1006r22 1007r22 1011r22 1012r22 1013r22 1014r22 1015r22 1016r22 1017r22
. 1018r22 1022r22 1023r22 1024r22 1025r22 1026r22 1027r22 1045r22 1046r22
. 1047r22 1048r22 1049r22 1050r22 1054r22 1055r22 1056r22 1057r22 1058r22
. 1059r22 1060r22 1061r22 1065r22 1066r22 1067r22 1068r22 1069r22 1070r22
. 1071r22 1072r22 1076r22 1077r22 1078r22 1079r22 1080r22 1081r22 1085r22
. 1086r22 1087r22 1094r22 1095r22 1096r22 1097r22 1098r22 1099r22 1102r23
. 1105r23 1108r23 1111r23 1114r23 1117r23 1125r23 1126r23 9|164e14
99m4*TIM1_Base{10|80M9} 7|961r32 980r32 991r32 1002r32 1011r32 1022r32 1045r32
. 1054r32 1065r32 1076r32 1094r32 1125r33
101m4*TIM8_Base{10|80M9} 7|962r32 987r32 996r32 1007r32 1016r32 1027r32 1050r32
. 1061r32 1070r32 1081r32 1099r32 1126r33
103m4*TIM2_Base{10|80M9} 7|922r43 966r32 981r32 992r32 1003r32 1012r32 1023r32
. 1046r32 1055r32 1066r32 1077r32 1085r32 1095r32
105m4*TIM3_Base{10|80M9} 7|982r32 993r32 1004r32 1013r32 1024r32 1047r32
. 1056r32 1067r32 1078r32 1096r32
107m4*TIM4_Base{10|80M9} 7|983r32 994r32 1005r32 1014r32 1025r32 1048r32
. 1057r32 1068r32 1079r32 1097r32
109m4*TIM5_Base{10|80M9} 7|933r43 972r32 984r32 995r32 1006r32 1015r32 1026r32
. 1049r32 1058r32 1069r32 1080r32 1086r32 1098r32
111m4*TIM9_Base{10|80M9} 7|997r32 1017r32 1071r32 1102r33
113m4*TIM12_Base{10|80M9} 7|998r32 1018r32 1072r32 1111r33
115m4*TIM10_Base{10|80M9} 7|1105r33
117m4*TIM13_Base{10|80M9} 7|1114r33
119m4*TIM14_Base{10|80M9} 7|1117r33
121m4*TIM11_Base{10|80M9} 7|946r43 1087r32 1108r33
123m4*TIM6_Base{10|80M9} 7|956r32 985r32 1059r32
125m4*TIM7_Base{10|80M9} 7|957r32 986r32 1060r32
X 10 system.ads
50K9*System 7|47w6 47r21 10|164e11
80M9*Address
94V14*"="{boolean} 7|922r31 933r31 946r31 956r20 957r20 961r20 962r20 966r20
. 972r20 980r20 981r20 982r20 983r20 984r20 985r20 986r20 987r20 991r20 992r20
. 993r20 994r20 995r20 996r20 997r20 998r20 1002r20 1003r20 1004r20 1005r20
. 1006r20 1007r20 1011r20 1012r20 1013r20 1014r20 1015r20 1016r20 1017r20
. 1018r20 1022r20 1023r20 1024r20 1025r20 1026r20 1027r20 1045r20 1046r20
. 1047r20 1048r20 1049r20 1050r20 1054r20 1055r20 1056r20 1057r20 1058r20
. 1059r20 1060r20 1061r20 1065r20 1066r20 1067r20 1068r20 1069r20 1070r20
. 1071r20 1072r20 1076r20 1077r20 1078r20 1079r20 1080r20 1081r20 1085r20
. 1086r20 1087r20 1094r20 1095r20 1096r20 1097r20 1098r20 1099r20 1102r21
. 1105r21 1108r21 1111r21 1114r21 1117r21 1125r21 1126r21

