Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 18:36:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce1/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn_debounce5/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_control_unit/echo_state_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_uart/u_uart_tx/tx_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.075        0.000                      0                  360        0.184        0.000                      0                  360        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.075        0.000                      0                  360        0.184        0.000                      0                  360        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 u_control_unit/o_st_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz_stopwatch/div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.254ns (25.329%)  route 3.697ns (74.671%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.558     5.079    u_control_unit/clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  u_control_unit/o_st_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  u_control_unit/o_st_mode_reg/Q
                         net (fo=150, routed)         1.076     6.633    u_control_unit/o_st_mode
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.325     6.958 f  u_control_unit/div_counter[23]_i_7/O
                         net (fo=4, routed)           1.418     8.377    u_clk_div_10hz_stopwatch/o_clear
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.327     8.704 r  u_clk_div_10hz_stopwatch/div_counter[23]_i_3/O
                         net (fo=24, routed)          1.202     9.906    u_clk_div_10hz_stopwatch/div_counter[23]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.030 r  u_clk_div_10hz_stopwatch/div_counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.030    u_clk_div_10hz_stopwatch/p_1_in[22]
    SLICE_X62Y19         FDCE                                         r  u_clk_div_10hz_stopwatch/div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.508    14.849    u_clk_div_10hz_stopwatch/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  u_clk_div_10hz_stopwatch/div_counter_reg[22]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.031    15.105    u_clk_div_10hz_stopwatch/div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 u_control_unit/o_st_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_div_10hz_stopwatch/div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.284ns (25.778%)  route 3.697ns (74.222%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.558     5.079    u_control_unit/clk_IBUF_BUFG
    SLICE_X56Y20         FDCE                                         r  u_control_unit/o_st_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  u_control_unit/o_st_mode_reg/Q
                         net (fo=150, routed)         1.076     6.633    u_control_unit/o_st_mode
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.325     6.958 f  u_control_unit/div_counter[23]_i_7/O
                         net (fo=4, routed)           1.418     8.377    u_clk_div_10hz_stopwatch/o_clear
    SLICE_X62Y16         LUT6 (Prop_lut6_I5_O)        0.327     8.704 r  u_clk_div_10hz_stopwatch/div_counter[23]_i_3/O
                         net (fo=24, routed)          1.202     9.906    u_clk_div_10hz_stopwatch/div_counter[23]_i_3_n_0
    SLICE_X62Y19         LUT2 (Prop_lut2_I0_O)        0.154    10.060 r  u_clk_div_10hz_stopwatch/div_counter[23]_i_2/O
                         net (fo=1, routed)           0.000    10.060    u_clk_div_10hz_stopwatch/p_1_in[23]
    SLICE_X62Y19         FDCE                                         r  u_clk_div_10hz_stopwatch/div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.508    14.849    u_clk_div_10hz_stopwatch/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  u_clk_div_10hz_stopwatch/div_counter_reg[23]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.075    15.149    u_clk_div_10hz_stopwatch/div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Counter_Up_Down/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.440ns (29.328%)  route 3.470ns (70.672%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=14, routed)          1.444     7.034    U_Counter1/U_Counter_Up_Down/Q[5]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.186 f  U_Counter1/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.436     7.622    U_Counter1/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.948 f  U_Counter1/U_Counter_Up_Down/counter[13]_i_9/O
                         net (fo=2, routed)           0.479     8.428    u_control_unit/counter_reg[4]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.118     8.546 r  u_control_unit/counter[12]_i_2/O
                         net (fo=6, routed)           1.110     9.656    U_Counter1/U_Counter_Up_Down/counter_reg[4]_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I3_O)        0.326     9.982 r  U_Counter1/U_Counter_Up_Down/counter[11]_i_1__4/O
                         net (fo=1, routed)           0.000     9.982    U_Counter1/U_Counter_Up_Down/counter[11]_i_1__4_n_0
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.438    14.779    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[11]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.079    15.096    U_Counter1/U_Counter_Up_Down/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Counter_Up_Down/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.244ns (25.465%)  route 3.641ns (74.535%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  U_Counter1/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=14, routed)          1.444     7.034    U_Counter1/U_Counter_Up_Down/Q[5]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.186 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.436     7.622    U_Counter1/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.948 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_9/O
                         net (fo=2, routed)           0.479     8.428    u_control_unit/counter_reg[4]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  u_control_unit/counter[13]_i_4/O
                         net (fo=8, routed)           1.282     9.833    U_Counter1/U_Counter_Up_Down/counter_reg[1]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.957 r  U_Counter1/U_Counter_Up_Down/counter[10]_i_1__4/O
                         net (fo=1, routed)           0.000     9.957    U_Counter1/U_Counter_Up_Down/counter[10]_i_1__4_n_0
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.438    14.779    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[10]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.079    15.096    U_Counter1/U_Counter_Up_Down/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Counter_Up_Down/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.440ns (30.367%)  route 3.302ns (69.633%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=14, routed)          1.444     7.034    U_Counter1/U_Counter_Up_Down/Q[5]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.186 f  U_Counter1/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.436     7.622    U_Counter1/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.948 f  U_Counter1/U_Counter_Up_Down/counter[13]_i_9/O
                         net (fo=2, routed)           0.479     8.428    u_control_unit/counter_reg[4]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.118     8.546 r  u_control_unit/counter[12]_i_2/O
                         net (fo=6, routed)           0.942     9.488    U_Counter1/U_Counter_Up_Down/counter_reg[4]_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I3_O)        0.326     9.814 r  U_Counter1/U_Counter_Up_Down/counter[12]_i_1__4/O
                         net (fo=1, routed)           0.000     9.814    U_Counter1/U_Counter_Up_Down/counter[12]_i_1__4_n_0
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.438    14.779    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.077    15.094    U_Counter1/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Counter_Up_Down/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.244ns (26.314%)  route 3.484ns (73.686%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  U_Counter1/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=14, routed)          1.444     7.034    U_Counter1/U_Counter_Up_Down/Q[5]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.186 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.436     7.622    U_Counter1/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.948 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_9/O
                         net (fo=2, routed)           0.479     8.428    u_control_unit/counter_reg[4]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  u_control_unit/counter[13]_i_4/O
                         net (fo=8, routed)           1.124     9.676    U_Counter1/U_Counter_Up_Down/counter_reg[1]_2
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.800 r  U_Counter1/U_Counter_Up_Down/counter[9]_i_1__4/O
                         net (fo=1, routed)           0.000     9.800    U_Counter1/U_Counter_Up_Down/counter[9]_i_1__4_n_0
    SLICE_X56Y24         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.436    14.777    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.079    15.081    U_Counter1/U_Counter_Up_Down/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 u_uart/u_uart_rx/rx_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.113ns (25.344%)  route 3.279ns (74.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  u_uart/u_uart_rx/rx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  u_uart/u_uart_rx/rx_done_reg/Q
                         net (fo=4, routed)           1.116     6.707    u_uart/u_uart_rx/rx_done
    SLICE_X55Y22         LUT4 (Prop_lut4_I3_O)        0.150     6.857 f  u_uart/u_uart_rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.960     7.817    u_btn_debounce1/FSM_sequential_state_reg[1]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.326     8.143 f  u_btn_debounce1/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.819     8.962    u_control_unit/run0
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.119     9.081 r  u_control_unit/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.382     9.464    u_control_unit/FSM_sequential_state[1]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  u_control_unit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.441    14.782    u_control_unit/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  u_control_unit/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDCE (Setup_fdce_C_D)       -0.247    14.760    u_control_unit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.244ns (26.586%)  route 3.435ns (73.414%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y25         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518     5.590 f  U_Counter1/U_Counter_Up_Down/counter_reg[5]/Q
                         net (fo=14, routed)          1.444     7.034    U_Counter1/U_Counter_Up_Down/Q[5]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.186 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_10/O
                         net (fo=1, routed)           0.436     7.622    U_Counter1/U_Counter_Up_Down/counter[13]_i_10_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.326     7.948 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_9/O
                         net (fo=2, routed)           0.479     8.428    u_control_unit/counter_reg[4]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.552 r  u_control_unit/counter[13]_i_4/O
                         net (fo=8, routed)           1.076     9.627    U_Counter1/U_Counter_Up_Down/counter_reg[1]_2
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.751 r  U_Counter1/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=1, routed)           0.000     9.751    U_Counter1/U_Counter_Up_Down/counter[13]_i_2_n_0
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.438    14.779    U_Counter1/U_Counter_Up_Down/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Counter1/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.081    15.098    U_Counter1/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 U_Counter1/U_Clk_Div_10Hz/div_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter1/U_Clk_Div_10Hz/div_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.083ns (25.360%)  route 3.187ns (74.640%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.626     5.147    U_Counter1/U_Clk_Div_10Hz/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  U_Counter1/U_Clk_Div_10Hz/div_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_Counter1/U_Clk_Div_10Hz/div_counter_reg[5]/Q
                         net (fo=4, routed)           1.011     6.578    U_Counter1/U_Clk_Div_10Hz/div_counter[5]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.296     6.874 r  U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_9/O
                         net (fo=1, routed)           0.502     7.375    U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.499 r  U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.569     8.068    U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I4_O)        0.124     8.192 r  U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_3__0/O
                         net (fo=24, routed)          0.609     8.802    U_Counter1/U_Clk_Div_10Hz/div_counter[23]_i_3__0_n_0
    SLICE_X58Y20         LUT2 (Prop_lut2_I0_O)        0.120     8.922 r  U_Counter1/U_Clk_Div_10Hz/div_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.496     9.418    U_Counter1/U_Clk_Div_10Hz/p_1_in[0]
    SLICE_X59Y20         FDCE                                         r  U_Counter1/U_Clk_Div_10Hz/div_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.507    14.848    U_Counter1/U_Clk_Div_10Hz/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_Counter1/U_Clk_Div_10Hz/div_counter_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDCE (Setup_fdce_C_D)       -0.306    14.781    U_Counter1/U_Clk_Div_10Hz/div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 u_uart/u_uart_rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_rx/o_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 1.438ns (34.923%)  route 2.680ns (65.077%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.551     5.072    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  u_uart/u_uart_rx/tick_count_reg[1]/Q
                         net (fo=7, routed)           0.726     6.218    u_uart/u_uart_rx/tick_count[1]
    SLICE_X51Y25         LUT5 (Prop_lut5_I2_O)        0.324     6.542 r  u_uart/u_uart_rx/data_count[2]_i_3/O
                         net (fo=1, routed)           0.791     7.332    u_uart/u_uart_rx/data_count[2]_i_3_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.354     7.686 r  u_uart/u_uart_rx/data_count[2]_i_2__0/O
                         net (fo=11, routed)          0.658     8.345    u_uart/u_uart_rx/data_count[2]_i_2__0_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I3_O)        0.341     8.686 r  u_uart/u_uart_rx/o_data[3]_i_1/O
                         net (fo=1, routed)           0.504     9.190    u_uart/u_uart_rx/o_data_next[3]
    SLICE_X53Y22         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.438    14.779    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X53Y22         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDCE (Setup_fdce_C_CE)      -0.412    14.592    u_uart/u_uart_rx/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (57.005%)  route 0.143ns (42.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.583     1.466    U_FndController/U_Clk_Div_1Khz/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_FndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.143     1.750    U_FndController/U_Conter_2big/tick
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.048     1.798 r  U_FndController/U_Conter_2big/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    U_FndController/U_Conter_2big/count[0]_i_1_n_0
    SLICE_X64Y27         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.853     1.980    U_FndController/U_Conter_2big/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.133     1.614    U_FndController/U_Conter_2big/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_rx/rx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.604%)  route 0.131ns (41.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.553     1.436    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_uart/u_uart_rx/tick_count_reg[4]/Q
                         net (fo=6, routed)           0.131     1.709    u_uart/u_uart_rx/tick_count[4]
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.754 r  u_uart/u_uart_rx/rx_done_i_1/O
                         net (fo=1, routed)           0.000     1.754    u_uart/u_uart_rx/rx_done_next
    SLICE_X52Y25         FDCE                                         r  u_uart/u_uart_rx/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.821     1.948    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X52Y25         FDCE                                         r  u_uart/u_uart_rx/rx_done_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y25         FDCE (Hold_fdce_C_D)         0.120     1.569    u_uart/u_uart_rx/rx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.679%)  route 0.125ns (43.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X56Y22         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  u_uart/u_uart_rx/o_data_reg[1]/Q
                         net (fo=6, routed)           0.125     1.730    u_control_unit/echo_temp_reg[7]_1[1]
    SLICE_X55Y21         FDCE                                         r  u_control_unit/echo_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.825     1.952    u_control_unit/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_control_unit/echo_temp_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.070     1.544    u_control_unit/echo_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_uart/u_uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_tx/tx_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.020%)  route 0.135ns (41.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    u_uart/u_uart_tx/clk_IBUF_BUFG
    SLICE_X51Y22         FDCE                                         r  u_uart/u_uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_uart/u_uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.135     1.715    u_uart/u_uart_tx/state[0]
    SLICE_X52Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.760 r  u_uart/u_uart_tx/tx_i_1/O
                         net (fo=1, routed)           0.000     1.760    u_uart/u_uart_tx/tx_next
    SLICE_X52Y22         FDCE                                         r  u_uart/u_uart_tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.824     1.951    u_uart/u_uart_tx/clk_IBUF_BUFG
    SLICE_X52Y22         FDCE                                         r  u_uart/u_uart_tx/tx_reg/C
                         clock pessimism             -0.499     1.452    
    SLICE_X52Y22         FDCE (Hold_fdce_C_D)         0.121     1.573    u_uart/u_uart_tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_control_unit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    u_control_unit/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  u_control_unit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  u_control_unit/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.089     1.678    u_control_unit/state[1]
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.098     1.776 r  u_control_unit/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_control_unit/FSM_sequential_state[0]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  u_control_unit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.825     1.952    u_control_unit/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  u_control_unit/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.561    u_control_unit/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.009%)  route 0.179ns (55.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X53Y22         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_uart/u_uart_rx/o_data_reg[3]/Q
                         net (fo=6, routed)           0.179     1.760    u_control_unit/echo_temp_reg[7]_1[3]
    SLICE_X55Y21         FDCE                                         r  u_control_unit/echo_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.825     1.952    u_control_unit/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  u_control_unit/echo_temp_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.070     1.544    u_control_unit/echo_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.851%)  route 0.181ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart/u_uart_rx/o_data_reg[7]/Q
                         net (fo=3, routed)           0.181     1.763    u_control_unit/echo_temp_reg[7]_1[7]
    SLICE_X55Y22         FDCE                                         r  u_control_unit/echo_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.824     1.951    u_control_unit/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_control_unit/echo_temp_reg[7]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.072     1.545    u_control_unit/echo_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_FndController/U_Clk_Div_1Khz/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_Conter_2big/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.691%)  route 0.150ns (44.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.583     1.466    U_FndController/U_Clk_Div_1Khz/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_FndController/U_Clk_Div_1Khz/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_FndController/U_Clk_Div_1Khz/tick_reg/Q
                         net (fo=2, routed)           0.150     1.757    U_FndController/U_Conter_2big/tick
    SLICE_X63Y27         LUT3 (Prop_lut3_I1_O)        0.048     1.805 r  U_FndController/U_Conter_2big/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_FndController/U_Conter_2big/count[1]_i_1_n_0
    SLICE_X63Y27         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.853     1.980    U_FndController/U_Conter_2big/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  U_FndController/U_Conter_2big/count_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.105     1.586    U_FndController/U_Conter_2big/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/tick_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart/u_uart_rx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.553     1.436    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_uart/u_uart_rx/tick_count_reg[4]/Q
                         net (fo=6, routed)           0.129     1.706    u_uart/u_uart_rx/tick_count[4]
    SLICE_X51Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.751 r  u_uart/u_uart_rx/tick_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.751    u_uart/u_uart_rx/tick_count[4]_i_2_n_0
    SLICE_X51Y25         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.821     1.948    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  u_uart/u_uart_rx/tick_count_reg[4]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y25         FDCE (Hold_fdce_C_D)         0.092     1.528    u_uart/u_uart_rx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_uart/u_uart_rx/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/echo_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.214%)  route 0.185ns (56.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    u_uart/u_uart_rx/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  u_uart/u_uart_rx/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_uart/u_uart_rx/o_data_reg[5]/Q
                         net (fo=3, routed)           0.185     1.765    u_control_unit/echo_temp_reg[7]_1[5]
    SLICE_X55Y22         FDCE                                         r  u_control_unit/echo_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.824     1.951    u_control_unit/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  u_control_unit/echo_temp_reg[5]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X55Y22         FDCE (Hold_fdce_C_D)         0.066     1.539    u_control_unit/echo_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Counter1/U_Clk_Div_10Hz/div_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Counter1/U_Clk_Div_10Hz/div_counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   U_Counter1/U_Clk_Div_10Hz/div_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   U_Counter1/U_Clk_Div_10Hz/tick_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U_Counter1/U_Counter_Up_Down/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_Counter1/U_Counter_Up_Down/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_Counter1/U_Counter_Up_Down/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_Counter1/U_Counter_Up_Down/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y26   U_Counter1/U_Counter_Up_Down/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_Counter1/U_Clk_Div_10Hz/div_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_btn_debounce3/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_btn_debounce3/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_btn_debounce3/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_btn_debounce3/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_btn_debounce3/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   u_btn_debounce4/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   u_btn_debounce4/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   u_btn_debounce4/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   u_btn_debounce4/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_Counter1/U_Counter_Up_Down/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_Counter1/U_Counter_Up_Down/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U_FndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U_FndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   U_FndController/U_Clk_Div_1Khz/div_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   U_FndController/U_Clk_Div_1Khz/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   U_FndController/U_Conter_2big/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   U_FndController/U_Conter_2big/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   u_btn_debounce1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   u_btn_debounce4/counter_reg[0]/C



