{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "apply_defaults_to_fp_fields": false,
        "apply_defaults_to_fp_shapes": false,
        "apply_defaults_to_fp_text": false,
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.05,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.1,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.5
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_symbol_mismatch": "warning",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "holes_co_located": "warning",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.0508,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.0,
        "min_hole_clearance": 0.1016,
        "min_hole_to_hole": 0.1016,
        "min_microvia_diameter": 0.4064,
        "min_microvia_drill": 0.2032,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.8,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.2032,
        "min_track_width": 0.08128,
        "min_via_annular_width": 0.1016,
        "min_via_diameter": 0.4064,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.08128,
        0.11176
      ],
      "tuning_pattern_settings": {
        "diff_pair_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 1.0
        },
        "diff_pair_skew_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        },
        "single_track_defaults": {
          "corner_radius_percentage": 80,
          "corner_style": 1,
          "max_amplitude": 1.0,
          "min_amplitude": 0.2,
          "single_sided": false,
          "spacing": 0.6
        }
      },
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.4064,
          "drill": 0.2032
        }
      ],
      "zones_allow_external_fillets": false
    },
    "ipc2581": {
      "dist": "",
      "distpn": "",
      "internal_id": "",
      "mfg": "",
      "mpn": ""
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "IMX8ML_plus.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.0508,
        "diff_pair_gap": 0.08128,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.08128,
        "line_style": 0,
        "microvia_diameter": 0.4064,
        "microvia_drill": 0.2032,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.08128,
        "via_diameter": 0.4064,
        "via_drill": 0.2032,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default_Kicad",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.0508,
        "diff_pair_gap": 0.14224,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.08636,
        "line_style": 0,
        "microvia_diameter": 0.4064,
        "microvia_drill": 0.2032,
        "name": "Lpddr4-CLK_t",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11176,
        "via_diameter": 0.4064,
        "via_drill": 0.2032,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.0508,
        "diff_pair_gap": 0.11176,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.11684,
        "line_style": 0,
        "microvia_diameter": 0.4064,
        "microvia_drill": 0.2032,
        "name": "Lpddr4-Signal_t",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.11176,
        "via_diameter": 0.4064,
        "via_drill": 0.2032,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": {
      "GND": "rgb(143, 255, 61)",
      "NVCC_DRAM_1V1": "rgb(47, 53, 255)",
      "PM_VDD_1V8": "rgb(43, 42, 255)",
      "PM_VDD_3V3": "rgb(49, 68, 255)",
      "PM_VDD_ARM": "rgb(44, 57, 255)",
      "PM_VDD_SoC": "rgb(255, 52, 147)",
      "SDC2_CMD": "rgb(173, 31, 255)",
      "SDC2_DATA0": "rgb(173, 31, 255)",
      "SDC2_DATA1": "rgb(173, 31, 255)",
      "SDC2_DATA2": "rgb(173, 31, 255)",
      "SDC2_DATA3": "rgb(173, 31, 255)",
      "SDC2_RESET_B": "rgb(173, 31, 255)",
      "SDC2_WP": "rgb(173, 31, 255)",
      "VDD_SYS": "rgb(255, 7, 0)"
    },
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CK_A+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CK_A-"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CK_B+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CK_B-"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA0_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA1_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA2_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA3_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA4_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA5_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA0_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA1_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA2_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA3_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA4_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CA5_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA0_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA1_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA2_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA3_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA8_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA9_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA10_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA11_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA12_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA13_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA14_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA15_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DMI1_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA4_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA5_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA6_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA7_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA0_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA1_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA2_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA3_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA4_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA5_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA6_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA7_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA8_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA9_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA10_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA11_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA12_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA13_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA14_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DATA15_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DMI0_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_DMI0_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_nCS1_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_nCS0_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CKE1_A"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CKE0_A"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS1_A-"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS1_A+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS0_A-"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS0_A+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS1_B+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS1_B-"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS0_B+"
      },
      {
        "netclass": "Lpddr4-CLK_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_SDQS0_B-"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_nCS0_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_nCS1_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CKE1_B"
      },
      {
        "netclass": "Lpddr4-Signal_t",
        "pattern": "/Processor/Up_memorie_lpddr4/DRAM_CKE0_B"
      },
      {
        "netclass": "minimum_Default",
        "pattern": "GPIO1_IO00"
      },
      {
        "netclass": "minimum_Default",
        "pattern": "GPIO1_IO01"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "",
      "pos_files": "",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_export_filename": "",
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": true
        },
        {
          "group_by": false,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "name": "Grouped By Value",
      "sort_asc": true,
      "sort_field": "Reference"
    },
    "connection_grid_size": 50.0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "KiCad",
    "page_layout_descr_file": "",
    "plot_directory": "./",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "1e0dca60-79b3-4b5b-ab8f-7b2adbc68a5f",
      "Root"
    ],
    [
      "c2b8be6d-439a-444c-a168-f4e9f22d3fc9",
      "Processor"
    ],
    [
      "ff1e19bc-8af5-40c7-aebc-3ecef7e734aa",
      "up_power"
    ],
    [
      "01570a0c-9cb0-4b1d-a44b-cc546f2d1f37",
      "Up_memorie_lpddr4"
    ],
    [
      "0f9447d4-7a95-466a-adb7-639b0294b239",
      "power"
    ],
    [
      "18e5e3db-7054-452d-9482-5daa654f196d",
      "mem_power"
    ],
    [
      "8f608011-e987-44d7-b1ea-700327a85caa",
      "imx8ml_power"
    ],
    [
      "af21041f-cba7-4274-98fb-d460b4227d94",
      "storage"
    ],
    [
      "17276033-3ecd-4b96-8958-7c4d548214f7",
      "io-interface"
    ],
    [
      "17e995b4-9d0e-4742-bc8a-27c457a1136a",
      "up_config"
    ],
    [
      "704f9c98-aa71-4e38-b26f-d3f74511898b",
      "Pin-IO"
    ],
    [
      "76089295-e1c0-4c66-8c6d-0c9c62e01bfe",
      "pin_io_left"
    ],
    [
      "13c267cc-e13d-4a24-a172-70b4c8b8c831",
      "pin_io_rigth"
    ],
    [
      "804f4928-8c22-420f-a4f0-1d3c149734bd",
      "wireless"
    ]
  ],
  "text_variables": {}
}
