// Seed: 140963474
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output uwire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd50
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output logic [7:0] id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_9,
      id_14,
      id_14,
      id_6,
      id_14,
      id_4,
      id_6,
      id_14,
      id_1,
      id_9,
      id_14,
      id_12,
      id_14,
      id_14,
      id_5
  );
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_15[id_3] = id_1;
  parameter id_16 = 1;
  assign id_15 = id_6;
  assign id_2[1'b0&-1] = -1;
endmodule
