#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 19 07:54:46 2023
# Process ID: 6832
# Current directory: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10104 C:\Users\utilisateur\Desktop\LTspice\Porte logique\CoursFPGA\TP3_FSM\FSM.xpr
# Log file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/vivado.log
# Journal file: C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.352 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tp_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_tp_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/tp_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tp_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/tb_tp_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tp_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.sim/sim_1/behav/xsim'
"xelab -wto 41c3b678fcbc49f7bd981d8d95da07a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tp_fsm_behav xil_defaultlib.tb_tp_fsm -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 41c3b678fcbc49f7bd981d8d95da07a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_tp_fsm_behav xil_defaultlib.tb_tp_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.tp_fsm [tp_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_tp_fsm
Built simulation snapshot tb_tp_fsm_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/utilisateur/Desktop/LTspice/Porte -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/utilisateur/Desktop/LTspice/Porte" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri May 19 07:56:25 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tp_fsm_behav -key {Behavioral:sim_1:Functional:tb_tp_fsm} -tclbatch {tb_tp_fsm.tcl} -view {{C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/tb_tp_fsm_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/tb_tp_fsm_behav.wcfg}
source tb_tp_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tp_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.352 ; gain = 0.000
save_wave_config {C:/Users/utilisateur/Desktop/LTspice/Porte logique/CoursFPGA/TP3_FSM/tb_tp_fsm_behav.wcfg}
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.352 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 19 08:03:00 2023...
