{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679157105866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679157105866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 21:31:45 2023 " "Processing started: Sat Mar 18 21:31:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679157105866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157105866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157105866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679157106532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679157106532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "All_Modules/vga_adapter/vga_controller.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "All_Modules/vga_adapter/vga_address_translator.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_Divider " "Found entity 1: clock_Divider" {  } { { "All_Modules/Clock_Divider.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/Clock_Divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/7_segment_0_19.v 5 5 " "Found 5 design units, including 5 entities, in source file all_modules/7_segment_0_19.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_7_Segment " "Found entity 1: Display_7_Segment" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114855 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator " "Found entity 2: comparator" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114855 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_A " "Found entity 3: Circuit_A" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114855 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_7 " "Found entity 4: segment_7" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114855 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_7_01 " "Found entity 5: segment_7_01" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_modules/xy_coordinates.v 1 1 " "Found 1 design units, including 1 entities, in source file all_modules/xy_coordinates.v" { { "Info" "ISGN_ENTITY_NAME" "1 xy_coordinates " "Found entity 1: xy_coordinates" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/xy_coordinates.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157114856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157114856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK DE1_SOC.v(114) " "Verilog HDL Implicit Net warning at DE1_SOC.v(114): created implicit net for \"VGA_BLANK\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114856 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC DE1_SOC.v(115) " "Verilog HDL Implicit Net warning at DE1_SOC.v(115): created implicit net for \"VGA_SYNC\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(41) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(41): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(42) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(42): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(43) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(43): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(44) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(44): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e 7_Segment_0_19.v(45) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(45): created implicit net for \"e\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a 7_Segment_0_19.v(61) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(61): created implicit net for \"a\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b 7_Segment_0_19.v(62) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(62): created implicit net for \"b\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c 7_Segment_0_19.v(63) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(63): created implicit net for \"c\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d 7_Segment_0_19.v(64) " "Verilog HDL Implicit Net warning at 7_Segment_0_19.v(64): created implicit net for \"d\"" {  } { { "All_Modules/7_Segment_0_19.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679157114947 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(29) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(29) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(30) " "Output port \"DRAM_BA\" at DE1_SOC.v(30) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC.v(46) " "Output port \"HEX0\" at DE1_SOC.v(46) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC.v(47) " "Output port \"HEX1\" at DE1_SOC.v(47) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC.v(48) " "Output port \"HEX2\" at DE1_SOC.v(48) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC.v(49) " "Output port \"HEX3\" at DE1_SOC.v(49) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC.v(50) " "Output port \"HEX4\" at DE1_SOC.v(50) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC.v(51) " "Output port \"HEX5\" at DE1_SOC.v(51) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC.v(61) " "Output port \"LEDR\" at DE1_SOC.v(61) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114948 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC.v(9) " "Output port \"ADC_CONVST\" at DE1_SOC.v(9) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC.v(10) " "Output port \"ADC_DIN\" at DE1_SOC.v(10) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC.v(12) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC.v(18) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC.v(20) " "Output port \"AUD_XCK\" at DE1_SOC.v(20) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(31) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(31) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(32) " "Output port \"DRAM_CKE\" at DE1_SOC.v(32) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(33) " "Output port \"DRAM_CLK\" at DE1_SOC.v(33) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(34) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(34) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(36) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(37) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(37) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(38) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(39) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(39) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC.v(42) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC.v(55) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC.v(76) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC.v(80) " "Output port \"VGA_BLANK_N\" at DE1_SOC.v(80) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC.v(86) " "Output port \"VGA_SYNC_N\" at DE1_SOC.v(86) has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679157114949 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xy_coordinates xy_coordinates:UU " "Elaborating entity \"xy_coordinates\" for hierarchy \"xy_coordinates:UU\"" {  } { { "All_Modules/DE1_SOC.v" "UU" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 xy_coordinates.v(28) " "Verilog HDL assignment warning at xy_coordinates.v(28): truncated value with size 32 to match size of target (7)" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/xy_coordinates.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679157114951 "|DE1_SOC|xy_coordinates:UU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 xy_coordinates.v(31) " "Verilog HDL assignment warning at xy_coordinates.v(31): truncated value with size 32 to match size of target (8)" {  } { { "All_Modules/xy_coordinates.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/xy_coordinates.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679157114951 "|DE1_SOC|xy_coordinates:UU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VA_A " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VA_A\"" {  } { { "All_Modules/DE1_SOC.v" "VA_A" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VA_A\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VA_A\|vga_address_translator:user_input_translator\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157114953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VA_A\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VA_A\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VA_A\|altsyncram:VideoMemory\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VA_A\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VA_A\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115013 ""}  } { { "All_Modules/vga_adapter/vga_adapter.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679157115013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altsyncram_fom1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157115071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157115071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157115128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157115128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157115178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157115178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altsyncram_fom1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157115231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157115231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VA_A\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altsyncram_fom1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VA_A\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "mypll" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_adapter/vga_pll.v" "altpll_component" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679157115280 ""}  } { { "All_Modules/vga_adapter/vga_pll.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679157115280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679157115332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157115332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VA_A\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VA_A\|vga_controller:controller\"" {  } { { "All_Modules/vga_adapter/vga_adapter.v" "controller" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/vga_adapter/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157115335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679157115784 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679157115793 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1679157115793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679157115837 "|DE1_SOC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679157115837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679157115925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679157116273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679157116273 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VA_A\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1679157116309 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1679157116309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "All_Modules/DE1_SOC.v" "" { Text "D:/DSD Quartus/Bresenham_Lines_FPGA/DE1_SOC/All_Modules/DE1_SOC.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679157116359 "|DE1_SOC|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679157116359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679157116361 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679157116361 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "60 " "Implemented 60 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1679157116361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679157116361 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679157116361 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1679157116361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679157116361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679157116384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 21:31:56 2023 " "Processing ended: Sat Mar 18 21:31:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679157116384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679157116384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679157116384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679157116384 ""}
