/*-----------------------------------------------------*/
// axi_4to4_biu.sv is generated by ../../script/gen_axi_biu.sh
//
//                                         2021-11-17
//                                           22:37:41
/*-----------------------------------------------------*/

module axi_4to4_biu (
    input                  aclk,
    input                  aresetn,
    input         [  1: 0] s0_awburst,
    input         [  9: 0] s0_awid,
    input         [ 31: 0] s0_awaddr,
    input         [  2: 0] s0_awsize,
    input         [  7: 0] s0_awlen,
    input                  s0_awvalid,
    output logic           s0_awready,
    input         [  3: 0] s0_wstrb,
    input         [  9: 0] s0_wid,
    input         [ 31: 0] s0_wdata,
    input                  s0_wlast,
    input                  s0_wvalid,
    output logic           s0_wready,
    output logic  [  9: 0] s0_bid,
    output logic  [  1: 0] s0_bresp,
    output logic           s0_bvalid,
    input                  s0_bready,
    input         [ 31: 0] s0_araddr,
    input         [  1: 0] s0_arburst,
    input         [  2: 0] s0_arsize,
    input         [  9: 0] s0_arid,
    input         [  7: 0] s0_arlen,
    input                  s0_arvalid,
    output logic           s0_arready,
    output logic  [ 31: 0] s0_rdata,
    output logic  [  1: 0] s0_rresp,
    output logic  [  9: 0] s0_rid,
    output logic           s0_rlast,
    output logic           s0_rvalid,
    input                  s0_rready,
    input         [  1: 0] s1_awburst,
    input         [  9: 0] s1_awid,
    input         [ 31: 0] s1_awaddr,
    input         [  2: 0] s1_awsize,
    input         [  7: 0] s1_awlen,
    input                  s1_awvalid,
    output logic           s1_awready,
    input         [  3: 0] s1_wstrb,
    input         [  9: 0] s1_wid,
    input         [ 31: 0] s1_wdata,
    input                  s1_wlast,
    input                  s1_wvalid,
    output logic           s1_wready,
    output logic  [  9: 0] s1_bid,
    output logic  [  1: 0] s1_bresp,
    output logic           s1_bvalid,
    input                  s1_bready,
    input         [ 31: 0] s1_araddr,
    input         [  1: 0] s1_arburst,
    input         [  2: 0] s1_arsize,
    input         [  9: 0] s1_arid,
    input         [  7: 0] s1_arlen,
    input                  s1_arvalid,
    output logic           s1_arready,
    output logic  [ 31: 0] s1_rdata,
    output logic  [  1: 0] s1_rresp,
    output logic  [  9: 0] s1_rid,
    output logic           s1_rlast,
    output logic           s1_rvalid,
    input                  s1_rready,
    input         [  1: 0] s2_awburst,
    input         [  9: 0] s2_awid,
    input         [ 31: 0] s2_awaddr,
    input         [  2: 0] s2_awsize,
    input         [  7: 0] s2_awlen,
    input                  s2_awvalid,
    output logic           s2_awready,
    input         [  3: 0] s2_wstrb,
    input         [  9: 0] s2_wid,
    input         [ 31: 0] s2_wdata,
    input                  s2_wlast,
    input                  s2_wvalid,
    output logic           s2_wready,
    output logic  [  9: 0] s2_bid,
    output logic  [  1: 0] s2_bresp,
    output logic           s2_bvalid,
    input                  s2_bready,
    input         [ 31: 0] s2_araddr,
    input         [  1: 0] s2_arburst,
    input         [  2: 0] s2_arsize,
    input         [  9: 0] s2_arid,
    input         [  7: 0] s2_arlen,
    input                  s2_arvalid,
    output logic           s2_arready,
    output logic  [ 31: 0] s2_rdata,
    output logic  [  1: 0] s2_rresp,
    output logic  [  9: 0] s2_rid,
    output logic           s2_rlast,
    output logic           s2_rvalid,
    input                  s2_rready,
    input         [  1: 0] s3_awburst,
    input         [  9: 0] s3_awid,
    input         [ 31: 0] s3_awaddr,
    input         [  2: 0] s3_awsize,
    input         [  7: 0] s3_awlen,
    input                  s3_awvalid,
    output logic           s3_awready,
    input         [  3: 0] s3_wstrb,
    input         [  9: 0] s3_wid,
    input         [ 31: 0] s3_wdata,
    input                  s3_wlast,
    input                  s3_wvalid,
    output logic           s3_wready,
    output logic  [  9: 0] s3_bid,
    output logic  [  1: 0] s3_bresp,
    output logic           s3_bvalid,
    input                  s3_bready,
    input         [ 31: 0] s3_araddr,
    input         [  1: 0] s3_arburst,
    input         [  2: 0] s3_arsize,
    input         [  9: 0] s3_arid,
    input         [  7: 0] s3_arlen,
    input                  s3_arvalid,
    output logic           s3_arready,
    output logic  [ 31: 0] s3_rdata,
    output logic  [  1: 0] s3_rresp,
    output logic  [  9: 0] s3_rid,
    output logic           s3_rlast,
    output logic           s3_rvalid,
    input                  s3_rready,
    output logic  [  1: 0] m0_awburst,
    output logic  [ 11: 0] m0_awid,
    output logic  [ 31: 0] m0_awaddr,
    output logic  [  2: 0] m0_awsize,
    output logic  [  7: 0] m0_awlen,
    output logic           m0_awvalid,
    input                  m0_awready,
    output logic  [  3: 0] m0_wstrb,
    output logic  [ 11: 0] m0_wid,
    output logic  [ 31: 0] m0_wdata,
    output logic           m0_wlast,
    output logic           m0_wvalid,
    input                  m0_wready,
    input         [ 11: 0] m0_bid,
    input         [  1: 0] m0_bresp,
    input                  m0_bvalid,
    output logic           m0_bready,
    output logic  [ 31: 0] m0_araddr,
    output logic  [  1: 0] m0_arburst,
    output logic  [  2: 0] m0_arsize,
    output logic  [ 11: 0] m0_arid,
    output logic  [  7: 0] m0_arlen,
    output logic           m0_arvalid,
    input                  m0_arready,
    input         [ 31: 0] m0_rdata,
    input         [  1: 0] m0_rresp,
    input         [ 11: 0] m0_rid,
    input                  m0_rlast,
    input                  m0_rvalid,
    output logic           m0_rready,
    output logic  [  1: 0] m1_awburst,
    output logic  [ 11: 0] m1_awid,
    output logic  [ 31: 0] m1_awaddr,
    output logic  [  2: 0] m1_awsize,
    output logic  [  7: 0] m1_awlen,
    output logic           m1_awvalid,
    input                  m1_awready,
    output logic  [  3: 0] m1_wstrb,
    output logic  [ 11: 0] m1_wid,
    output logic  [ 31: 0] m1_wdata,
    output logic           m1_wlast,
    output logic           m1_wvalid,
    input                  m1_wready,
    input         [ 11: 0] m1_bid,
    input         [  1: 0] m1_bresp,
    input                  m1_bvalid,
    output logic           m1_bready,
    output logic  [ 31: 0] m1_araddr,
    output logic  [  1: 0] m1_arburst,
    output logic  [  2: 0] m1_arsize,
    output logic  [ 11: 0] m1_arid,
    output logic  [  7: 0] m1_arlen,
    output logic           m1_arvalid,
    input                  m1_arready,
    input         [ 31: 0] m1_rdata,
    input         [  1: 0] m1_rresp,
    input         [ 11: 0] m1_rid,
    input                  m1_rlast,
    input                  m1_rvalid,
    output logic           m1_rready,
    output logic  [  1: 0] m2_awburst,
    output logic  [ 11: 0] m2_awid,
    output logic  [ 31: 0] m2_awaddr,
    output logic  [  2: 0] m2_awsize,
    output logic  [  7: 0] m2_awlen,
    output logic           m2_awvalid,
    input                  m2_awready,
    output logic  [  3: 0] m2_wstrb,
    output logic  [ 11: 0] m2_wid,
    output logic  [ 31: 0] m2_wdata,
    output logic           m2_wlast,
    output logic           m2_wvalid,
    input                  m2_wready,
    input         [ 11: 0] m2_bid,
    input         [  1: 0] m2_bresp,
    input                  m2_bvalid,
    output logic           m2_bready,
    output logic  [ 31: 0] m2_araddr,
    output logic  [  1: 0] m2_arburst,
    output logic  [  2: 0] m2_arsize,
    output logic  [ 11: 0] m2_arid,
    output logic  [  7: 0] m2_arlen,
    output logic           m2_arvalid,
    input                  m2_arready,
    input         [ 31: 0] m2_rdata,
    input         [  1: 0] m2_rresp,
    input         [ 11: 0] m2_rid,
    input                  m2_rlast,
    input                  m2_rvalid,
    output logic           m2_rready,
    output logic  [  1: 0] m3_awburst,
    output logic  [ 11: 0] m3_awid,
    output logic  [ 31: 0] m3_awaddr,
    output logic  [  2: 0] m3_awsize,
    output logic  [  7: 0] m3_awlen,
    output logic           m3_awvalid,
    input                  m3_awready,
    output logic  [  3: 0] m3_wstrb,
    output logic  [ 11: 0] m3_wid,
    output logic  [ 31: 0] m3_wdata,
    output logic           m3_wlast,
    output logic           m3_wvalid,
    input                  m3_wready,
    input         [ 11: 0] m3_bid,
    input         [  1: 0] m3_bresp,
    input                  m3_bvalid,
    output logic           m3_bready,
    output logic  [ 31: 0] m3_araddr,
    output logic  [  1: 0] m3_arburst,
    output logic  [  2: 0] m3_arsize,
    output logic  [ 11: 0] m3_arid,
    output logic  [  7: 0] m3_arlen,
    output logic           m3_arvalid,
    input                  m3_arready,
    input         [ 31: 0] m3_rdata,
    input         [  1: 0] m3_rresp,
    input         [ 11: 0] m3_rid,
    input                  m3_rlast,
    input                  m3_rvalid,
    output logic           m3_rready
);

logic [  1: 0] i1_awburst;
logic [ 11: 0] i1_awid;
logic [ 31: 0] i1_awaddr;
logic [  2: 0] i1_awsize;
logic [  7: 0] i1_awlen;
logic          i1_awvalid;
logic          i1_awready;
logic [  3: 0] i1_wstrb;
logic [ 11: 0] i1_wid;
logic [ 31: 0] i1_wdata;
logic          i1_wlast;
logic          i1_wvalid;
logic          i1_wready;
logic [ 11: 0] i1_bid;
logic [  1: 0] i1_bresp;
logic          i1_bvalid;
logic          i1_bready;
logic [ 31: 0] i1_araddr;
logic [  1: 0] i1_arburst;
logic [  2: 0] i1_arsize;
logic [ 11: 0] i1_arid;
logic [  7: 0] i1_arlen;
logic          i1_arvalid;
logic          i1_arready;
logic [ 31: 0] i1_rdata;
logic [  1: 0] i1_rresp;
logic [ 11: 0] i1_rid;
logic          i1_rlast;
logic          i1_rvalid;
logic          i1_rready;

logic [  1: 0] i2_awburst;
logic [ 11: 0] i2_awid;
logic [ 31: 0] i2_awaddr;
logic [  2: 0] i2_awsize;
logic [  7: 0] i2_awlen;
logic          i2_awvalid;
logic          i2_awready;
logic [  3: 0] i2_wstrb;
logic [ 11: 0] i2_wid;
logic [ 31: 0] i2_wdata;
logic          i2_wlast;
logic          i2_wvalid;
logic          i2_wready;
logic [ 11: 0] i2_bid;
logic [  1: 0] i2_bresp;
logic          i2_bvalid;
logic          i2_bready;
logic [ 31: 0] i2_araddr;
logic [  1: 0] i2_arburst;
logic [  2: 0] i2_arsize;
logic [ 11: 0] i2_arid;
logic [  7: 0] i2_arlen;
logic          i2_arvalid;
logic          i2_arready;
logic [ 31: 0] i2_rdata;
logic [  1: 0] i2_rresp;
logic [ 11: 0] i2_rid;
logic          i2_rlast;
logic          i2_rvalid;
logic          i2_rready;

axi_4to1_mux u_mux (
    .aclk          ( aclk       ),
    .aresetn       ( aresetn    ),
    .s0_awburst    ( s0_awburst ),
    .s0_awid       ( s0_awid    ),
    .s0_awaddr     ( s0_awaddr  ),
    .s0_awsize     ( s0_awsize  ),
    .s0_awlen      ( s0_awlen   ),
    .s0_awvalid    ( s0_awvalid ),
    .s0_awready    ( s0_awready ),
    .s0_wstrb      ( s0_wstrb   ),
    .s0_wid        ( s0_wid     ),
    .s0_wdata      ( s0_wdata   ),
    .s0_wlast      ( s0_wlast   ),
    .s0_wvalid     ( s0_wvalid  ),
    .s0_wready     ( s0_wready  ),
    .s0_bid        ( s0_bid     ),
    .s0_bresp      ( s0_bresp   ),
    .s0_bvalid     ( s0_bvalid  ),
    .s0_bready     ( s0_bready  ),
    .s0_araddr     ( s0_araddr  ),
    .s0_arburst    ( s0_arburst ),
    .s0_arsize     ( s0_arsize  ),
    .s0_arid       ( s0_arid    ),
    .s0_arlen      ( s0_arlen   ),
    .s0_arvalid    ( s0_arvalid ),
    .s0_arready    ( s0_arready ),
    .s0_rdata      ( s0_rdata   ),
    .s0_rresp      ( s0_rresp   ),
    .s0_rid        ( s0_rid     ),
    .s0_rlast      ( s0_rlast   ),
    .s0_rvalid     ( s0_rvalid  ),
    .s0_rready     ( s0_rready  ),
    .s1_awburst    ( s1_awburst ),
    .s1_awid       ( s1_awid    ),
    .s1_awaddr     ( s1_awaddr  ),
    .s1_awsize     ( s1_awsize  ),
    .s1_awlen      ( s1_awlen   ),
    .s1_awvalid    ( s1_awvalid ),
    .s1_awready    ( s1_awready ),
    .s1_wstrb      ( s1_wstrb   ),
    .s1_wid        ( s1_wid     ),
    .s1_wdata      ( s1_wdata   ),
    .s1_wlast      ( s1_wlast   ),
    .s1_wvalid     ( s1_wvalid  ),
    .s1_wready     ( s1_wready  ),
    .s1_bid        ( s1_bid     ),
    .s1_bresp      ( s1_bresp   ),
    .s1_bvalid     ( s1_bvalid  ),
    .s1_bready     ( s1_bready  ),
    .s1_araddr     ( s1_araddr  ),
    .s1_arburst    ( s1_arburst ),
    .s1_arsize     ( s1_arsize  ),
    .s1_arid       ( s1_arid    ),
    .s1_arlen      ( s1_arlen   ),
    .s1_arvalid    ( s1_arvalid ),
    .s1_arready    ( s1_arready ),
    .s1_rdata      ( s1_rdata   ),
    .s1_rresp      ( s1_rresp   ),
    .s1_rid        ( s1_rid     ),
    .s1_rlast      ( s1_rlast   ),
    .s1_rvalid     ( s1_rvalid  ),
    .s1_rready     ( s1_rready  ),
    .s2_awburst    ( s2_awburst ),
    .s2_awid       ( s2_awid    ),
    .s2_awaddr     ( s2_awaddr  ),
    .s2_awsize     ( s2_awsize  ),
    .s2_awlen      ( s2_awlen   ),
    .s2_awvalid    ( s2_awvalid ),
    .s2_awready    ( s2_awready ),
    .s2_wstrb      ( s2_wstrb   ),
    .s2_wid        ( s2_wid     ),
    .s2_wdata      ( s2_wdata   ),
    .s2_wlast      ( s2_wlast   ),
    .s2_wvalid     ( s2_wvalid  ),
    .s2_wready     ( s2_wready  ),
    .s2_bid        ( s2_bid     ),
    .s2_bresp      ( s2_bresp   ),
    .s2_bvalid     ( s2_bvalid  ),
    .s2_bready     ( s2_bready  ),
    .s2_araddr     ( s2_araddr  ),
    .s2_arburst    ( s2_arburst ),
    .s2_arsize     ( s2_arsize  ),
    .s2_arid       ( s2_arid    ),
    .s2_arlen      ( s2_arlen   ),
    .s2_arvalid    ( s2_arvalid ),
    .s2_arready    ( s2_arready ),
    .s2_rdata      ( s2_rdata   ),
    .s2_rresp      ( s2_rresp   ),
    .s2_rid        ( s2_rid     ),
    .s2_rlast      ( s2_rlast   ),
    .s2_rvalid     ( s2_rvalid  ),
    .s2_rready     ( s2_rready  ),
    .s3_awburst    ( s3_awburst ),
    .s3_awid       ( s3_awid    ),
    .s3_awaddr     ( s3_awaddr  ),
    .s3_awsize     ( s3_awsize  ),
    .s3_awlen      ( s3_awlen   ),
    .s3_awvalid    ( s3_awvalid ),
    .s3_awready    ( s3_awready ),
    .s3_wstrb      ( s3_wstrb   ),
    .s3_wid        ( s3_wid     ),
    .s3_wdata      ( s3_wdata   ),
    .s3_wlast      ( s3_wlast   ),
    .s3_wvalid     ( s3_wvalid  ),
    .s3_wready     ( s3_wready  ),
    .s3_bid        ( s3_bid     ),
    .s3_bresp      ( s3_bresp   ),
    .s3_bvalid     ( s3_bvalid  ),
    .s3_bready     ( s3_bready  ),
    .s3_araddr     ( s3_araddr  ),
    .s3_arburst    ( s3_arburst ),
    .s3_arsize     ( s3_arsize  ),
    .s3_arid       ( s3_arid    ),
    .s3_arlen      ( s3_arlen   ),
    .s3_arvalid    ( s3_arvalid ),
    .s3_arready    ( s3_arready ),
    .s3_rdata      ( s3_rdata   ),
    .s3_rresp      ( s3_rresp   ),
    .s3_rid        ( s3_rid     ),
    .s3_rlast      ( s3_rlast   ),
    .s3_rvalid     ( s3_rvalid  ),
    .s3_rready     ( s3_rready  ),
    .m_awburst     ( i1_awburst  ),
    .m_awid        ( i1_awid     ),
    .m_awaddr      ( i1_awaddr   ),
    .m_awsize      ( i1_awsize   ),
    .m_awlen       ( i1_awlen    ),
    .m_awvalid     ( i1_awvalid  ),
    .m_awready     ( i1_awready  ),
    .m_wstrb       ( i1_wstrb    ),
    .m_wid         ( i1_wid      ),
    .m_wdata       ( i1_wdata    ),
    .m_wlast       ( i1_wlast    ),
    .m_wvalid      ( i1_wvalid   ),
    .m_wready      ( i1_wready   ),
    .m_bid         ( i1_bid      ),
    .m_bresp       ( i1_bresp    ),
    .m_bvalid      ( i1_bvalid   ),
    .m_bready      ( i1_bready   ),
    .m_araddr      ( i1_araddr   ),
    .m_arburst     ( i1_arburst  ),
    .m_arsize      ( i1_arsize   ),
    .m_arid        ( i1_arid     ),
    .m_arlen       ( i1_arlen    ),
    .m_arvalid     ( i1_arvalid  ),
    .m_arready     ( i1_arready  ),
    .m_rdata       ( i1_rdata    ),
    .m_rresp       ( i1_rresp    ),
    .m_rid         ( i1_rid      ),
    .m_rlast       ( i1_rlast    ),
    .m_rvalid      ( i1_rvalid   ),
    .m_rready      ( i1_rready   )
);

axi_slice u_axi_slice (
    .aclk          ( aclk       ),
    .aresetn       ( aresetn    ),

    // AXI slave port
    .s_awpayload   ( {i1_awburst,
                      i1_awid  ,
                      i1_awaddr,
                      i1_awsize,
                      i1_awlen} ),
    .s_awvalid     ( i1_awvalid ),
    .s_awready     ( i1_awready ),
    .s_wpayload    ( {i1_wstrb,
                      i1_wid  ,
                      i1_wdata,
                      i1_wlast} ),
    .s_wvalid      ( i1_wvalid  ),
    .s_wready      ( i1_wready  ),
    .s_bpayload    ( {i1_bid,
                      i1_bresp} ),
    .s_bvalid      ( i1_bvalid  ),
    .s_bready      ( i1_bready  ),
    .s_arpayload   ( {i1_araddr,
                      i1_arburst,
                      i1_arsize,
                      i1_arid,
                      i1_arlen} ),
    .s_arvalid     ( i1_arvalid ),
    .s_arready     ( i1_arready ),
    .s_rpayload    ( {i1_rdata,
                      i1_rresp,
                      i1_rid,
                      i1_rlast} ),
    .s_rvalid      ( i1_rvalid  ),
    .s_rready      ( i1_rready  ),

    // AXI master port
    .m_awpayload   ( {i2_awburst,
                      i2_awid  ,
                      i2_awaddr,
                      i2_awsize,
                      i2_awlen} ),
    .m_awvalid     ( i2_awvalid ),
    .m_awready     ( i2_awready ),
    .m_wpayload    ( {i2_wstrb,
                      i2_wid  ,
                      i2_wdata,
                      i2_wlast} ),
    .m_wvalid      ( i2_wvalid  ),
    .m_wready      ( i2_wready  ),
    .m_bpayload    ( {i2_bid,
                      i2_bresp} ),
    .m_bvalid      ( i2_bvalid  ),
    .m_bready      ( i2_bready  ),
    .m_arpayload   ( {i2_araddr,
                      i2_arburst,
                      i2_arsize,
                      i2_arid,
                      i2_arlen} ),
    .m_arvalid     ( i2_arvalid ),
    .m_arready     ( i2_arready ),
    .m_rpayload    ( {i2_rdata,
                      i2_rresp,
                      i2_rid,
                      i2_rlast} ),
    .m_rvalid      ( i2_rvalid  ),
    .m_rready      ( i2_rready  )
);

axi_1to4_dec u_dec (
    .aclk          ( aclk       ),
    .aresetn       ( aresetn    ),
    .s_awburst     ( i2_awburst  ),
    .s_awid        ( i2_awid     ),
    .s_awaddr      ( i2_awaddr   ),
    .s_awsize      ( i2_awsize   ),
    .s_awlen       ( i2_awlen    ),
    .s_awvalid     ( i2_awvalid  ),
    .s_awready     ( i2_awready  ),
    .s_wstrb       ( i2_wstrb    ),
    .s_wid         ( i2_wid      ),
    .s_wdata       ( i2_wdata    ),
    .s_wlast       ( i2_wlast    ),
    .s_wvalid      ( i2_wvalid   ),
    .s_wready      ( i2_wready   ),
    .s_bid         ( i2_bid      ),
    .s_bresp       ( i2_bresp    ),
    .s_bvalid      ( i2_bvalid   ),
    .s_bready      ( i2_bready   ),
    .s_araddr      ( i2_araddr   ),
    .s_arburst     ( i2_arburst  ),
    .s_arsize      ( i2_arsize   ),
    .s_arid        ( i2_arid     ),
    .s_arlen       ( i2_arlen    ),
    .s_arvalid     ( i2_arvalid  ),
    .s_arready     ( i2_arready  ),
    .s_rdata       ( i2_rdata    ),
    .s_rresp       ( i2_rresp    ),
    .s_rid         ( i2_rid      ),
    .s_rlast       ( i2_rlast    ),
    .s_rvalid      ( i2_rvalid   ),
    .s_rready      ( i2_rready   ),
    .m0_awburst    ( m0_awburst ),
    .m0_awid       ( m0_awid    ),
    .m0_awaddr     ( m0_awaddr  ),
    .m0_awsize     ( m0_awsize  ),
    .m0_awlen      ( m0_awlen   ),
    .m0_awvalid    ( m0_awvalid ),
    .m0_awready    ( m0_awready ),
    .m0_wstrb      ( m0_wstrb   ),
    .m0_wid        ( m0_wid     ),
    .m0_wdata      ( m0_wdata   ),
    .m0_wlast      ( m0_wlast   ),
    .m0_wvalid     ( m0_wvalid  ),
    .m0_wready     ( m0_wready  ),
    .m0_bid        ( m0_bid     ),
    .m0_bresp      ( m0_bresp   ),
    .m0_bvalid     ( m0_bvalid  ),
    .m0_bready     ( m0_bready  ),
    .m0_araddr     ( m0_araddr  ),
    .m0_arburst    ( m0_arburst ),
    .m0_arsize     ( m0_arsize  ),
    .m0_arid       ( m0_arid    ),
    .m0_arlen      ( m0_arlen   ),
    .m0_arvalid    ( m0_arvalid ),
    .m0_arready    ( m0_arready ),
    .m0_rdata      ( m0_rdata   ),
    .m0_rresp      ( m0_rresp   ),
    .m0_rid        ( m0_rid     ),
    .m0_rlast      ( m0_rlast   ),
    .m0_rvalid     ( m0_rvalid  ),
    .m0_rready     ( m0_rready  ),
    .m1_awburst    ( m1_awburst ),
    .m1_awid       ( m1_awid    ),
    .m1_awaddr     ( m1_awaddr  ),
    .m1_awsize     ( m1_awsize  ),
    .m1_awlen      ( m1_awlen   ),
    .m1_awvalid    ( m1_awvalid ),
    .m1_awready    ( m1_awready ),
    .m1_wstrb      ( m1_wstrb   ),
    .m1_wid        ( m1_wid     ),
    .m1_wdata      ( m1_wdata   ),
    .m1_wlast      ( m1_wlast   ),
    .m1_wvalid     ( m1_wvalid  ),
    .m1_wready     ( m1_wready  ),
    .m1_bid        ( m1_bid     ),
    .m1_bresp      ( m1_bresp   ),
    .m1_bvalid     ( m1_bvalid  ),
    .m1_bready     ( m1_bready  ),
    .m1_araddr     ( m1_araddr  ),
    .m1_arburst    ( m1_arburst ),
    .m1_arsize     ( m1_arsize  ),
    .m1_arid       ( m1_arid    ),
    .m1_arlen      ( m1_arlen   ),
    .m1_arvalid    ( m1_arvalid ),
    .m1_arready    ( m1_arready ),
    .m1_rdata      ( m1_rdata   ),
    .m1_rresp      ( m1_rresp   ),
    .m1_rid        ( m1_rid     ),
    .m1_rlast      ( m1_rlast   ),
    .m1_rvalid     ( m1_rvalid  ),
    .m1_rready     ( m1_rready  ),
    .m2_awburst    ( m2_awburst ),
    .m2_awid       ( m2_awid    ),
    .m2_awaddr     ( m2_awaddr  ),
    .m2_awsize     ( m2_awsize  ),
    .m2_awlen      ( m2_awlen   ),
    .m2_awvalid    ( m2_awvalid ),
    .m2_awready    ( m2_awready ),
    .m2_wstrb      ( m2_wstrb   ),
    .m2_wid        ( m2_wid     ),
    .m2_wdata      ( m2_wdata   ),
    .m2_wlast      ( m2_wlast   ),
    .m2_wvalid     ( m2_wvalid  ),
    .m2_wready     ( m2_wready  ),
    .m2_bid        ( m2_bid     ),
    .m2_bresp      ( m2_bresp   ),
    .m2_bvalid     ( m2_bvalid  ),
    .m2_bready     ( m2_bready  ),
    .m2_araddr     ( m2_araddr  ),
    .m2_arburst    ( m2_arburst ),
    .m2_arsize     ( m2_arsize  ),
    .m2_arid       ( m2_arid    ),
    .m2_arlen      ( m2_arlen   ),
    .m2_arvalid    ( m2_arvalid ),
    .m2_arready    ( m2_arready ),
    .m2_rdata      ( m2_rdata   ),
    .m2_rresp      ( m2_rresp   ),
    .m2_rid        ( m2_rid     ),
    .m2_rlast      ( m2_rlast   ),
    .m2_rvalid     ( m2_rvalid  ),
    .m2_rready     ( m2_rready  ),
    .m3_awburst    ( m3_awburst ),
    .m3_awid       ( m3_awid    ),
    .m3_awaddr     ( m3_awaddr  ),
    .m3_awsize     ( m3_awsize  ),
    .m3_awlen      ( m3_awlen   ),
    .m3_awvalid    ( m3_awvalid ),
    .m3_awready    ( m3_awready ),
    .m3_wstrb      ( m3_wstrb   ),
    .m3_wid        ( m3_wid     ),
    .m3_wdata      ( m3_wdata   ),
    .m3_wlast      ( m3_wlast   ),
    .m3_wvalid     ( m3_wvalid  ),
    .m3_wready     ( m3_wready  ),
    .m3_bid        ( m3_bid     ),
    .m3_bresp      ( m3_bresp   ),
    .m3_bvalid     ( m3_bvalid  ),
    .m3_bready     ( m3_bready  ),
    .m3_araddr     ( m3_araddr  ),
    .m3_arburst    ( m3_arburst ),
    .m3_arsize     ( m3_arsize  ),
    .m3_arid       ( m3_arid    ),
    .m3_arlen      ( m3_arlen   ),
    .m3_arvalid    ( m3_arvalid ),
    .m3_arready    ( m3_arready ),
    .m3_rdata      ( m3_rdata   ),
    .m3_rresp      ( m3_rresp   ),
    .m3_rid        ( m3_rid     ),
    .m3_rlast      ( m3_rlast   ),
    .m3_rvalid     ( m3_rvalid  ),
    .m3_rready     ( m3_rready  )
);

endmodule
