#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 21 11:53:51 2025
# Process ID: 18064
# Current directory: C:/Xilinx/Switch Folder/Caravel_NPU_FPGA_2025/CARAVEL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15428 C:\Xilinx\Switch Folder\Caravel_NPU_FPGA_2025\CARAVEL\CARAVEL.xpr
# Log file: C:/Xilinx/Switch Folder/Caravel_NPU_FPGA_2025/CARAVEL/vivado.log
# Journal file: C:/Xilinx/Switch Folder/Caravel_NPU_FPGA_2025/CARAVEL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Xilinx/Switch Folder/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Xilinx/Switch Folder/Caravel_NPU_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/MainMemory.v', nor could it be found using path 'C:/Xilinx/CaravelFPGA/Caravel_FPGA_2025/CARAVEL/CARAVEL.srcs/sources_1/imports/imports/TopLevel/MainMemory.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 726.203 ; gain = 94.938
update_compile_order -fileset sources_1
