/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [25:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_46z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_52z;
  wire [10:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[21] ? in_data[43] : in_data[78];
  assign celloutsig_0_8z = celloutsig_0_2z ? in_data[18] : celloutsig_0_2z;
  assign celloutsig_0_37z = !(celloutsig_0_20z[4] ? celloutsig_0_32z : celloutsig_0_29z[0]);
  assign celloutsig_1_5z = !(celloutsig_1_3z[5] ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_5z);
  assign celloutsig_0_23z = !(celloutsig_0_22z[4] ? celloutsig_0_0z : celloutsig_0_8z);
  assign celloutsig_0_32z = ~(celloutsig_0_5z | celloutsig_0_11z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | in_data[16]);
  assign celloutsig_1_15z = ~(celloutsig_1_14z | celloutsig_1_8z[8]);
  assign celloutsig_0_17z = ~((celloutsig_0_6z[8] | celloutsig_0_4z) & celloutsig_0_9z[9]);
  assign celloutsig_1_0z = in_data[166] | in_data[148];
  assign celloutsig_0_26z = celloutsig_0_8z | celloutsig_0_7z;
  assign celloutsig_0_41z = celloutsig_0_26z ^ celloutsig_0_24z;
  assign celloutsig_0_2z = in_data[14] ^ in_data[19];
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_24z = ~(celloutsig_0_17z ^ celloutsig_0_9z[0]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_3z[9:7];
  reg [14:0] _20_;
  always_ff @(negedge celloutsig_1_3z[8], negedge clkin_data[32])
    if (!clkin_data[32]) _20_ <= 15'h0000;
    else _20_ <= { celloutsig_0_3z[5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[14:7], _00_, _02_[5:0] } = _20_;
  assign celloutsig_0_38z = in_data[23:18] < celloutsig_0_31z[9:4];
  assign celloutsig_0_13z = celloutsig_0_9z[7:2] < { celloutsig_0_9z[4:1], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_14z[5:1], celloutsig_0_4z, celloutsig_0_0z } < { celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_14z = _01_[1] & ~(_01_[0]);
  assign celloutsig_1_1z = in_data[148:146] % { 1'h1, in_data[168:167] };
  assign celloutsig_0_20z = { celloutsig_0_9z[6:1], celloutsig_0_17z, celloutsig_0_17z } % { 1'h1, celloutsig_0_15z[9:3] };
  assign celloutsig_0_46z = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_23z } * in_data[50:42];
  assign celloutsig_0_56z = { _02_[11:7], _00_, _02_[5:1] } * { celloutsig_0_46z[7:1], celloutsig_0_38z, celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_13z };
  assign celloutsig_0_6z = { in_data[66:58], celloutsig_0_0z } * { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_7z[10:4], celloutsig_1_4z, celloutsig_1_10z } * { _01_, celloutsig_1_8z };
  assign celloutsig_0_9z = { in_data[24:15], celloutsig_0_5z } * { celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_14z[5:1] * celloutsig_0_19z;
  assign celloutsig_0_52z = - { celloutsig_0_46z[3:1], celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_8z = - in_data[152:141];
  assign celloutsig_0_16z = - { celloutsig_0_9z[5:4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[43:21] !== in_data[70:48];
  assign celloutsig_1_4z = celloutsig_1_3z[10] & celloutsig_1_2z[0];
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_8z;
  assign celloutsig_0_33z = celloutsig_0_14z[4:1] >> celloutsig_0_22z[3:0];
  assign celloutsig_0_49z = { celloutsig_0_31z[12:9], celloutsig_0_14z } >> { celloutsig_0_46z[8:3], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_34z[3] };
  assign celloutsig_0_57z = celloutsig_0_49z[7:2] >> { celloutsig_0_52z[4:1], celloutsig_0_21z, celloutsig_0_37z };
  assign celloutsig_1_2z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[180:169] >> { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[124:119], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z } >> celloutsig_1_3z[10:0];
  assign celloutsig_0_3z = { in_data[15:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } <<< { in_data[24:18], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { _02_[9:7], _00_, _02_[5:4] } <<< celloutsig_0_9z[7:2];
  assign celloutsig_0_31z = celloutsig_0_16z[23:10] - { _02_[4:2], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_34z = { celloutsig_0_31z[6], celloutsig_0_17z, celloutsig_0_33z } - celloutsig_0_3z[5:0];
  assign celloutsig_1_18z = celloutsig_1_17z[11:3] - { celloutsig_1_3z[7:0], celloutsig_1_15z };
  assign celloutsig_0_15z = { celloutsig_0_3z[6], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } - { celloutsig_0_9z[8:2], celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_19z = celloutsig_0_18z[4:0] - { celloutsig_0_15z[13:10], celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_15z[6:0], celloutsig_0_0z } - { in_data[38], celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_1_10z = celloutsig_1_8z[9:3] ^ celloutsig_1_8z[10:4];
  assign celloutsig_0_18z = celloutsig_0_6z[7:2] ^ { celloutsig_0_3z[5:1], celloutsig_0_5z };
  assign _02_[6] = _00_;
  assign { out_data[136:128], out_data[98:96], out_data[42:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_3z[10:8], celloutsig_0_56z, celloutsig_0_57z };
endmodule
