static void F_1 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nF_2 ( L_1 , V_1 , V_2 ) ;\r\nF_3 ( V_2 == 0 ) ;\r\nF_4 ( V_1 , V_1 + V_2 ) ;\r\nif ( ! V_5 )\r\nreturn;\r\nV_4 = V_1 & ~ ( V_6 - 1 ) ;\r\nV_3 = ( V_1 + V_2 - 1 ) & ~ ( V_6 - 1 ) ;\r\nwhile( 1 ) {\r\nF_5 ( V_4 ) ;\r\nif ( V_4 == V_3 )\r\nbreak;\r\nV_4 += V_6 ;\r\n}\r\n}\r\nstatic void F_6 ( unsigned long V_1 , unsigned long V_2 )\r\n{\r\nunsigned long V_3 , V_4 ;\r\nF_2 ( L_2 , V_1 , V_2 ) ;\r\nF_3 ( V_2 == 0 ) ;\r\nF_7 ( V_1 , V_1 + V_2 ) ;\r\nif ( ! V_5 )\r\nreturn;\r\nV_4 = V_1 & ~ ( V_6 - 1 ) ;\r\nV_3 = ( V_1 + V_2 - 1 ) & ~ ( V_6 - 1 ) ;\r\nwhile( 1 ) {\r\nF_5 ( V_4 ) ;\r\nif ( V_4 == V_3 )\r\nbreak;\r\nV_4 += V_6 ;\r\n}\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nunsigned long V_7 = F_9 ( 0 ) ;\r\nunsigned long V_3 = V_7 + V_8 ;\r\nF_10 ( 0 ) ;\r\nwhile ( V_7 < V_3 ) {\r\nF_11 ( V_9 , V_7 ) ;\r\nV_7 += V_6 ;\r\n}\r\n}\r\nstatic void F_12 ( void )\r\n{\r\nint V_10 ;\r\nF_13 ( V_11 ) ;\r\nF_10 ( 0 ) ;\r\nF_14 ( 0 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_8 ; V_10 += V_12 )\r\nF_11 ( V_13 , F_9 ( V_10 ) ) ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nif ( F_16 () & V_11 )\r\nreturn;\r\nF_3 ( V_8 == 0 ) ;\r\nF_17 ( F_12 ) ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nint V_10 ;\r\nF_13 ( V_14 ) ;\r\nF_10 ( 0 ) ;\r\nF_14 ( 0 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_15 ; V_10 += V_16 )\r\nF_11 ( V_17 , F_9 ( V_10 ) ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nif ( F_16 () & V_14 )\r\nreturn;\r\nF_20 ( L_3 ) ;\r\nF_17 ( F_18 ) ;\r\nif ( V_5 )\r\nF_15 () ;\r\n}\r\nstatic void F_21 ( void )\r\n{\r\nunsigned long V_18 ;\r\nF_22 ( V_18 ) ;\r\nF_8 () ;\r\nF_23 ( V_11 ) ;\r\nF_24 ( V_18 ) ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nF_23 ( V_14 ) ;\r\nif ( V_5 )\r\nF_21 () ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nunsigned long V_18 , V_1 , V_19 , V_3 , V_20 ;\r\nV_19 = ( unsigned long ) & V_21 ;\r\nV_19 &= ~ ( ( 8 * 1024 * 1024 ) - 1 ) ;\r\nV_3 = V_19 + ( 8 * 1024 * 1024 ) ;\r\nF_22 ( V_18 ) ;\r\nF_13 ( V_11 ) ;\r\nV_20 = ( 256 * 1024 ) ;\r\nfor ( V_1 = V_19 ; V_1 <= V_3 ; V_1 = ( V_19 + V_20 ) ) {\r\nunsigned long * V_22 = ( unsigned long * ) V_1 ;\r\n__asm__ __volatile__("nop" : : "r" (*p));\r\nV_20 <<= 1 ;\r\n}\r\nF_10 ( 0 ) ;\r\nF_14 ( 0 ) ;\r\nF_11 ( V_13 , V_19 ) ;\r\nV_20 = ( 512 * 1024 ) ;\r\nfor ( V_1 = V_19 + ( 512 * 1024 ) ; V_1 <= V_3 ; V_1 = V_19 + V_20 ) {\r\nF_11 ( V_23 , V_1 ) ;\r\nif ( ! F_27 () )\r\nbreak;\r\nV_20 <<= 1 ;\r\n}\r\nV_1 -= V_19 ;\r\nV_8 = V_1 ;\r\nF_23 ( V_11 ) ;\r\nF_24 ( V_18 ) ;\r\n}\r\nvoid F_28 ( void )\r\n{\r\nstruct V_24 * V_25 = & V_26 ;\r\nunsigned int V_27 = F_16 () ;\r\nif ( ( V_27 & V_28 ) )\r\nreturn;\r\nV_25 -> V_29 . V_30 = V_16 ;\r\nV_25 -> V_29 . V_31 = 4 ;\r\nV_25 -> V_29 . V_32 = F_29 ( V_15 / V_25 -> V_29 . V_31 ) ;\r\nV_25 -> V_29 . V_33 = V_15 / V_25 -> V_29 . V_31 ;\r\nV_25 -> V_29 . V_34 = V_15 / ( V_25 -> V_29 . V_30 * V_25 -> V_29 . V_31 ) ;\r\nF_30 ( V_35 L_4 ,\r\n( V_15 >> 10 ) , V_16 ) ;\r\nif ( ! ( V_27 & V_14 ) )\r\nF_19 () ;\r\nV_36 = & V_37 ;\r\nV_5 = 0 ;\r\nV_8 = 0 ;\r\nif ( V_27 & V_38 )\r\nreturn;\r\nF_17 ( F_26 ) ;\r\nF_15 () ;\r\nV_5 = 1 ;\r\nV_25 -> V_39 . V_30 = V_12 ;\r\nV_25 -> V_39 . V_31 = 1 ;\r\nF_20 ( L_5 , ( V_8 >> 10 ) ) ;\r\n}
