Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Nov 27 11:01:58 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file reset_example_top_timing_summary_routed.rpt -pb reset_example_top_timing_summary_routed.pb -rpx reset_example_top_timing_summary_routed.rpx -warn_on_violation
| Design            : reset_example_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           129         
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (65)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (65)
-------------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.421        0.000                      0                16642        0.017        0.000                      0                16642        2.000        0.000                       0                  8329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
SysClk                  {0.000 5.000}      10.000          100.000         
  clk_out1_mmcm_clocks  {0.000 5.000}      10.000          100.000         
  clkfbout_mmcm_clocks  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmcm_clocks        6.421        0.000                      0                16642        0.017        0.000                      0                16642        4.725        0.000                       0                  8325  
  clkfbout_mmcm_clocks                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_mmcm_clocks                        
(none)                                      clk_out1_mmcm_clocks  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk
  To Clock:  SysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_clocks
  To Clock:  clk_out1_mmcm_clocks

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][32]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y118        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][32]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][33]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y118        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][33]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][34]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y118        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][34]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y118        FDRE                                         r  cntr_inst[47].count_reg[47][35]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y118        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][35]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 9.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.597ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.906     9.296    clk100
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][40]/C
                         clock pessimism              0.163     9.459    
                         clock uncertainty           -0.074     9.384    
    SLICE_X71Y119        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     9.300    cntr_inst[47].count_reg[47][40]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 9.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.597ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.906     9.296    clk100
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][41]/C
                         clock pessimism              0.163     9.459    
                         clock uncertainty           -0.074     9.384    
    SLICE_X71Y119        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     9.300    cntr_inst[47].count_reg[47][41]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][42]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 9.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.597ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][42]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.906     9.296    clk100
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][42]/C
                         clock pessimism              0.163     9.459    
                         clock uncertainty           -0.074     9.384    
    SLICE_X71Y119        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     9.300    cntr_inst[47].count_reg[47][42]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][43]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.200ns (5.956%)  route 3.158ns (94.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.704ns = ( 9.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.597ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.940     2.879    sync_reset_out
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][43]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.906     9.296    clk100
    SLICE_X71Y119        FDRE                                         r  cntr_inst[47].count_reg[47][43]/C
                         clock pessimism              0.163     9.459    
                         clock uncertainty           -0.074     9.384    
    SLICE_X71Y119        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.300    cntr_inst[47].count_reg[47][43]
  -------------------------------------------------------------------
                         required time                          9.300    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.200ns (5.958%)  route 3.157ns (94.042%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.939     2.878    sync_reset_out
    SLICE_X71Y114        FDRE                                         r  cntr_inst[47].count_reg[47][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y114        FDRE                                         r  cntr_inst[47].count_reg[47][0]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y114        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][0]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 RESET_BRIDGE_100/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mmcm_clocks rise@10.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.200ns (5.958%)  route 3.157ns (94.042%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.649ns, distribution 1.430ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.597ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.079    -0.479    RESET_BRIDGE_100/clk_out1
    SLICE_X49Y106        FDPE                                         r  RESET_BRIDGE_100/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.362 r  RESET_BRIDGE_100/sync_reset_out_reg/Q
                         net (fo=1, routed)           1.218     0.856    RESET_BRIDGE_100/sync_reset_out_bufg_place
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.939 r  RESET_BRIDGE_100/sync_reset_out_reg_bufg_place/O
                         net (fo=4225, routed)        1.939     2.878    sync_reset_out
    SLICE_X71Y115        FDRE                                         r  cntr_inst[47].count_reg[47][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                     10.000    10.000 r  
    AG12                                              0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513    10.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    10.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    10.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439     6.943 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.315    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.390 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.905     9.295    clk100
    SLICE_X71Y115        FDRE                                         r  cntr_inst[47].count_reg[47][10]/C
                         clock pessimism              0.163     9.458    
                         clock uncertainty           -0.074     9.383    
    SLICE_X71Y115        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     9.299    cntr_inst[47].count_reg[47][10]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  6.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cntr_inst[20].count_reg[20][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[20].count_reg[20][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.194ns (81.513%)  route 0.044ns (18.487%))
  Logic Levels:           3  (CARRY8=2 LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.878ns (routing 0.278ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.309ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.878    -0.400    clk100
    SLICE_X55Y119        FDRE                                         r  cntr_inst[20].count_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.351 f  cntr_inst[20].count_reg[20][0]/Q
                         net (fo=2, routed)           0.033    -0.318    cntr_inst[20].count_reg[20][0]
    SLICE_X55Y119        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015    -0.303 r  cntr_inst[20].count[20][0]_i_3/O
                         net (fo=1, routed)           0.001    -0.302    cntr_inst[20].count[20][0]_i_3_n_0
    SLICE_X55Y119        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.096    -0.206 r  cntr_inst[20].count_reg[20][0]_i_2/CO[7]
                         net (fo=1, routed)           0.000    -0.206    cntr_inst[20].count_reg[20][0]_i_2_n_0
    SLICE_X55Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.172 r  cntr_inst[20].count_reg[20][8]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.162    cntr_inst[20].count_reg[20][8]_i_1_n_15
    SLICE_X55Y120        FDRE                                         r  cntr_inst[20].count_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.074    -0.498    clk100
    SLICE_X55Y120        FDRE                                         r  cntr_inst[20].count_reg[20][8]/C
                         clock pessimism              0.263    -0.235    
    SLICE_X55Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.179    cntr_inst[20].count_reg[20][8]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cntr_inst[46].count_reg[46][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[46].count_reg[46][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.173ns (73.305%)  route 0.063ns (26.695%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.898ns (routing 0.278ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.309ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.898    -0.380    clk100
    SLICE_X66Y117        FDRE                                         r  cntr_inst[46].count_reg[46][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.331 r  cntr_inst[46].count_reg[46][4]/Q
                         net (fo=2, routed)           0.053    -0.278    cntr_inst[46].count_reg[46][4]
    SLICE_X66Y117        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.058    -0.220 r  cntr_inst[46].count_reg[46][0]_i_2/CO[7]
                         net (fo=1, routed)           0.000    -0.220    cntr_inst[46].count_reg[46][0]_i_2_n_0
    SLICE_X66Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.204 r  cntr_inst[46].count_reg[46][8]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.204    cntr_inst[46].count_reg[46][8]_i_1_n_0
    SLICE_X66Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.188 r  cntr_inst[46].count_reg[46][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.188    cntr_inst[46].count_reg[46][16]_i_1_n_0
    SLICE_X66Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.154 r  cntr_inst[46].count_reg[46][24]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.144    cntr_inst[46].count_reg[46][24]_i_1_n_15
    SLICE_X66Y120        FDRE                                         r  cntr_inst[46].count_reg[46][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.092    -0.480    clk100
    SLICE_X66Y120        FDRE                                         r  cntr_inst[46].count_reg[46][24]/C
                         clock pessimism              0.263    -0.217    
    SLICE_X66Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.161    cntr_inst[46].count_reg[46][24]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cntr_inst[47].count_reg[47][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[47].count_reg[47][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.173ns (73.305%)  route 0.063ns (26.695%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.903ns (routing 0.278ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.309ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.903    -0.375    clk100
    SLICE_X71Y117        FDRE                                         r  cntr_inst[47].count_reg[47][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.326 r  cntr_inst[47].count_reg[47][28]/Q
                         net (fo=2, routed)           0.053    -0.273    cntr_inst[47].count_reg[47][28]
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.058    -0.215 r  cntr_inst[47].count_reg[47][24]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.215    cntr_inst[47].count_reg[47][24]_i_1_n_0
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.199 r  cntr_inst[47].count_reg[47][32]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.199    cntr_inst[47].count_reg[47][32]_i_1_n_0
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.016    -0.183 r  cntr_inst[47].count_reg[47][40]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.183    cntr_inst[47].count_reg[47][40]_i_1_n_0
    SLICE_X71Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.149 r  cntr_inst[47].count_reg[47][48]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.139    cntr_inst[47].count_reg[47][48]_i_1_n_15
    SLICE_X71Y120        FDRE                                         r  cntr_inst[47].count_reg[47][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.097    -0.475    clk100
    SLICE_X71Y120        FDRE                                         r  cntr_inst[47].count_reg[47][48]/C
                         clock pessimism              0.263    -0.212    
    SLICE_X71Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.156    cntr_inst[47].count_reg[47][48]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cntr_inst[38].count_reg[38][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[38].count_reg[38][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.172ns (74.459%)  route 0.059ns (25.541%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.874ns (routing 0.278ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.309ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.874    -0.404    clk100
    SLICE_X57Y119        FDRE                                         r  cntr_inst[38].count_reg[38][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.355 r  cntr_inst[38].count_reg[38][48]/Q
                         net (fo=2, routed)           0.049    -0.306    cntr_inst[38].count_reg[38][48]
    SLICE_X57Y119        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.217 r  cntr_inst[38].count_reg[38][48]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.217    cntr_inst[38].count_reg[38][48]_i_1_n_0
    SLICE_X57Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.183 r  cntr_inst[38].count_reg[38][56]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.173    cntr_inst[38].count_reg[38][56]_i_1_n_15
    SLICE_X57Y120        FDRE                                         r  cntr_inst[38].count_reg[38][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.062    -0.510    clk100
    SLICE_X57Y120        FDRE                                         r  cntr_inst[38].count_reg[38][56]/C
                         clock pessimism              0.263    -0.247    
    SLICE_X57Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.191    cntr_inst[38].count_reg[38][56]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cntr_inst[40].count_reg[40][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[40].count_reg[40][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.173ns (74.249%)  route 0.060ns (25.751%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.886ns (routing 0.278ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.309ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.886    -0.392    clk100
    SLICE_X59Y119        FDRE                                         r  cntr_inst[40].count_reg[40][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y119        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.343 r  cntr_inst[40].count_reg[40][17]/Q
                         net (fo=2, routed)           0.050    -0.293    cntr_inst[40].count_reg[40][17]
    SLICE_X59Y119        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.090    -0.203 r  cntr_inst[40].count_reg[40][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.203    cntr_inst[40].count_reg[40][16]_i_1_n_0
    SLICE_X59Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034    -0.169 r  cntr_inst[40].count_reg[40][24]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.159    cntr_inst[40].count_reg[40][24]_i_1_n_15
    SLICE_X59Y120        FDRE                                         r  cntr_inst[40].count_reg[40][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.075    -0.497    clk100
    SLICE_X59Y120        FDRE                                         r  cntr_inst[40].count_reg[40][24]/C
                         clock pessimism              0.263    -0.234    
    SLICE_X59Y120        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.178    cntr_inst[40].count_reg[40][24]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cntr_inst[36].count_reg[36][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[36].count_reg[36][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.172ns (74.459%)  route 0.059ns (25.541%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.866ns (routing 0.278ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.309ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.866    -0.412    clk100
    SLICE_X50Y119        FDRE                                         r  cntr_inst[36].count_reg[36][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.363 r  cntr_inst[36].count_reg[36][16]/Q
                         net (fo=2, routed)           0.049    -0.314    cntr_inst[36].count_reg[36][16]
    SLICE_X50Y119        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.089    -0.225 r  cntr_inst[36].count_reg[36][16]_i_1/CO[7]
                         net (fo=1, routed)           0.000    -0.225    cntr_inst[36].count_reg[36][16]_i_1_n_0
    SLICE_X50Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.034    -0.191 r  cntr_inst[36].count_reg[36][24]_i_1/O[0]
                         net (fo=1, routed)           0.010    -0.181    cntr_inst[36].count_reg[36][24]_i_1_n_15
    SLICE_X50Y120        FDRE                                         r  cntr_inst[36].count_reg[36][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.053    -0.519    clk100
    SLICE_X50Y120        FDRE                                         r  cntr_inst[36].count_reg[36][24]/C
                         clock pessimism              0.263    -0.256    
    SLICE_X50Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.200    cntr_inst[36].count_reg[36][24]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cntr_inst[41].count_reg[41][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[41].PISO_inst/tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.088ns (49.438%)  route 0.090ns (50.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.917ns (routing 0.278ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.309ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.917    -0.361    clk100
    SLICE_X63Y128        FDRE                                         r  cntr_inst[41].count_reg[41][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.313 r  cntr_inst[41].count_reg[41][26]/Q
                         net (fo=2, routed)           0.078    -0.235    cntr_inst[41].PISO_inst/cntr_inst[41].count_reg[41][26]
    SLICE_X64Y128        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040    -0.195 r  cntr_inst[41].PISO_inst/tmp[26]_i_1/O
                         net (fo=1, routed)           0.012    -0.183    cntr_inst[41].PISO_inst/p_0_in[26]
    SLICE_X64Y128        FDRE                                         r  cntr_inst[41].PISO_inst/tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.103    -0.469    cntr_inst[41].PISO_inst/clk_out1
    SLICE_X64Y128        FDRE                                         r  cntr_inst[41].PISO_inst/tmp_reg[26]/C
                         clock pessimism              0.207    -0.263    
    SLICE_X64Y128        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.207    cntr_inst[41].PISO_inst/tmp_reg[26]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cntr_inst[21].count_reg[21][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[21].PISO_inst/tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.086ns (50.000%)  route 0.086ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.919ns (routing 0.278ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.309ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.919    -0.359    clk100
    SLICE_X71Y142        FDRE                                         r  cntr_inst[21].count_reg[21][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y142        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.311 r  cntr_inst[21].count_reg[21][26]/Q
                         net (fo=2, routed)           0.075    -0.236    cntr_inst[21].PISO_inst/cntr_inst[21].count_reg[21][26]
    SLICE_X70Y142        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038    -0.198 r  cntr_inst[21].PISO_inst/tmp[26]_i_1/O
                         net (fo=1, routed)           0.011    -0.187    cntr_inst[21].PISO_inst/p_0_in[26]
    SLICE_X70Y142        FDRE                                         r  cntr_inst[21].PISO_inst/tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.099    -0.473    cntr_inst[21].PISO_inst/clk_out1
    SLICE_X70Y142        FDRE                                         r  cntr_inst[21].PISO_inst/tmp_reg[26]/C
                         clock pessimism              0.207    -0.267    
    SLICE_X70Y142        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.211    cntr_inst[21].PISO_inst/tmp_reg[26]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cntr_inst[37].count_reg[37][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[37].PISO_inst/tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.086ns (50.000%)  route 0.086ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Net Delay (Source):      0.921ns (routing 0.278ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.309ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.921    -0.357    clk100
    SLICE_X66Y133        FDRE                                         r  cntr_inst[37].count_reg[37][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.309 r  cntr_inst[37].count_reg[37][26]/Q
                         net (fo=2, routed)           0.075    -0.234    cntr_inst[37].PISO_inst/cntr_inst[37].count_reg[37][26]
    SLICE_X65Y133        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038    -0.196 r  cntr_inst[37].PISO_inst/tmp[26]_i_1/O
                         net (fo=1, routed)           0.011    -0.185    cntr_inst[37].PISO_inst/p_0_in[26]
    SLICE_X65Y133        FDRE                                         r  cntr_inst[37].PISO_inst/tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.100    -0.472    cntr_inst[37].PISO_inst/clk_out1
    SLICE_X65Y133        FDRE                                         r  cntr_inst[37].PISO_inst/tmp_reg[26]/C
                         clock pessimism              0.207    -0.266    
    SLICE_X65Y133        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.210    cntr_inst[37].PISO_inst/tmp_reg[26]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cntr_inst[20].count_reg[20][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_inst[20].count_reg[20][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mmcm_clocks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_clocks rise@0.000ns - clk_out1_mmcm_clocks rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.198ns (80.488%)  route 0.048ns (19.512%))
  Logic Levels:           3  (CARRY8=2 LUT1=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.263ns
  Clock Net Delay (Source):      0.878ns (routing 0.278ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.309ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.878    -0.400    clk100
    SLICE_X55Y119        FDRE                                         r  cntr_inst[20].count_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.351 f  cntr_inst[20].count_reg[20][0]/Q
                         net (fo=2, routed)           0.033    -0.318    cntr_inst[20].count_reg[20][0]
    SLICE_X55Y119        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015    -0.303 r  cntr_inst[20].count[20][0]_i_3/O
                         net (fo=1, routed)           0.001    -0.302    cntr_inst[20].count[20][0]_i_3_n_0
    SLICE_X55Y119        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.096    -0.206 r  cntr_inst[20].count_reg[20][0]_i_2/CO[7]
                         net (fo=1, routed)           0.000    -0.206    cntr_inst[20].count_reg[20][0]_i_2_n_0
    SLICE_X55Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.038    -0.168 r  cntr_inst[20].count_reg[20][8]_i_1/O[2]
                         net (fo=1, routed)           0.014    -0.154    cntr_inst[20].count_reg[20][8]_i_1_n_13
    SLICE_X55Y120        FDRE                                         r  cntr_inst[20].count_reg[20][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.074    -0.498    clk100
    SLICE_X55Y120        FDRE                                         r  cntr_inst[20].count_reg[20][10]/C
                         clock pessimism              0.263    -0.235    
    SLICE_X55Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.179    cntr_inst[20].count_reg[20][10]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y0      mmcm_clocks_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y162    cntr_inst[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y163    cntr_inst[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X50Y164    cntr_inst[0].count_reg[0][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y162    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y162    cntr_inst[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y162    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y162    cntr_inst[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X50Y163    cntr_inst[0].count_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clocks
  To Clock:  clkfbout_mmcm_clocks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clocks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      mmcm_clocks_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mmcm_clocks
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[23].count_so_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.590ns  (logic 1.367ns (29.776%)  route 3.223ns (70.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.161    -0.397    clk100
    SLICE_X66Y142        FDRE                                         r  count_so_inst[23].count_so_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.283 r  count_so_inst[23].count_so_reg[23]/Q
                         net (fo=1, routed)           3.223     2.940    count_so_OBUF[23]
    N26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.253     4.192 r  count_so_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.192    count_so[23]
    N26                                                               r  count_so[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[47].count_so_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.513ns  (logic 1.371ns (30.382%)  route 3.142ns (69.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.126ns (routing 0.649ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.126    -0.432    clk100
    SLICE_X66Y114        FDRE                                         r  count_so_inst[47].count_so_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.318 r  count_so_inst[47].count_so_reg[47]/Q
                         net (fo=1, routed)           3.142     2.824    count_so_OBUF[47]
    G27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.257     4.081 r  count_so_OBUF[47]_inst/O
                         net (fo=0)                   0.000     4.081    count_so[47]
    G27                                                               r  count_so[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[49].count_so_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.442ns  (logic 1.381ns (31.095%)  route 3.061ns (68.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.154ns (routing 0.649ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.154    -0.404    clk100
    SLICE_X66Y153        FDRE                                         r  count_so_inst[49].count_so_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.290 r  count_so_inst[49].count_so_reg[49]/Q
                         net (fo=1, routed)           3.061     2.771    count_so_OBUF[49]
    N27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.267     4.038 r  count_so_OBUF[49]_inst/O
                         net (fo=0)                   0.000     4.038    count_so[49]
    N27                                                               r  count_so[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[37].count_so_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 1.364ns (32.384%)  route 2.848ns (67.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.139ns (routing 0.649ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.139    -0.419    clk100
    SLICE_X60Y130        FDRE                                         r  count_so_inst[37].count_so_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.305 r  count_so_inst[37].count_so_reg[37]/Q
                         net (fo=1, routed)           2.848     2.543    count_so_OBUF[37]
    H24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.250     3.793 r  count_so_OBUF[37]_inst/O
                         net (fo=0)                   0.000     3.793    count_so[37]
    H24                                                               r  count_so[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[19].count_so_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.065ns  (logic 1.366ns (33.601%)  route 2.699ns (66.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.136ns (routing 0.649ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.136    -0.422    clk100
    SLICE_X55Y141        FDRE                                         r  count_so_inst[19].count_so_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y141        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.308 r  count_so_inst[19].count_so_reg[19]/Q
                         net (fo=1, routed)           2.699     2.391    count_so_OBUF[19]
    R27                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.252     3.642 r  count_so_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.642    count_so[19]
    R27                                                               r  count_so[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[51].count_so_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.965ns  (logic 1.344ns (33.902%)  route 2.621ns (66.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.177ns (routing 0.649ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.177    -0.381    clk100
    SLICE_X74Y129        FDRE                                         r  count_so_inst[51].count_so_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.267 r  count_so_inst[51].count_so_reg[51]/Q
                         net (fo=1, routed)           2.621     2.354    count_so_OBUF[51]
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     3.584 r  count_so_OBUF[51]_inst/O
                         net (fo=0)                   0.000     3.584    count_so[51]
    H23                                                               r  count_so[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[54].count_so_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 0.949ns (23.855%)  route 3.029ns (76.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.152ns (routing 0.649ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.152    -0.406    clk100
    SLICE_X60Y170        FDRE                                         r  count_so_inst[54].count_so_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y170        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.292 r  count_so_inst[54].count_so_reg[54]/Q
                         net (fo=1, routed)           3.029     2.737    count_so_OBUF[54]
    G22                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.835     3.572 r  count_so_OBUF[54]_inst/O
                         net (fo=0)                   0.000     3.572    count_so[54]
    G22                                                               r  count_so[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[45].count_so_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.862ns  (logic 1.370ns (35.471%)  route 2.492ns (64.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.178ns (routing 0.649ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.178    -0.380    clk100
    SLICE_X69Y120        FDRE                                         r  count_so_inst[45].count_so_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y120        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.266 r  count_so_inst[45].count_so_reg[45]/Q
                         net (fo=1, routed)           2.492     2.226    count_so_OBUF[45]
    G26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.256     3.482 r  count_so_OBUF[45]_inst/O
                         net (fo=0)                   0.000     3.482    count_so[45]
    G26                                                               r  count_so[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[44].count_so_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.846ns  (logic 1.366ns (35.524%)  route 2.480ns (64.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.157ns (routing 0.649ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.157    -0.401    clk100
    SLICE_X68Y129        FDRE                                         r  count_so_inst[44].count_so_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.287 r  count_so_inst[44].count_so_reg[44]/Q
                         net (fo=1, routed)           2.480     2.193    count_so_OBUF[44]
    G25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.252     3.445 r  count_so_OBUF[44]_inst/O
                         net (fo=0)                   0.000     3.445    count_so[44]
    G25                                                               r  count_so[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[33].count_so_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.813ns  (logic 1.362ns (35.720%)  route 2.451ns (64.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.153ns (routing 0.649ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        2.153    -0.405    clk100
    SLICE_X67Y140        FDRE                                         r  count_so_inst[33].count_so_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y140        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.291 r  count_so_inst[33].count_so_reg[33]/Q
                         net (fo=1, routed)           2.451     2.160    count_so_OBUF[33]
    L24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.248     3.408 r  count_so_OBUF[33]_inst/O
                         net (fo=0)                   0.000     3.408    count_so[33]
    L24                                                               r  count_so[33] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_so_inst[3].count_so_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.611ns (44.056%)  route 0.776ns (55.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.856ns (routing 0.278ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.856    -0.422    clk100
    SLICE_X49Y151        FDRE                                         r  count_so_inst[3].count_so_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.373 r  count_so_inst[3].count_so_reg[3]/Q
                         net (fo=1, routed)           0.776     0.403    count_so_OBUF[3]
    M21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.562     0.965 r  count_so_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.965    count_so[3]
    M21                                                               r  count_so[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[22].count_so_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.651ns (46.853%)  route 0.739ns (53.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.855ns (routing 0.278ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.855    -0.423    clk100
    SLICE_X52Y112        FDRE                                         r  count_so_inst[22].count_so_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.374 r  count_so_inst[22].count_so_reg[22]/Q
                         net (fo=1, routed)           0.739     0.365    count_so_OBUF[22]
    P26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     0.967 r  count_so_OBUF[22]_inst/O
                         net (fo=0)                   0.000     0.967    count_so[22]
    P26                                                               r  count_so[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[2].count_so_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.611ns (43.776%)  route 0.785ns (56.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.863ns (routing 0.278ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.863    -0.415    clk100
    SLICE_X51Y150        FDRE                                         r  count_so_inst[2].count_so_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.366 r  count_so_inst[2].count_so_reg[2]/Q
                         net (fo=1, routed)           0.785     0.419    count_so_OBUF[2]
    N21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.562     0.981 r  count_so_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.981    count_so[2]
    N21                                                               r  count_so[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[53].count_so_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.453ns (32.784%)  route 0.928ns (67.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.886ns (routing 0.278ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.886    -0.392    clk100
    SLICE_X50Y178        FDRE                                         r  count_so_inst[53].count_so_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y178        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.343 r  count_so_inst[53].count_so_reg[53]/Q
                         net (fo=1, routed)           0.928     0.585    count_so_OBUF[53]
    G21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.404     0.988 r  count_so_OBUF[53]_inst/O
                         net (fo=0)                   0.000     0.988    count_so[53]
    G21                                                               r  count_so[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[24].count_so_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.409ns  (logic 0.631ns (44.787%)  route 0.778ns (55.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.873ns (routing 0.278ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.873    -0.405    clk100
    SLICE_X49Y127        FDRE                                         r  count_so_inst[24].count_so_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.356 r  count_so_inst[24].count_so_reg[24]/Q
                         net (fo=1, routed)           0.778     0.422    count_so_OBUF[24]
    N24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.582     1.004 r  count_so_OBUF[24]_inst/O
                         net (fo=0)                   0.000     1.004    count_so[24]
    N24                                                               r  count_so[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[52].count_so_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.452ns (32.369%)  route 0.945ns (67.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.885ns (routing 0.278ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.885    -0.393    clk100
    SLICE_X53Y177        FDRE                                         r  count_so_inst[52].count_so_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y177        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.344 r  count_so_inst[52].count_so_reg[52]/Q
                         net (fo=1, routed)           0.945     0.601    count_so_OBUF[52]
    H21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.403     1.004 r  count_so_OBUF[52]_inst/O
                         net (fo=0)                   0.000     1.004    count_so[52]
    H21                                                               r  count_so[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[31].count_so_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.630ns (44.460%)  route 0.787ns (55.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.874ns (routing 0.278ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.874    -0.404    clk100
    SLICE_X49Y123        FDRE                                         r  count_so_inst[31].count_so_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.355 r  count_so_inst[31].count_so_reg[31]/Q
                         net (fo=1, routed)           0.787     0.432    count_so_OBUF[31]
    K25                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.581     1.013 r  count_so_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.013    count_so[31]
    K25                                                               r  count_so[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[16].count_so_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.434ns  (logic 0.655ns (45.679%)  route 0.779ns (54.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.865ns (routing 0.278ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.865    -0.413    clk100
    SLICE_X49Y141        FDRE                                         r  count_so_inst[16].count_so_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.364 r  count_so_inst[16].count_so_reg[16]/Q
                         net (fo=1, routed)           0.779     0.415    count_so_OBUF[16]
    T24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.606     1.021 r  count_so_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.021    count_so[16]
    T24                                                               r  count_so[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[20].count_so_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.648ns (45.243%)  route 0.784ns (54.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.874ns (routing 0.278ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.874    -0.404    clk100
    SLICE_X49Y124        FDRE                                         r  count_so_inst[20].count_so_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.355 r  count_so_inst[20].count_so_reg[20]/Q
                         net (fo=1, routed)           0.784     0.429    count_so_OBUF[20]
    P24                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.599     1.027 r  count_so_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.027    count_so[20]
    P24                                                               r  count_so[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_so_inst[38].count_so_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_so[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.478ns  (logic 0.639ns (43.218%)  route 0.839ns (56.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        0.852    -0.426    clk100
    SLICE_X50Y113        FDRE                                         r  count_so_inst[38].count_so_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.377 r  count_so_inst[38].count_so_reg[38]/Q
                         net (fo=1, routed)           0.839     0.462    count_so_OBUF[38]
    J26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.590     1.051 r  count_so_OBUF[38]_inst/O
                         net (fo=0)                   0.000     1.051    count_so[38]
    J26                                                               r  count_so[38] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mmcm_clocks

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold[62]
                            (input port)
  Destination:            hold_in_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 0.481ns (13.030%)  route 3.210ns (86.970%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.922ns (routing 0.597ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  hold[62] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[62]_inst/I
    J15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.481     0.481 r  hold_IBUF[62]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.570    hold_IBUF[62]_inst/OUT
    J15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.570 r  hold_IBUF[62]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.121     3.691    hold_IBUF[62]
    SLICE_X69Y157        FDSE                                         r  hold_in_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.922    -0.688    clk100
    SLICE_X69Y157        FDSE                                         r  hold_in_reg[62]/C

Slack:                    inf
  Source:                 hold[59]
                            (input port)
  Destination:            hold_in_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 0.468ns (12.872%)  route 3.165ns (87.128%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.912ns (routing 0.597ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  hold[59] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[59]_inst/I
    K15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.468     0.468 r  hold_IBUF[59]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.557    hold_IBUF[59]_inst/OUT
    K15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.557 r  hold_IBUF[59]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.076     3.633    hold_IBUF[59]
    SLICE_X64Y162        FDSE                                         r  hold_in_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.912    -0.698    clk100
    SLICE_X64Y162        FDSE                                         r  hold_in_reg[59]/C

Slack:                    inf
  Source:                 hold[63]
                            (input port)
  Destination:            hold_in_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 0.480ns (13.266%)  route 3.136ns (86.734%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.921ns (routing 0.597ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  hold[63] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[63]_inst/I
    J14                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.480     0.480 r  hold_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.569    hold_IBUF[63]_inst/OUT
    J14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.569 r  hold_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.047     3.616    hold_IBUF[63]
    SLICE_X71Y161        FDSE                                         r  hold_in_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.921    -0.689    clk100
    SLICE_X71Y161        FDSE                                         r  hold_in_reg[63]/C

Slack:                    inf
  Source:                 hold[61]
                            (input port)
  Destination:            hold_in_reg[61]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.458ns (12.834%)  route 3.111ns (87.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.923ns (routing 0.597ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  hold[61] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[61]_inst/I
    K17                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.458     0.458 r  hold_IBUF[61]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.547    hold_IBUF[61]_inst/OUT
    K17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.547 r  hold_IBUF[61]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.022     3.569    hold_IBUF[61]
    SLICE_X67Y170        FDSE                                         r  hold_in_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.923    -0.687    clk100
    SLICE_X67Y170        FDSE                                         r  hold_in_reg[61]/C

Slack:                    inf
  Source:                 hold[56]
                            (input port)
  Destination:            hold_in_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.467ns (13.301%)  route 3.046ns (86.699%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.921ns (routing 0.597ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  hold[56] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[56]_inst/I
    J19                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.467     0.467 r  hold_IBUF[56]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.556    hold_IBUF[56]_inst/OUT
    J19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.556 r  hold_IBUF[56]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.957     3.513    hold_IBUF[56]
    SLICE_X62Y172        FDSE                                         r  hold_in_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.921    -0.689    clk100
    SLICE_X62Y172        FDSE                                         r  hold_in_reg[56]/C

Slack:                    inf
  Source:                 hold[57]
                            (input port)
  Destination:            hold_in_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.473ns  (logic 0.461ns (13.283%)  route 3.012ns (86.717%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.889ns (routing 0.597ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  hold[57] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[57]_inst/I
    J18                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.461     0.461 r  hold_IBUF[57]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.550    hold_IBUF[57]_inst/OUT
    J18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.550 r  hold_IBUF[57]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.923     3.473    hold_IBUF[57]
    SLICE_X59Y159        FDSE                                         r  hold_in_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.889    -0.721    clk100
    SLICE_X59Y159        FDSE                                         r  hold_in_reg[57]/C

Slack:                    inf
  Source:                 hold[60]
                            (input port)
  Destination:            hold_in_reg[60]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.463ns  (logic 0.464ns (13.404%)  route 2.999ns (86.596%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.923ns (routing 0.597ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  hold[60] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[60]_inst/I
    K18                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.464     0.464 r  hold_IBUF[60]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.553    hold_IBUF[60]_inst/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.553 r  hold_IBUF[60]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.910     3.463    hold_IBUF[60]
    SLICE_X67Y170        FDSE                                         r  hold_in_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.923    -0.687    clk100
    SLICE_X67Y170        FDSE                                         r  hold_in_reg[60]/C

Slack:                    inf
  Source:                 hold[58]
                            (input port)
  Destination:            hold_in_reg[58]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 0.464ns (13.474%)  route 2.981ns (86.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.907ns (routing 0.597ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  hold[58] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[58]_inst/I
    L15                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.464     0.464 r  hold_IBUF[58]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.553    hold_IBUF[58]_inst/OUT
    L15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.553 r  hold_IBUF[58]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.892     3.445    hold_IBUF[58]
    SLICE_X60Y171        FDSE                                         r  hold_in_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.907    -0.703    clk100
    SLICE_X60Y171        FDSE                                         r  hold_in_reg[58]/C

Slack:                    inf
  Source:                 hold[55]
                            (input port)
  Destination:            hold_in_reg[55]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 0.467ns (13.750%)  route 2.930ns (86.250%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.907ns (routing 0.597ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  hold[55] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[55]_inst/I
    J16                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.467     0.467 r  hold_IBUF[55]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.556    hold_IBUF[55]_inst/OUT
    J16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.556 r  hold_IBUF[55]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.841     3.397    hold_IBUF[55]
    SLICE_X60Y171        FDSE                                         r  hold_in_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.907    -0.703    clk100
    SLICE_X60Y171        FDSE                                         r  hold_in_reg[55]/C

Slack:                    inf
  Source:                 hold[54]
                            (input port)
  Destination:            hold_in_reg[54]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.465ns (13.720%)  route 2.922ns (86.280%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.878ns (routing 0.597ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  hold[54] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[54]_inst/I
    K16                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.465     0.465 r  hold_IBUF[54]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.554    hold_IBUF[54]_inst/OUT
    K16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.554 r  hold_IBUF[54]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.833     3.387    hold_IBUF[54]
    SLICE_X53Y168        FDSE                                         r  hold_in_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.878    -0.732    clk100
    SLICE_X53Y168        FDSE                                         r  hold_in_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold[15]
                            (input port)
  Destination:            hold_in_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.152ns (22.485%)  route 0.523ns (77.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.309ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  hold[15] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[15]_inst/I
    K12                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.152     0.152 r  hold_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.179    hold_IBUF[15]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.179 r  hold_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.496     0.675    hold_IBUF[15]
    SLICE_X49Y156        FDSE                                         r  hold_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.018    -0.554    clk100
    SLICE_X49Y156        FDSE                                         r  hold_in_reg[15]/C

Slack:                    inf
  Source:                 hold[14]
                            (input port)
  Destination:            hold_in_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.155ns (22.249%)  route 0.540ns (77.751%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.309ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L12                                               0.000     0.000 r  hold[14] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[14]_inst/I
    L12                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.155     0.155 r  hold_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.182    hold_IBUF[14]_inst/OUT
    L12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.182 r  hold_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.513     0.695    hold_IBUF[14]
    SLICE_X49Y166        FDSE                                         r  hold_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.035    -0.537    clk100
    SLICE_X49Y166        FDSE                                         r  hold_in_reg[14]/C

Slack:                    inf
  Source:                 hold[30]
                            (input port)
  Destination:            hold_in_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.197ns (27.214%)  route 0.528ns (72.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.043ns (routing 0.309ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  hold[30] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[30]_inst/I
    J8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.197     0.197 r  hold_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.224    hold_IBUF[30]_inst/OUT
    J8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  hold_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.501     0.725    hold_IBUF[30]
    SLICE_X50Y138        FDSE                                         r  hold_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.043    -0.529    clk100
    SLICE_X50Y138        FDSE                                         r  hold_in_reg[30]/C

Slack:                    inf
  Source:                 hold[26]
                            (input port)
  Destination:            hold_in_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.189ns (25.241%)  route 0.560ns (74.759%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.021ns (routing 0.309ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G9                                                0.000     0.000 r  hold[26] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[26]_inst/I
    G9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.189     0.189 r  hold_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.216    hold_IBUF[26]_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.216 r  hold_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.533     0.749    hold_IBUF[26]
    SLICE_X49Y141        FDSE                                         r  hold_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.021    -0.551    clk100
    SLICE_X49Y141        FDSE                                         r  hold_in_reg[26]/C

Slack:                    inf
  Source:                 hold[28]
                            (input port)
  Destination:            hold_in_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.180ns (24.004%)  route 0.570ns (75.996%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.017ns (routing 0.309ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K10                                               0.000     0.000 r  hold[28] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[28]_inst/I
    K10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.180     0.180 r  hold_IBUF[28]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.207    hold_IBUF[28]_inst/OUT
    K10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.207 r  hold_IBUF[28]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.543     0.750    hold_IBUF[28]
    SLICE_X49Y149        FDSE                                         r  hold_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.017    -0.555    clk100
    SLICE_X49Y149        FDSE                                         r  hold_in_reg[28]/C

Slack:                    inf
  Source:                 hold[10]
                            (input port)
  Destination:            hold_in_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.179ns (23.355%)  route 0.586ns (76.645%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.035ns (routing 0.309ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  hold[10] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[10]_inst/I
    E11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.179     0.179 r  hold_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.206    hold_IBUF[10]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.206 r  hold_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.559     0.765    hold_IBUF[10]
    SLICE_X52Y168        FDSE                                         r  hold_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.035    -0.537    clk100
    SLICE_X52Y168        FDSE                                         r  hold_in_reg[10]/C

Slack:                    inf
  Source:                 hold[0]
                            (input port)
  Destination:            hold_in_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.190ns (24.725%)  route 0.577ns (75.275%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.041ns (routing 0.309ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D13                                               0.000     0.000 r  hold[0] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[0]_inst/I
    D13                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.190     0.190 r  hold_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.217    hold_IBUF[0]_inst/OUT
    D13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.217 r  hold_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.550     0.767    hold_IBUF[0]
    SLICE_X50Y174        FDSE                                         r  hold_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.041    -0.531    clk100
    SLICE_X50Y174        FDSE                                         r  hold_in_reg[0]/C

Slack:                    inf
  Source:                 hold[19]
                            (input port)
  Destination:            hold_in_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.157ns (19.909%)  route 0.633ns (80.091%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.309ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J11                                               0.000     0.000 r  hold[19] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[19]_inst/I
    J11                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.157     0.157 r  hold_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.184    hold_IBUF[19]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.184 r  hold_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.606     0.790    hold_IBUF[19]
    SLICE_X51Y148        FDSE                                         r  hold_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.028    -0.544    clk100
    SLICE_X51Y148        FDSE                                         r  hold_in_reg[19]/C

Slack:                    inf
  Source:                 hold[36]
                            (input port)
  Destination:            hold_in_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.223ns (28.043%)  route 0.572ns (71.957%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.031ns (routing 0.309ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  hold[36] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[36]_inst/I
    E10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  hold_IBUF[36]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    hold_IBUF[36]_inst/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  hold_IBUF[36]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.545     0.795    hold_IBUF[36]
    SLICE_X49Y123        FDSE                                         r  hold_in_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.031    -0.541    clk100
    SLICE_X49Y123        FDSE                                         r  hold_in_reg[36]/C

Slack:                    inf
  Source:                 hold[38]
                            (input port)
  Destination:            hold_in_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_clocks  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.223ns (27.272%)  route 0.594ns (72.728%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.038ns (routing 0.309ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  hold[38] (IN)
                         net (fo=0)                   0.000     0.000    hold_IBUF[38]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  hold_IBUF[38]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    hold_IBUF[38]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  hold_IBUF[38]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.567     0.817    hold_IBUF[38]
    SLICE_X52Y124        FDSE                                         r  hold_in_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_clocks rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    mmcm_clocks_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  mmcm_clocks_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    mmcm_clocks_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  mmcm_clocks_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    mmcm_clocks_inst/inst/clk_in1_mmcm_clocks
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  mmcm_clocks_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    mmcm_clocks_inst/inst/clk_out1_mmcm_clocks
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  mmcm_clocks_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=8323, routed)        1.038    -0.534    clk100
    SLICE_X52Y124        FDSE                                         r  hold_in_reg[38]/C





