
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355953500                       # Number of ticks simulated
final_tick                               2263604297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              148042808                       # Simulator instruction rate (inst/s)
host_op_rate                                148038704                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              379062867                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777624                       # Number of bytes of host memory used
host_seconds                                     0.94                       # Real time elapsed on the host
sim_insts                                   139010037                       # Number of instructions simulated
sim_ops                                     139010037                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        18944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5042                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256572839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78212463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     84865017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53220435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274193118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159481505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            906545377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256572839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     84865017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274193118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       615630974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291453799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291453799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291453799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256572839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78212463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     84865017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53220435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274193118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159481505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1197999177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            770944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          935                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8078                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12046                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81089243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423605892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9169737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168111846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31464784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452414431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2165855933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81089243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9169737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31464784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121723764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1361076657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1361076657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1361076657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81089243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423605892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9169737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168111846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31464784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452414431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3526932591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.603275                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.025170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898123                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320376                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577747                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358589000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358753500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          253.137610                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   252.560222                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577389                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.493282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.494409                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358535000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358699500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089463                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512432                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577030                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872095                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873222                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139119500     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151413500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61859500     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4863                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.393069                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65203                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4863                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.407979                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.818226                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.574843                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048473                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.801904                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.850377                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129864                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129864                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30690                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30690                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25623                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25623                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56313                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56313                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56313                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56313                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2795                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2795                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2158                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2158                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33485                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27781                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27781                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61266                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61266                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083470                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083470                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077679                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077679                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080844                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080844                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080844                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080844                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3036                       # number of writebacks
system.cpu4.dcache.writebacks::total             3036                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999366                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277166                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           112.990624                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.562616                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.436751                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053833                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946166                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335954                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335954                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164296                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164296                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164296                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164296                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164296                       # number of overall hits
system.cpu4.icache.overall_hits::total         164296                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166750                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166750                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166750                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166750                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166750                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166750                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014717                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014717                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014717                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014717                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352457500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358895000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1897126500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2085                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.816864                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46028                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2085                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.075779                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.553533                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.263331                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161237                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.703639                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864877                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79592                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79592                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12694                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12694                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35340                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35340                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35340                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35340                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          688                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          688                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2341                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2341                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2341                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2341                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051412                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062127                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062127                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu5.dcache.writebacks::total              985                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.053363                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.946637                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367292                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632708                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553617500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563351500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681975500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12529                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.495885                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153106                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12529                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.220129                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.203330                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.292556                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195710                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627525                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823234                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356219                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356219                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76397                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76397                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156430                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156430                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156430                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156430                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5852                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5852                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12721                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12721                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12721                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12721                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071150                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075205                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075205                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8221                       # number of writebacks
system.cpu6.dcache.writebacks::total             8221                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871708                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.685714                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.185994                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399777                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599973                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358544000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358708500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786872                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635355                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151517                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2706                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          921                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36254                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35638                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120405                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.493421                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32920     92.37%     92.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1793      5.03%     97.40% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     188      0.53%     99.35% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     230      0.65%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35638                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56163                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12048                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3244                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18737                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12242                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5807                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              257                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             333                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9460                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10579                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14749                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6602                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37450                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80609                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       212824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2938416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32180                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88346                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371335                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787574                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67555     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13202     14.94%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3809      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3134      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88346                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3081.978469                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1008.929055                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   321.362133                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   576.203084                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.246321                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078458                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.140675                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752436                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2876                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2798                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19149                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.547577                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22325                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19149                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.165857                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.275648                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    18.021326                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.106637                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803667                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.474908                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205777                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.123386                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   335.392324                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.157994                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.061484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   444.805408                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.119020                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004400                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008571                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001093                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088165                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081883                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028847                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029068                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108595                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187285                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974987                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442417                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442417                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12242                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             37                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           96                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          480                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             794                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          576                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          731                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2750                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4057                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1089                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2668                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4602                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          576                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1307                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          731                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          940                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2750                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3148                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9453                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          576                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1307                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          731                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          940                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2750                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3148                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9453                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          124                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           19                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          148                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1764                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6337                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8649                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1878                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1700                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4101                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1765                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3217                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5752                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1878                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3529                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1700                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9554                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18502                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1878                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3529                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1700                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9554                       # number of overall misses
system.l2cache1.overall_misses::total           18502                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12242                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          185                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1982                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          644                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6817                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9443                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5885                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10354                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4836                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2258                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12702                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27955                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4836                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2258                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12702                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27955                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.805195                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.890010                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.850932                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915917                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.502697                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.618430                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546644                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555534                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.729735                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583702                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.752165                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661849                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765281                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.729735                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583702                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382022                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.752165                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661849                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9180                       # number of writebacks
system.l2cache1.writebacks::total                9180                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4908                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4908                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14430                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14465                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430544                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26766                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35627                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710416                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453576                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10317     28.96%     28.96% # Request fanout histogram
system.membus0.snoop_fanout::3                  25310     71.04%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35627                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9855                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9180                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6698                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             284                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            246                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8602                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8585                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9855                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37979                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15425                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53404                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53413                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1338176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767664                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767792                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13023                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48619                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267673                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442751                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35605     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13014     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48619                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.671624                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.670928                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.541933                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.541977                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6496                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881240                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6496                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002463                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.800994                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.268659                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.478537                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.941155                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.035651                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.081481                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.272352                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.300062                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079291                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.029909                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058822                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064728                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255093                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.204522                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992578                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88556                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88556                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4902                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5098                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5098                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4903                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5099                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5099                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6505                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.824879                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6505                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.105692                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.313138                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.510967                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.957417                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.093179                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.402548                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.435234                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.256606                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.082071                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.031935                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059839                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068324                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275159                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.214702                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88637                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88637                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1427                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          455                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          472                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1525                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4901                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1427                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          477                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          472                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1525                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5097                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1427                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          477                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          472                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1525                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5097                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1427                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1525                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1427                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          477                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1525                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5098                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1427                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          477                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1525                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5098                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.400290                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.399593                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.399975                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.400018                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526798481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524452123.070107                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346357.929893                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526798566                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524452208.026050                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346357.973951                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526798651                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524452292.981992                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346358.018008                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526798736                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524452377.937934                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346358.062066                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33982                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28373                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4586                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62355                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12725                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302133                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166638                       # Number of instructions committed
system.switch_cpus4.committedOps               166638                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160884                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17258                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160884                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221939                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113619                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62619                       # number of memory refs
system.switch_cpus4.num_load_insts              34186                       # Number of load instructions
system.switch_cpus4.num_store_insts             28433                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231324.908525                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70808.091475                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234361                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765639                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22730                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96687     57.98%     59.67% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35139     21.07%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28713     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166750                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526799105                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648129270.642450                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878669834.357550                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194104                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805896                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527208596                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643864846.910726                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883343749.089274                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636892                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363108                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526798991                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524452632.805760                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346358.194239                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4904                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3499                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4904                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15433                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15442                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33309                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42132                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755435                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429834                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10304     24.46%     24.46% # Request fanout histogram
system.system_bus.snoop_fanout::2               31828     75.54%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42132                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.168845                       # Number of seconds simulated
sim_ticks                                168844600000                       # Number of ticks simulated
final_tick                               2432806498000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 781996                       # Simulator instruction rate (inst/s)
host_op_rate                                   781996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81196442                       # Simulator tick rate (ticks/s)
host_mem_usage                                 795032                       # Number of bytes of host memory used
host_seconds                                  2079.46                       # Real time elapsed on the host
sim_insts                                  1626128278                       # Number of instructions simulated
sim_ops                                    1626128278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       544512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       441920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      1142848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       510400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      8761216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      2848768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       902464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       525440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       380544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       110720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       580224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       196928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         8448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst       143104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data       115072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          17216256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       544512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      1142848                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      8761216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       902464                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       380544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       580224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst       143104                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     12458560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      3495040                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        3495040                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         8508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         6905                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        17857                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         7975                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       136894                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        44512                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        14101                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         8210                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         5946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         1730                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         9066                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         3077                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst         2236                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data         1798                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             269004                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        54610                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             54610                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3224930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2617318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      6768638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      3022898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     51889228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     16872130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      5344938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3111974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      2253812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       655751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      3436438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data      1166327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst        21606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data        50034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst       847549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       681526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            101965097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3224930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      6768638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     51889228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      5344938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      2253812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      3436438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst        21606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst       847549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        73787139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       20699744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            20699744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       20699744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3224930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2617318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      6768638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      3022898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     51889228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     16872130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      5344938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3111974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      2253812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       655751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      3436438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data      1166327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst        21606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data        50034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst       847549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       681526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           122664841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        72128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data      8389248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       309184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     11481344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        46016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     50731200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       134848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     10506816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        51776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data      4590080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst        63552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data      6783680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data         7232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data      3031424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     10543104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         106754176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        72128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       309184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        46016                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       690048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     46308864                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       46308864                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1127                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data       131082                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         4831                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data       179396                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          719                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       792675                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         2107                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data       164169                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          809                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data        71720                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst          993                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data       105995                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst          196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data        47366                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       164736                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1668034                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       723576                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            723576                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       427186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     49686209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      1831175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     67999474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       272535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    300460897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       798652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     62227729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst       306649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     27185234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     40177062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        42832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst        74293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     17953929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       62442648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            632262897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       427186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      1831175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       272535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       798652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst       306649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst        74293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         4086882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      274269145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           274269145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      274269145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       427186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     49686209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      1831175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     67999474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       272535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    300460897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       798652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     62227729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst       306649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     27185234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     40177062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        42832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst        74293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     17953929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      62442648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           906532042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     181                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1212241                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  385634     49.85%     49.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    181      0.02%     49.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    173      0.02%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    163      0.02%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 387434     50.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              773585                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   385634     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     181      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     173      0.02%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     163      0.02%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  385515     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               771666                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            158620224500     93.94%     93.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               13575000      0.01%     93.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8477000      0.01%     93.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               26678000      0.02%     93.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            10175848000      6.03%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        168844802500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.995047                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997519                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     16.67%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     16.67%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::73                        1     16.67%     83.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     16.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     6                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   85      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  177      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpipl               388856     33.59%     33.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                    353      0.03%     33.64% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     33.64% # number of callpals executed
system.cpu0.kern.callpal::rti                  384213     33.19%     66.83% # number of callpals executed
system.cpu0.kern.callpal::callsys              383607     33.14%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     99.97% # number of callpals executed
system.cpu0.kern.callpal::rdunique                353      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1157648                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           384393                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             383816                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             383817                      
system.cpu0.kern.mode_good::user               383816                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.998502                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999250                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      101594955500     62.52%     62.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         60907856000     37.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     177                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements           757779                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          465.867502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           64744433                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           757779                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            85.439730                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   465.867502                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.909897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.909897                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133198805                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133198805                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     40999126                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40999126                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     23477894                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23477894                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4867                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4867                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4212                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4212                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     64477020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64477020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     64477020                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64477020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       690825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       690825                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        77981                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        77981                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       384693                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       384693                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       385081                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       385081                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       768806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        768806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       768806                       # number of overall misses
system.cpu0.dcache.overall_misses::total       768806                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     41689951                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     41689951                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     23555875                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23555875                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       389560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       389560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       389293                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       389293                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     65245826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65245826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     65245826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65245826                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016571                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003310                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003310                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.987506                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.987506                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.989180                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.989180                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011783                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011783                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011783                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011783                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        90293                       # number of writebacks
system.cpu0.dcache.writebacks::total            90293                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            85318                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          186360852                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            85318                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2184.308727                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000470                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999530                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        406048408                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       406048408                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    202896227                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      202896227                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    202896227                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       202896227                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    202896227                       # number of overall hits
system.cpu0.icache.overall_hits::total      202896227                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        85318                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        85318                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        85318                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         85318                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        85318                       # number of overall misses
system.cpu0.icache.overall_misses::total        85318                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    202981545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    202981545                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    202981545                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    202981545                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    202981545                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    202981545                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000420                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000420                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000420                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000420                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000420                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        85318                       # number of writebacks
system.cpu0.icache.writebacks::total            85318                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     201                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    125732                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1210     29.85%     29.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    173      4.27%     34.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    172      4.24%     38.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2499     61.64%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4054                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1210     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     173      6.57%     52.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     172      6.53%     59.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1080     40.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2635                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            168800666000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8477000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               27786000      0.02%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              214208000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        169051137000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.432173                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.649975                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   29      0.60%      0.60% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  208      4.32%      4.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.10%      5.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3237     67.17%     72.19% # number of callpals executed
system.cpu1.kern.callpal::rdps                    359      7.45%     79.64% # number of callpals executed
system.cpu1.kern.callpal::rti                     472      9.79%     89.44% # number of callpals executed
system.cpu1.kern.callpal::callsys                  66      1.37%     90.81% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.04%     90.85% # number of callpals executed
system.cpu1.kern.callpal::rdunique                441      9.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4819                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              418                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                272                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                262                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                318                      
system.cpu1.kern.mode_good::user                  272                      
system.cpu1.kern.mode_good::idle                   46                      
system.cpu1.kern.mode_switch_good::kernel     0.760766                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.175573                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.668067                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         273888000      0.17%      0.17% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         98544810000     60.24%     60.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         64774302000     39.59%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     208                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1637099                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          475.812547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           38025460                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1637099                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.227343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     1.254472                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   474.558075                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.002450                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.926871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929321                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         95202247                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        95202247                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     34905118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34905118                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     10223320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10223320                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2481                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2481                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1963                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1963                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     45128438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45128438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     45128438                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45128438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1547962                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1547962                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        96829                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        96829                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          735                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          735                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1185                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1185                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1644791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1644791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1644791                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1644791                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     36453080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36453080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     10320149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10320149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     46773229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46773229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     46773229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46773229                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.042465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042465                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009383                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.228545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.228545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.376429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.376429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.035165                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035165                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.035165                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035165                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       133221                       # number of writebacks
system.cpu1.dcache.writebacks::total           133221                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           164605                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          127912611                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           164605                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           777.088248                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.293270                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   502.706730                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.018151                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.981849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        395842013                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       395842013                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    197674099                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      197674099                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    197674099                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       197674099                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    197674099                       # number of overall hits
system.cpu1.icache.overall_hits::total      197674099                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       164605                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       164605                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       164605                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        164605                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       164605                       # number of overall misses
system.cpu1.icache.overall_misses::total       164605                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    197838704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    197838704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    197838704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    197838704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    197838704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    197838704                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000832                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000832                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000832                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000832                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000832                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000832                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       164605                       # number of writebacks
system.cpu1.icache.writebacks::total           164605                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1080                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     94400                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   15514     36.98%     36.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    341      0.81%     37.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    173      0.41%     38.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     31      0.07%     38.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  25893     61.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               41952                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    15451     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     341      1.08%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     173      0.55%     50.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      31      0.10%     50.89% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   15437     49.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                31433                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            166268339000     98.35%     98.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               24325500      0.01%     98.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8477000      0.01%     98.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4332000      0.00%     98.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2746124000      1.62%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        169051597500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.995939                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.596184                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.749261                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.04%      0.04% # number of syscalls executed
system.cpu2.kern.syscall::3                      2394     88.08%     88.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      0.29%     88.41% # number of syscalls executed
system.cpu2.kern.syscall::6                        69      2.54%     90.95% # number of syscalls executed
system.cpu2.kern.syscall::17                       28      1.03%     91.98% # number of syscalls executed
system.cpu2.kern.syscall::45                       69      2.54%     94.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.04%     94.55% # number of syscalls executed
system.cpu2.kern.syscall::71                       73      2.69%     97.24% # number of syscalls executed
system.cpu2.kern.syscall::73                       63      2.32%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::74                        9      0.33%     99.89% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.04%     99.93% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.04%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.04%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2718                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  874      1.06%      1.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  485      0.59%      1.65% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      1.66% # number of callpals executed
system.cpu2.kern.callpal::swpipl                36842     44.86%     46.52% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2114      2.57%     49.09% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     49.09% # number of callpals executed
system.cpu2.kern.callpal::rti                    4567      5.56%     54.66% # number of callpals executed
system.cpu2.kern.callpal::callsys                2864      3.49%     58.14% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     58.15% # number of callpals executed
system.cpu2.kern.callpal::rdunique              34372     41.85%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 82125                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             5051                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               4127                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               4126                      
system.cpu2.kern.mode_good::user                 4127                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.816868                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.899216                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       70615912500     41.58%     41.58% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         99218064000     58.42%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     485                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1122588                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          504.869409                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54122246                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1122588                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            48.212030                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.156884                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   504.712525                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000306                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985767                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.986073                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        111644157                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       111644157                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     38342612                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38342612                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15529309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15529309                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       123184                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       123184                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       129972                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       129972                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     53871921                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53871921                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     53871921                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53871921                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       659170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       659170                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       462401                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       462401                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9174                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9174                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1781                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1781                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1121571                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1121571                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1121571                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1121571                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     39001782                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39001782                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15991710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15991710                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       132358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       132358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       131753                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       131753                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     54993492                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54993492                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     54993492                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54993492                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016901                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016901                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028915                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.069312                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.069312                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013518                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013518                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020395                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020395                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020395                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020395                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       599626                       # number of writebacks
system.cpu2.dcache.writebacks::total           599626                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           488683                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          221317882                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           488683                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           452.886395                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.447470                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.552530                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000874                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999126                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          475                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        444034879                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       444034879                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    221284415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      221284415                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    221284415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       221284415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    221284415                       # number of overall hits
system.cpu2.icache.overall_hits::total      221284415                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       488683                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       488683                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       488683                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        488683                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       488683                       # number of overall misses
system.cpu2.icache.overall_misses::total       488683                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    221773098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    221773098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    221773098                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    221773098                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    221773098                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    221773098                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002204                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002204                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002204                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002204                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002204                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002204                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       488683                       # number of writebacks
system.cpu2.icache.writebacks::total           488683                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     208                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1214514                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  385942     49.87%     49.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    173      0.02%     49.90% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    189      0.02%     49.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 387533     50.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              773837                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   385940     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     173      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     189      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  385802     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               772104                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            158829138500     93.95%     93.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8477000      0.01%     93.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               32569000      0.02%     93.98% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            10180945000      6.02%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        169051129500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999995                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.995533                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.997761                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                        77     86.52%     86.52% # number of syscalls executed
system.cpu3.kern.syscall::6                         2      2.25%     88.76% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      3.37%     92.13% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      4.49%     96.63% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      3.37%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    89                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  127      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  321      0.03%      0.04% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpipl               388940     33.53%     33.57% # number of callpals executed
system.cpu3.kern.callpal::rdps                    394      0.03%     33.60% # number of callpals executed
system.cpu3.kern.callpal::rti                  384538     33.15%     66.75% # number of callpals executed
system.cpu3.kern.callpal::callsys              384089     33.11%     99.86% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     99.86% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1617      0.14%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1160030                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           384859                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             384307                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             384307                      
system.cpu3.kern.mode_good::user               384307                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.998566                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999282                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       89699034500     54.88%     54.88% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         73755006500     45.12%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     321                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           795172                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          461.246792                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           69848989                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           795172                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            87.841359                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     1.611473                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   459.635319                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.003147                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.897725                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.900873                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          470                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        143540053                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       143540053                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     45544673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45544673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     24041631                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24041631                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7505                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7505                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7023                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7023                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     69586304                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        69586304                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     69586304                       # number of overall hits
system.cpu3.dcache.overall_hits::total       69586304                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       729863                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       729863                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        74934                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        74934                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       385276                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       385276                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       385481                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       385481                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       804797                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        804797                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       804797                       # number of overall misses
system.cpu3.dcache.overall_misses::total       804797                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     46274536                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     46274536                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     24116565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     24116565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       392781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       392781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       392504                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       392504                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     70391101                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     70391101                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     70391101                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     70391101                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015772                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015772                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.003107                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003107                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.980893                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.980893                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.982107                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.982107                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011433                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011433                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011433                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011433                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       103275                       # number of writebacks
system.cpu3.dcache.writebacks::total           103275                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            98501                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          203327656                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            98501                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2064.219206                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.785234                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.214766                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001534                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998466                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        458343553                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       458343553                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    229024025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      229024025                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    229024025                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       229024025                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    229024025                       # number of overall hits
system.cpu3.icache.overall_hits::total      229024025                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        98501                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        98501                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        98501                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         98501                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        98501                       # number of overall misses
system.cpu3.icache.overall_misses::total        98501                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    229122526                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    229122526                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    229122526                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    229122526                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    229122526                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    229122526                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000430                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000430                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        98501                       # number of writebacks
system.cpu3.icache.writebacks::total            98501                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     190                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   1210372                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                  385014     49.89%     49.89% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    173      0.02%     49.92% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    179      0.02%     49.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                 386290     50.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total              771656                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                   385014     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     173      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     179      0.02%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                  384883     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total               770249                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            159010421000     94.06%     94.06% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                8477000      0.01%     94.07% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               28710000      0.02%     94.08% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31            10003491000      5.92%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        169051099000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.996358                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.998177                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::wripir                   15      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  163      0.01%      0.02% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu4.kern.callpal::swpipl               387067     33.48%     33.50% # number of callpals executed
system.cpu4.kern.callpal::rdps                    349      0.03%     33.53% # number of callpals executed
system.cpu4.kern.callpal::rti                  384238     33.24%     66.76% # number of callpals executed
system.cpu4.kern.callpal::callsys              383886     33.21%     99.97% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.00%     99.97% # number of callpals executed
system.cpu4.kern.callpal::rdunique                348      0.03%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total               1156068                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel           384401                       # number of protection mode switches
system.cpu4.kern.mode_switch::user             384016                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel             384016                      
system.cpu4.kern.mode_good::user               384016                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.998998                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.999499                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       94257352500     57.78%     57.78% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         68875831500     42.22%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements           733293                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          440.002295                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           64194723                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           733293                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            87.543074                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   440.002295                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.859379                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.859379                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        138009431                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       138009431                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     43582366                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       43582366                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     23345012                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      23345012                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1983                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1983                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1270                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1270                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     66927378                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        66927378                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     66927378                       # number of overall hits
system.cpu4.dcache.overall_hits::total       66927378                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       688871                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       688871                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data        53238                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        53238                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data       384526                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       384526                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data       385100                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       385100                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       742109                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        742109                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       742109                       # number of overall misses
system.cpu4.dcache.overall_misses::total       742109                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     44271237                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     44271237                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     23398250                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     23398250                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       386509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       386509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       386370                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       386370                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     67669487                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     67669487                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     67669487                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     67669487                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015560                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015560                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.002275                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.002275                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.994869                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.994869                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.996713                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.996713                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.010967                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.010967                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.010967                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.010967                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        67318                       # number of writebacks
system.cpu4.dcache.writebacks::total            67318                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            76006                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          188705202                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            76006                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2482.767176                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.514647                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.485353                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.001005                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.998995                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        436527270                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       436527270                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    218149626                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      218149626                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    218149626                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       218149626                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    218149626                       # number of overall hits
system.cpu4.icache.overall_hits::total      218149626                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        76006                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        76006                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        76006                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         76006                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        76006                       # number of overall misses
system.cpu4.icache.overall_misses::total        76006                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    218225632                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    218225632                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    218225632                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    218225632                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    218225632                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    218225632                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000348                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000348                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000348                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000348                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000348                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000348                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        76006                       # number of writebacks
system.cpu4.icache.writebacks::total            76006                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     196                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    122473                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1217     29.48%     29.48% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    173      4.19%     33.67% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    184      4.46%     38.13% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   2554     61.87%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                4128                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1217     45.82%     45.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     173      6.51%     52.33% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     184      6.93%     59.26% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    1082     40.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 2656                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            168762915500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                8477000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               29374500      0.02%     99.85% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              250338500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        169051105500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.423649                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.643411                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu5.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     4                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   46      0.93%      0.93% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  182      3.68%      4.61% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 3336     67.45%     72.06% # number of callpals executed
system.cpu5.kern.callpal::rdps                    351      7.10%     79.15% # number of callpals executed
system.cpu5.kern.callpal::rti                     439      8.88%     88.03% # number of callpals executed
system.cpu5.kern.callpal::callsys                  83      1.68%     89.71% # number of callpals executed
system.cpu5.kern.callpal::rdunique                509     10.29%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  4946                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              621                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                236                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                236                      
system.cpu5.kern.mode_good::user                  236                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.380032                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.550758                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       57954600000     35.53%     35.53% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        105138274000     64.47%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     182                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1587515                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          483.330700                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           46980071                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1587515                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            29.593466                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   483.330700                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.944005                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.944005                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         99241048                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        99241048                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     37180693                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       37180693                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     10038707                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      10038707                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2464                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2464                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1615                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1615                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     47219400                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        47219400                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     47219400                       # number of overall hits
system.cpu5.dcache.overall_hits::total       47219400                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      1497083                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      1497083                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       100234                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       100234                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          881                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1511                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1511                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      1597317                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1597317                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1597317                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1597317                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     38677776                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     38677776                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     10138941                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     10138941                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         3345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         3345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         3126                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         3126                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     48816717                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     48816717                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     48816717                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     48816717                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.038707                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.038707                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.009886                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.009886                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.263378                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.263378                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.483365                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.483365                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.032721                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032721                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.032721                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032721                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       133722                       # number of writebacks
system.cpu5.dcache.writebacks::total           133722                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           159926                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          175449421                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           159926                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1097.066274                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    29.042014                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   482.957986                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.056723                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.943277                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        422187188                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       422187188                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    210853705                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      210853705                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    210853705                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       210853705                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    210853705                       # number of overall hits
system.cpu5.icache.overall_hits::total      210853705                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       159926                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       159926                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       159926                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        159926                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       159926                       # number of overall misses
system.cpu5.icache.overall_misses::total       159926                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    211013631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    211013631                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    211013631                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    211013631                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    211013631                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    211013631                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000758                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000758                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000758                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000758                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000758                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000758                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       159926                       # number of writebacks
system.cpu5.icache.writebacks::total           159926                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     302                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      3505                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     868     27.48%     27.48% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    173      5.48%     32.95% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    129      4.08%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1989     62.96%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                3159                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      868     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     173      9.06%     54.53% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     129      6.76%     61.29% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     739     38.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1909                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            168926639500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                8477000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               21229500      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               94705000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        169051051000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.371543                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.604305                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                 2555     79.77%     79.77% # number of callpals executed
system.cpu6.kern.callpal::rdps                    346     10.80%     90.57% # number of callpals executed
system.cpu6.kern.callpal::rti                     302      9.43%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  3203                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              302                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              580                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          409.080633                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               3637                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              580                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             6.270690                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   409.080633                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.798986                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.798986                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           215139                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          215139                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        65479                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          65479                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        37012                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         37012                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1053                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1053                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          651                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          651                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       102491                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          102491                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       102491                       # number of overall hits
system.cpu6.dcache.overall_hits::total         102491                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1442                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1442                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          389                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          193                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          503                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          503                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1831                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1831                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1831                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1831                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        66921                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        66921                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        37401                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        37401                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1154                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1154                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       104322                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       104322                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       104322                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       104322                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021548                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021548                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.010401                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010401                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.154896                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.154896                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.435875                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.435875                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017551                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017551                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017551                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017551                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu6.dcache.writebacks::total               98                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              343                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              29677                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              343                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            86.521866                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           609431                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          609431                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       304201                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         304201                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       304201                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          304201                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       304201                       # number of overall hits
system.cpu6.icache.overall_hits::total         304201                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          343                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          343                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          343                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           343                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          343                       # number of overall misses
system.cpu6.icache.overall_misses::total          343                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       304544                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       304544                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       304544                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       304544                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       304544                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       304544                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001126                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001126                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001126                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001126                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001126                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001126                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          343                       # number of writebacks
system.cpu6.icache.writebacks::total              343                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     189                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   1211098                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                  385209     49.88%     49.88% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    173      0.02%     49.90% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    289      0.04%     49.94% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                 386628     50.06%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total              772299                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                   385209     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     173      0.02%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     289      0.04%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                  385199     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total               770870                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            159006014000     94.06%     94.06% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                8477000      0.01%     94.06% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               31397500      0.02%     94.08% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31            10005161500      5.92%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        169051050000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.996304                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.998150                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                   31      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  145      0.01%      0.02% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu7.kern.callpal::swpipl               387620     33.51%     33.52% # number of callpals executed
system.cpu7.kern.callpal::rdps                    357      0.03%     33.55% # number of callpals executed
system.cpu7.kern.callpal::rti                  384336     33.22%     66.78% # number of callpals executed
system.cpu7.kern.callpal::callsys              383992     33.19%     99.97% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     99.97% # number of callpals executed
system.cpu7.kern.callpal::rdunique                311      0.03%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total               1156794                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel           384481                       # number of protection mode switches
system.cpu7.kern.mode_switch::user             384107                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel             384107                      
system.cpu7.kern.mode_good::user               384107                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.999027                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.999513                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      100216556500     61.58%     61.58% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         62517244000     38.42%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     145                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements           735822                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          476.770863                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           61916122                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           735822                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            84.145516                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   476.770863                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.931193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.931193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        133539445                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       133539445                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     41494542                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       41494542                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     23194407                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      23194407                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2134                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2134                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1262                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1262                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     64688949                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        64688949                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     64688949                       # number of overall hits
system.cpu7.dcache.overall_hits::total       64688949                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       692844                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       692844                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        51868                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        51868                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data       384616                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       384616                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data       385257                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       385257                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       744712                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        744712                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       744712                       # number of overall misses
system.cpu7.dcache.overall_misses::total       744712                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     42187386                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     42187386                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     23246275                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     23246275                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data       386750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       386750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data       386519                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       386519                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     65433661                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     65433661                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     65433661                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     65433661                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016423                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016423                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.002231                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002231                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.994482                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.994482                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.996735                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.996735                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011381                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011381                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011381                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011381                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        68917                       # number of writebacks
system.cpu7.dcache.writebacks::total            68917                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            75778                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.520138                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          177998702                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            75778                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2348.949590                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2293800441000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    37.913080                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   473.607058                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.074049                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.925014                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999063                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          344                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        411158021                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       411158021                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    205465339                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      205465339                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    205465339                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       205465339                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    205465339                       # number of overall hits
system.cpu7.icache.overall_hits::total      205465339                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        75781                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        75781                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        75781                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         75781                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        75781                       # number of overall misses
system.cpu7.icache.overall_misses::total        75781                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    205541120                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    205541120                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    205541120                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    205541120                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    205541120                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    205541120                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000369                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000369                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        75778                       # number of writebacks
system.cpu7.icache.writebacks::total            75778                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1453                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 12140544                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1511                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5135                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5135                       # Transaction distribution
system.iobus.trans_dist::WriteReq              200112                       # Transaction distribution
system.iobus.trans_dist::WriteResp             200112                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1822                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        16276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30050                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       380444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       380444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  410494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        39992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1988                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          911                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         9155                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        54094                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     12144752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     12144752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12198846                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               190222                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               190222                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::0           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1711998                       # Number of tag accesses
system.iocache.tags.data_accesses             1711998                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          526                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              526                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       189696                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       189696                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          526                       # number of demand (read+write) misses
system.iocache.demand_misses::total               526                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          526                       # number of overall misses
system.iocache.overall_misses::total              526                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          526                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            526                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       189696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       189696                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          526                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             526                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          526                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            526                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          189696                       # number of writebacks
system.iocache.writebacks::total               189696                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      11880223                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      5599913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      1640788                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         2865673                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      2712831                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       152842                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                4609                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            5249414                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               8975                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              8975                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       926415                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       543820                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2695776                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            11103                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         773528                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          784631                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            701042                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           701042                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         837107                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       4407698                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       200785                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      3650436                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       419494                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      4737950                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1367918                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      3366264                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       229837                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      3681451                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               17654135                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      7389888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     79351065                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     16312896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    113685060                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     56271040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    110656689                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      8405504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     82599672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               474671814                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          7656492                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          18612709                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.350020                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.602610                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                13139902     70.60%     70.60% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 4641180     24.94%     95.53% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  631075      3.39%     98.92% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  190712      1.02%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    9840      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            18612709                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       8309875                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      3843085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1620375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         1281419                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      1132357                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       149062                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp            3962512                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1441                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1441                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       270055                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       118800                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          1986551                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             9534                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         772371                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          781905                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            196195                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           196195                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         312056                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       3650456                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       161352                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      3436975                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       396180                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side      4442645                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         5973                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side       184535                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side      3631007                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               12259512                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      5462144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     76292016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side     15120256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side    110620408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        32128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side       117168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      6960256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     76451120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               291055496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          5881851                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          13253771                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.363746                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.630107                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 9353670     70.57%     70.57% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 3124714     23.58%     94.15% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  660866      4.99%     99.14% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   83526      0.63%     99.77% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   30995      0.23%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            13253771                       # Request fanout histogram
system.l2cache0.tags.replacements             1600870                       # number of replacements
system.l2cache0.tags.tagsinuse            4020.454452                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               7333571                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             1600870                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.580991                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   959.986068                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.025984                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.017485                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.016509                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.013600                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.012043                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    22.034709                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   208.437984                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    84.997545                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1157.984545                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   159.033153                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  1032.206822                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    38.392066                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   357.295939                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.234372                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000004                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.005380                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.050888                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.020751                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.282711                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.038826                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.252004                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.009373                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.087230                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.981556                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4074                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          425                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2795                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          760                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.994629                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            84841370                       # Number of tag accesses
system.l2cache0.tags.data_accesses           84841370                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       926415                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       926415                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       543820                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       543820                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          146                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           14                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data           34                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data           37                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            231                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           47                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           38                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data           17                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          108                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data        30078                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data        74100                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data        62021                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data        37596                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          203795                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        75683                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst       141917                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst       351068                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst        82293                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       650961                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data       585219                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      1370730                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data       217136                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data       582993                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      2756078                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        75683                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data       615297                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst       141917                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      1444830                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst       351068                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data       279157                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst        82293                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data       620589                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            3610834                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        75683                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data       615297                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst       141917                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      1444830                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst       351068                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data       279157                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst        82293                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data       620589                       # number of overall hits
system.l2cache0.overall_hits::total           3610834                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         3104                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         2092                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          881                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data         1690                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         7767                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data       228977                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          602                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         1000                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data       232598                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       463177                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        43269                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        20044                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       398158                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data        33930                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        495401                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         9635                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        22688                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst       137615                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst        16208                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       186146                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data       332275                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data       175020                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       445055                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data       375725                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1328075                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         9635                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data       375544                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        22688                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data       195064                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst       137615                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       843213                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst        16208                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data       409655                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          2009622                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         9635                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data       375544                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        22688                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data       195064                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst       137615                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       843213                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst        16208                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data       409655                       # number of overall misses
system.l2cache0.overall_misses::total         2009622                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       926415                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       926415                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       543820                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       543820                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         3250                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         2106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data         1727                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         7998                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data       229024                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          608                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         1038                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data       232615                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       463285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data        73347                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data        94144                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data       460179                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data        71526                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       699196                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        85318                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst       164605                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst       488683                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst        98501                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       837107                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data       917494                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      1545750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data       662191                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data       958718                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      4084153                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        85318                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data       990841                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst       164605                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      1639894                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst       488683                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      1122370                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst        98501                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data      1030244                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        5620456                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        85318                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data       990841                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst       164605                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      1639894                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst       488683                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      1122370                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst        98501                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data      1030244                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       5620456                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.955077                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.993352                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.962842                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.978576                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.971118                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.999795                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.990132                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.963391                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999927                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999767                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.589922                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.212908                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.865224                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.474373                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.708530                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.112930                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.137833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.281604                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.164547                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.222368                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.362155                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.113227                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.672095                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.391904                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.325178                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.112930                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.379015                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.137833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.118949                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.281604                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.751279                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.164547                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.397629                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.357555                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.112930                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.379015                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.137833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.118949                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.281604                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.751279                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.164547                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.397629                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.357555                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         545207                       # number of writebacks
system.l2cache0.writebacks::total              545207                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              261593                       # number of replacements
system.l2cache1.tags.tagsinuse            3820.463191                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               3871614                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              261593                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               14.800144                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   911.870977                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.271374                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.133297                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.266278                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.307917                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    58.203483                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   543.411954                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   133.294288                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data  1451.262273                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst    66.179317                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data    80.793567                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   123.515791                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   450.952674                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.222625                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000066                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000033                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000065                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000075                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.014210                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.132669                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.032543                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.354312                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.016157                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.019725                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.030155                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.110096                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.932730                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3993                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2152                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         1839                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.974854                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            54434961                       # Number of tag accesses
system.l2cache1.tags.data_accesses           54434961                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       270055                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       270055                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       118800                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       118800                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           58                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data          143                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           14                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            215                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data            7                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           19                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data        32200                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data        74595                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data        33035                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total          139830                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst        68624                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst       149118                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst          286                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst        73338                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       291366                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data       625464                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      1397002                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data          949                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data       649059                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      2672474                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst        68624                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data       657664                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst       149118                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data      1471597                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst          286                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data          949                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst        73338                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data       682094                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            3103670                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst        68624                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data       657664                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst       149118                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data      1471597                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst          286                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data          949                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst        73338                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data       682094                       # number of overall hits
system.l2cache1.overall_hits::total           3103670                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data         1546                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data         3043                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data          326                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data         3462                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         8377                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data        77045                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         1163                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data          355                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data       384823                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total       463386                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data        17865                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data        21300                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data           59                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data        14521                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         53745                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         7382                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst        10808                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           57                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst         2443                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        20690                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data       137992                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data        96407                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data          356                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data       426942                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       661697                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         7382                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data       155857                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst        10808                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data       117707                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data          415                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst         2443                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data       441463                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           736132                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         7382                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data       155857                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst        10808                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data       117707                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data          415                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst         2443                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data       441463                       # number of overall misses
system.l2cache1.overall_misses::total          736132                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       270055                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       270055                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       118800                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       118800                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data         1604                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data         3186                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data          326                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data         3476                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         8592                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data        77051                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         1169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data          355                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data       384830                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total       463405                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data        50065                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data        95895                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data        47556                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       193575                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst        76006                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst       159926                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          343                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst        75781                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       312056                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data       763456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data      1493409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         1305                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data      1076001                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      3334171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst        76006                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data       813521                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst       159926                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data      1589304                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          343                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data         1364                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst        75781                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data      1123557                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        3839802                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst        76006                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data       813521                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst       159926                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data      1589304                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          343                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data         1364                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst        75781                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data      1123557                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       3839802                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.963840                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.955116                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.995972                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.974977                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.999922                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.994867                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.999982                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999959                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.356836                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.222118                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.305345                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.277644                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.097124                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.067581                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.166181                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.032238                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.066302                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.180747                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.064555                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.272797                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.396786                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.198459                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.097124                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.191583                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.067581                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.074062                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.166181                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.304252                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.032238                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.392916                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.191711                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.097124                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.191583                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.067581                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.074062                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.166181                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.304252                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.032238                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.392916                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.191711                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          50674                       # number of writebacks
system.l2cache1.writebacks::total               50674                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               4609                       # Transaction distribution
system.membus0.trans_dist::ReadResp           2006074                       # Transaction distribution
system.membus0.trans_dist::WriteReq             10416                       # Transaction distribution
system.membus0.trans_dist::WriteResp            10416                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       737626                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          873772                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           14937                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       1543218                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         936366                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           497046                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          495052                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      2001465                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       189696                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       189696                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      2818621                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      3872323                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        27168                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      6718112                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2219255                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         2882                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      2222137                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        74880                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       495260                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       570140                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               9510389                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     47121408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    116277888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        42566                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    163441862                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     31411648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        11528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     31423176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1597440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     10576768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     12174208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              207039246                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         3481670                       # Total snoops (count)
system.membus0.snoop_fanout::samples          9368271                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.369851                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.482764                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                5903405     63.01%     63.01% # Request fanout histogram
system.membus0.snoop_fanout::3                3464866     36.99%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            9368271                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           1501648                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1441                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1441                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       731638                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          548596                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           19057                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        774826                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         480671                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           699017                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          694853                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1501648                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port       628250                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      2245554                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      2873804                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      4081032                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      4081032                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               6954836                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     18112512                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     32198280                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     50310792                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    137101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    137101632                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              187412424                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         2716286                       # Total snoops (count)
system.membus1.snoop_fanout::samples          6439921                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.277914                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.447971                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                4650176     72.21%     72.21% # Request fanout histogram
system.membus1.snoop_fanout::2                1789745     27.79%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            6439921                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      1496379                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.799800                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         4043                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      1496379                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002702                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.865670                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.006370                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.813847                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.040120                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     4.924554                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.029669                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.923126                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.016921                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     1.179522                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.304104                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.050865                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.002508                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.307785                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.001854                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.245195                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.001058                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.073720                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.987487                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     25103389                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     25103389                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       683016                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       683016                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           58                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data          223                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data           81                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data          242                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          604                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data           17                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data           61                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data          360                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data           97                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          536                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data           75                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data          284                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data          441                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data          339                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         1140                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data           75                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data          284                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data          441                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data          339                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         1140                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         2844                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data         2046                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          663                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data         1140                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         6693                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          316                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          367                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data          215                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data          421                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         1319                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data        40022                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data        15599                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       392689                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data        29476                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       477786                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1127                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        98660                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         4831                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data       169932                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          719                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data       403641                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst         2107                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data       138617                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       819634                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       164736                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       164736                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1127                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       138682                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         4831                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data       185531                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          719                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       796330                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst         2107                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data       168093                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      1297420                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1127                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       138682                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         4831                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data       185531                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          719                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       796330                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst         2107                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data       168093                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      1297420                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       683016                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       683016                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         2844                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data         2046                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          663                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data         1140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         6693                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          316                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         1319                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data        40080                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data        15822                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       392770                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data        29718                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       478390                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        98677                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         4831                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data       169993                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          720                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data       404001                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst         2107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data       138714                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       820170                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       164736                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       164736                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1127                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       138757                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         4831                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data       185815                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          720                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       796771                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst         2107                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data       168432                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      1298560                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1127                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       138757                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         4831                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data       185815                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          720                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       796771                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst         2107                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data       168432                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      1298560                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.998553                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.985906                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.999794                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.991857                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998737                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999828                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999641                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998611                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999109                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999301                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999346                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999459                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998472                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst     0.998611                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.999447                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.997987                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999122                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999459                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998472                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst     0.998611                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.999447                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.997987                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999122                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       681863                       # number of writebacks
system.numa_caches_downward0.writebacks::total       681863                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        28887                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.659096                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       467375                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        28887                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs    16.179423                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.462251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.938624                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.312555                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     4.262855                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.203560                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.030788                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.124651                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     1.675413                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.648398                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.153891                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.121164                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.019535                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.266428                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.075222                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.001924                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.007791                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.104713                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.103025                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.853693                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      8302302                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      8302302                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         8062                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         8062                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data         1665                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data         1771                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         3436                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.inst          344                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst          431                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data          401                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.inst            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data           88                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         1272                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.inst          344                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst          431                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data         2066                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.inst            5                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data         1859                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         4708                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.inst          344                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst          431                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data         2066                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.inst            5                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data         1859                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         4708                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data          565                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data          686                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data          140                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data          662                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2053                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data        76521                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data          511                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data          221                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data       384401                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       461654                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data          147                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data         1359                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data         1121                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         2629                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         6229                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data        78979                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         9384                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data         4098                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           57                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          296                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst         2242                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data       386234                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       487519                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         6229                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data        79126                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         9384                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data         5457                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          298                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst         2242                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data       387355                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       490148                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         6229                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data        79126                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         9384                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data         5457                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          298                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst         2242                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data       387355                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       490148                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         8062                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         8062                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data          565                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data          687                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data          140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data          662                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2054                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data        76521                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data          511                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data       384401                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       461654                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data          147                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data         3024                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data         2892                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         6065                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         6573                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data        78982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         9815                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data         4499                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst         2247                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data       386322                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       488791                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         6573                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data        79129                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         9815                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data         7523                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           57                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          298                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst         2247                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data       389214                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       494856                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         6573                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data        79129                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         9815                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data         7523                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           57                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          298                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst         2247                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data       389214                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       494856                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.998544                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999513                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.449405                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.387621                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.433471                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst     0.947665                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.999962                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.956088                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.910869                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst     0.997775                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.999772                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.997398                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst     0.947665                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.999962                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.956088                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.725376                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst     0.997775                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.995224                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.990486                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst     0.947665                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.999962                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.956088                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.725376                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst     0.997775                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.995224                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.990486                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         4186                       # number of writebacks
system.numa_caches_downward1.writebacks::total         4186                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        26448                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.903180                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       464375                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        26448                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs    17.558038                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.455211                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     2.335013                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.370399                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     5.100631                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.112922                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.032537                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.121077                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     1.728777                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.646613                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.090951                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.145938                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.023150                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.318789                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.069558                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.002034                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.007567                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.108049                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.102913                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.868949                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      8223988                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      8223988                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         4186                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         4186                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data          782                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data          481                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         1263                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.inst          283                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            7                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst          318                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data          114                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst            6                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data           72                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          801                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.inst          283                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            7                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst          318                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data          896                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst            6                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data          553                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         2064                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.inst          283                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            7                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst          318                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data          896                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst            6                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data          553                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         2064                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data          565                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data          686                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data          140                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data          662                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2053                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data        76521                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data          511                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data          221                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data       384401                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       461654                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data          147                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data          577                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data          640                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1366                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         5946                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data        78972                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         9066                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data         3984                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           57                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          295                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst         2236                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data       386162                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       486718                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         5946                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data        79119                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         9066                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data         4561                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          297                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst         2236                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data       386802                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       488084                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         5946                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data        79119                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         9066                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data         4561                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          297                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst         2236                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data       386802                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       488084                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         4186                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         4186                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data          565                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data          686                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data          140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data          662                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2053                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data        76521                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data          511                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data          221                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data       384401                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       461654                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data          147                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data         1359                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data         1121                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         2629                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         6229                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data        78979                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         9384                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data         4098                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst         2242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data       386234                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       487519                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         6229                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data        79126                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         9384                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data         5457                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           57                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          298                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst         2242                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data       387355                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       490148                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         6229                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data        79126                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         9384                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data         5457                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           57                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          298                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst         2242                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data       387355                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       490148                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.424577                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.570919                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.519589                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst     0.954567                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.999911                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.966113                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.972182                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.996622                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.997324                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.999814                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998357                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst     0.954567                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.999912                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.966113                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.835807                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.996644                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.997324                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.998572                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.995789                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst     0.954567                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.999912                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.966113                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.835807                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.996644                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.997324                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.998572                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.995789                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         2723                       # number of writebacks
system.numa_caches_upward0.writebacks::total         2723                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      1494977                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.784250                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         3737                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      1494977                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002500                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     4.739666                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.006465                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.818804                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.041061                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.951717                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.030331                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     3.991732                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.016847                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     1.187627                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.296229                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000404                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.051175                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.002566                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.309482                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.001896                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.249483                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.001053                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.074227                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.986516                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     25247600                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     25247600                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       681863                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       681863                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data           89                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data          166                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data          225                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          518                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           11                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data           35                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          244                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data           83                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          373                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data          100                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data          201                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data          282                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data          308                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          891                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data          100                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data          201                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data          282                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data          308                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          891                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         2844                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data         2057                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          667                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data         1140                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         6708                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          316                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          367                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data          215                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data          421                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         1319                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data        39933                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data        15422                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data       392647                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data        29251                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       164736                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       641989                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1127                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data        98649                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         4831                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data       169897                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          719                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data       403397                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst         2107                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data       138534                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       819261                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1127                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       138582                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         4831                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data       185319                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          719                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       796044                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst         2107                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data       167785                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       164736                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      1461250                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1127                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       138582                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         4831                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data       185319                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          719                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       796044                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst         2107                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data       167785                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       164736                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      1461250                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       681863                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       681863                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         2844                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data         2057                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          667                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data         1140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         6708                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          316                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         1319                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data        40022                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data        15588                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       392685                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data        29476                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       164736                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       642507                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data        98660                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         4831                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data       169932                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          719                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data       403641                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst         2107                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data       138617                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       819634                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1127                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       138682                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         4831                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data       185520                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          719                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       796326                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst         2107                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data       168093                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       164736                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      1462141                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1127                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       138682                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         4831                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data       185520                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          719                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       796326                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst         2107                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data       168093                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       164736                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      1462141                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.997776                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.989351                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999903                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.992367                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999194                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999889                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999794                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999396                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999401                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999545                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999279                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998917                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999646                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.998168                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999391                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999279                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998917                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999646                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.998168                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999391                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       680964                       # number of writebacks
system.numa_caches_upward1.writebacks::total       680964                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            42071435                       # DTB read hits
system.switch_cpus0.dtb.read_misses             50444                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        21141316                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           24329612                       # DTB write hits
system.switch_cpus0.dtb.write_misses             2909                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        5300734                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            66401047                       # DTB hits
system.switch_cpus0.dtb.data_misses             53353                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        26442050                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          136112358                       # ITB hits
system.switch_cpus0.itb.fetch_misses              714                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      136113072                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               337689381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          202928182                       # Number of instructions committed
system.switch_cpus0.committedOps            202928182                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    163185151                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      48930738                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1932984                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     15567316                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           163185151                       # number of integer instructions
system.switch_cpus0.num_fp_insts             48930738                       # number of float instructions
system.switch_cpus0.num_int_register_reads    268402986                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    112813189                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     64490174                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     44363332                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             66464525                       # number of memory refs
system.switch_cpus0.num_load_insts           42131043                       # Number of load instructions
system.switch_cpus0.num_store_insts          24333482                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      134707194.201657                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      202982186.798343                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.601091                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.398909                       # Percentage of idle cycles
system.switch_cpus0.Branches                 20894238                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass      1707497      0.84%      0.84% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         85187484     41.97%     42.81% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1962781      0.97%     43.78% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     43.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       20876681     10.29%     54.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp         310212      0.15%     54.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        5991221      2.95%     57.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      11825090      5.83%     62.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         303557      0.15%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt         96414      0.05%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        42526912     20.95%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       24334467     11.99%     96.13% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       7859229      3.87%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         202981545                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            36441437                       # DTB read hits
system.switch_cpus1.dtb.read_misses            114135                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        36398956                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           10323210                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5713                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       10241902                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            46764647                       # DTB hits
system.switch_cpus1.dtb.data_misses            119848                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        46640858                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          197159293                       # ITB hits
system.switch_cpus1.itb.fetch_misses              699                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      197159992                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               338102475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          197718835                       # Number of instructions committed
system.switch_cpus1.committedOps            197718835                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    134002072                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses      87778115                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             784917                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     14496545                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           134002072                       # number of integer instructions
system.switch_cpus1.num_fp_insts             87778115                       # number of float instructions
system.switch_cpus1.num_int_register_reads    261676743                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     89992216                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    120707249                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     78306162                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             46900377                       # number of memory refs
system.switch_cpus1.num_load_insts           36570447                       # Number of load instructions
system.switch_cpus1.num_store_insts          10329930                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      140021150.966454                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      198081324.033546                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.585862                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.414138                       # Percentage of idle cycles
system.switch_cpus1.Branches                 17492992                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass      1427307      0.72%      0.72% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         75068327     37.94%     38.67% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4275786      2.16%     40.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     40.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       37097828     18.75%     59.58% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp         352400      0.18%     59.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        8571754      4.33%     64.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      21985856     11.11%     75.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         702962      0.36%     75.56% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        223304      0.11%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        36577397     18.49%     94.16% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       10330017      5.22%     99.38% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1225766      0.62%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         197838704                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            39099019                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4698                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        35082402                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           16132363                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4386                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13433143                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            55231382                       # DTB hits
system.switch_cpus2.dtb.data_misses              9084                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        48515545                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          198983303                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2647                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      198985950                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               338104350                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          221764013                       # Number of instructions committed
system.switch_cpus2.committedOps            221764013                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    201216886                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      25707481                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2332272                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     14318091                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           201216886                       # number of integer instructions
system.switch_cpus2.num_fp_insts             25707481                       # number of float instructions
system.switch_cpus2.num_int_register_reads    325732677                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    163225609                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads     31818074                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     22613722                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             55281598                       # number of memory refs
system.switch_cpus2.num_load_insts           39142315                       # Number of load instructions
system.switch_cpus2.num_store_insts          16139283                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      116057019.203386                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      222047330.796614                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.656742                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.343258                       # Percentage of idle cycles
system.switch_cpus2.Branches                 17757384                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      2839322      1.28%      1.28% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        142057084     64.06%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1781285      0.80%     66.14% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       10547527      4.76%     70.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        1544545      0.70%     71.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2764041      1.25%     72.84% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult       4259320      1.92%     74.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          64177      0.03%     74.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         64000      0.03%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     74.82% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        39348041     17.74%     92.56% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       16145399      7.28%     99.84% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        358357      0.16%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         221773098                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            46658039                       # DTB read hits
system.switch_cpus3.dtb.read_misses             49992                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        25649654                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           24892877                       # DTB write hits
system.switch_cpus3.dtb.write_misses             3352                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        5827804                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            71550916                       # DTB hits
system.switch_cpus3.dtb.data_misses             53344                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        31477458                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          161811772                       # ITB hits
system.switch_cpus3.itb.fetch_misses              781                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      161812553                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               338102467                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          229069182                       # Number of instructions committed
system.switch_cpus3.committedOps            229069182                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    182793277                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      58330849                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            1937681                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     17094557                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           182793277                       # number of integer instructions
system.switch_cpus3.num_fp_insts             58330849                       # number of float instructions
system.switch_cpus3.num_int_register_reads    303869875                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    127632017                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     75995263                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     53396345                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             71615027                       # number of memory refs
system.switch_cpus3.num_load_insts           46717349                       # Number of load instructions
system.switch_cpus3.num_store_insts          24897678                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      108698965.146442                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      229403501.853558                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.678503                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.321497                       # Percentage of idle cycles
system.switch_cpus3.Branches                 22688598                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      1440176      0.63%      0.63% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         97802798     42.69%     43.31% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         2014368      0.88%     44.19% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     44.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       25051273     10.93%     55.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp         545152      0.24%     55.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        7930537      3.46%     58.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      14054478      6.13%     64.96% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         306126      0.13%     65.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         97232      0.04%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.14% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        47115073     20.56%     85.70% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       24898253     10.87%     96.57% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7867060      3.43%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         229122526                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            44649217                       # DTB read hits
system.switch_cpus4.dtb.read_misses             50481                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        23833396                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           24168468                       # DTB write hits
system.switch_cpus4.dtb.write_misses             2898                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses        5288386                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            68817685                       # DTB hits
system.switch_cpus4.dtb.data_misses             53379                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        29121782                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          152018428                       # ITB hits
system.switch_cpus4.itb.fetch_misses              574                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      152019002                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               338102388                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          218172253                       # Number of instructions committed
system.switch_cpus4.committedOps            218172253                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    172999117                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      56954822                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            1888147                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     16466985                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           172999117                       # number of integer instructions
system.switch_cpus4.num_fp_insts             56954822                       # number of float instructions
system.switch_cpus4.num_int_register_reads    287808316                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    119528040                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     74140183                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     52088153                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             68880448                       # number of memory refs
system.switch_cpus4.num_load_insts           44708227                       # Number of load instructions
system.switch_cpus4.num_store_insts          24172221                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      119609356.144408                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      218493031.855592                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.646233                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.353767                       # Percentage of idle cycles
system.switch_cpus4.Branches                 21979371                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass      1396225      0.64%      0.64% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu         91001246     41.70%     42.34% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         1995154      0.91%     43.25% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     43.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       24443344     11.20%     54.46% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp         501560      0.23%     54.69% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt        7676310      3.52%     58.20% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult      13691440      6.27%     64.48% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv         303483      0.14%     64.62% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt         96408      0.04%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        45096480     20.67%     85.33% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       24172286     11.08%     96.40% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess       7851696      3.60%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         218225632                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            38665346                       # DTB read hits
system.switch_cpus5.dtb.read_misses            109920                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        38616352                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           10142096                       # DTB write hits
system.switch_cpus5.dtb.write_misses             6657                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       10062331                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            48807442                       # DTB hits
system.switch_cpus5.dtb.data_misses            116577                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        48678683                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          210344435                       # ITB hits
system.switch_cpus5.itb.fetch_misses              597                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      210345032                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               338102407                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          210897054                       # Number of instructions committed
system.switch_cpus5.committedOps            210897054                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    143107566                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      93613133                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             755130                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     15276598                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           143107566                       # number of integer instructions
system.switch_cpus5.num_fp_insts             93613133                       # number of float instructions
system.switch_cpus5.num_int_register_reads    277940393                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     96329679                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads    126793387                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     84151209                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             48940739                       # number of memory refs
system.switch_cpus5.num_load_insts           38791041                       # Number of load instructions
system.switch_cpus5.num_store_insts          10149698                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      126830171.673693                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      211272235.326307                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.624876                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.375124                       # Percentage of idle cycles
system.switch_cpus5.Branches                 18494791                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      1376479      0.65%      0.65% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         80781248     38.28%     38.93% # Class of executed instruction
system.switch_cpus5.op_class::IntMult         4163589      1.97%     40.91% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     40.91% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       39755351     18.84%     59.75% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp         524872      0.25%     60.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt       10189313      4.83%     64.83% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult      23195592     10.99%     75.82% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         674384      0.32%     76.14% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        214234      0.10%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     76.24% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        38796420     18.39%     94.62% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       10149836      4.81%     99.43% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       1192313      0.57%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         211013631                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               68167                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              38946                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              107113                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              48237                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          48237                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               338102404                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             304544                       # Number of instructions committed
system.switch_cpus6.committedOps               304544                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       290040                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              12576                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        22372                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              290040                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads       389786                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       226592                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               107415                       # number of memory refs
system.switch_cpus6.num_load_insts              68167                       # Number of load instructions
system.switch_cpus6.num_store_insts             39248                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      337797789.722738                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      304614.277262                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000901                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999099                       # Percentage of idle cycles
system.switch_cpus6.Branches                    41292                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1813      0.60%      0.60% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           176553     57.97%     58.57% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             869      0.29%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.85% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           70707     23.22%     82.07% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          39248     12.89%     94.96% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         15354      5.04%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            304544                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            42565598                       # DTB read hits
system.switch_cpus7.dtb.read_misses             50275                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        21743200                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           24016863                       # DTB write hits
system.switch_cpus7.dtb.write_misses             3130                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses        5130812                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            66582461                       # DTB hits
system.switch_cpus7.dtb.data_misses             53405                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        26874012                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          139308232                       # ITB hits
system.switch_cpus7.itb.fetch_misses              556                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      139308788                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               338102289                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          205487715                       # Number of instructions committed
system.switch_cpus7.committedOps            205487715                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    164955889                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      50576852                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            1888781                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     15784010                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           164955889                       # number of integer instructions
system.switch_cpus7.num_fp_insts             50576852                       # number of float instructions
system.switch_cpus7.num_int_register_reads    272086547                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    114126154                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     66223465                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     45932536                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             66645213                       # number of memory refs
system.switch_cpus7.num_load_insts           42624411                       # Number of load instructions
system.switch_cpus7.num_store_insts          24020802                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      132309366.872931                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      205792922.127069                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.608671                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.391329                       # Percentage of idle cycles
system.switch_cpus7.Branches                 21161211                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass      1395710      0.68%      0.68% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu         86469915     42.07%     42.75% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         1988885      0.97%     43.72% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     43.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       21601025     10.51%     54.23% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp         320368      0.16%     54.38% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt        6333314      3.08%     57.46% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult      12142694      5.91%     63.37% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv         303478      0.15%     63.52% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt         96408      0.05%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     63.56% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        43013028     20.93%     84.49% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       24021040     11.69%     96.18% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess       7855255      3.82%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         205541120                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1307153                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1441                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1441                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       686049                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       744454                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        11207                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       772272                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       471734                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        646828                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       645136                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1307153                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      4363077                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      4363077                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      2231791                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      2231791                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            6594868                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    137216256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    137216256                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     31648904                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     31648904                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           168865160                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      4672719                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       7898749                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.472144                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499223                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             4169404     52.79%     52.79% # Request fanout histogram
system.system_bus.snoop_fanout::2             3729345     47.21%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         7898749                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.215353                       # Number of seconds simulated
sim_ticks                                1215352822000                       # Number of ticks simulated
final_tick                               3648159320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 686579                       # Simulator instruction rate (inst/s)
host_op_rate                                   686579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53857091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 796056                       # Number of bytes of host memory used
host_seconds                                 22566.25                       # Real time elapsed on the host
sim_insts                                 15493506726                       # Number of instructions simulated
sim_ops                                   15493506726                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      5195200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      3609600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      9366272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      7142720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      7872128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      6954880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      4226752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      4582464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst      3347264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data      1880960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst      3433280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data      2468864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst      9367232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data      2837120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst      2880064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data      4159872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          79324672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      5195200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      9366272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      7872128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      4226752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst      3347264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst      3433280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst      9367232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst      2880064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     45688192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     18455552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       18455552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        81175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        56400                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst       146348                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data       111605                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst       123002                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       108670                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        66043                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        71601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst        52301                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data        29390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst        53645                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data        38576                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst       146363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data        44330                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst        45001                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data        64998                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1239448                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       288368                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            288368                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      4274643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2970002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      7706628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      5877075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      6477237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      5722519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      3477798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      3770480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst      2754150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data      1547666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst      2824925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data      2031397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst      7707418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data      2334400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      2369735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data      3422769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             65268843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      4274643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      7706628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      6477237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      3477798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst      2754150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst      2824925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst      7707418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      2369735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        37592534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15185345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15185345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15185345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      4274643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2970002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      7706628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      5877075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      6477237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      5722519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      3477798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      3770480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst      2754150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data      1547666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst      2824925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data      2031397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst      7707418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data      2334400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      2369735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data      3422769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            80454188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      1105088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data     54880896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst      3944512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     88340480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      1602304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    162613824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst      1463296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     72908800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst      1027776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data     75771712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst       937984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data     75228160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst      3655744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data    103278400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst       549248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data     65316224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       122816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         712747264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      1105088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst      3944512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      1602304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst      1463296                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst      1027776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst       937984                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst      3655744                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst       549248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     14285952                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    158850112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      158850112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        17267                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data       857514                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst        61633                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      1380320                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        25036                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      2540841                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst        22864                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      1139200                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst        16059                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data      1183933                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst        14656                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data      1175440                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst        57121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data      1613725                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst         8582                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data      1020566                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         1919                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           11136676                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      2482033                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2482033                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       909273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     45156349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      3245569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     72687106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      1318386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    133799684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      1204009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     59989822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst       845661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data     62345445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst       771779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data     61898207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst      3007969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data     84978122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst       451925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data     53742603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         101054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            586452963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       909273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      3245569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      1318386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      1204009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst       845661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst       771779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst      3007969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst       451925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        11754572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      130702878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           130702878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      130702878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       909273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     45156349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      3245569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     72687106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      1318386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    133799684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      1204009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     59989822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst       845661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data     62345445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst       771779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data     61898207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst      3007969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data     84978122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst       451925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data     53742603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        101054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           717155842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     672                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1211950                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    7293     26.41%     26.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    147      0.53%     26.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1244      4.51%     31.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    330      1.20%     32.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  18597     67.35%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27611                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     7293     45.63%     45.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     147      0.92%     46.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1244      7.78%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     330      2.06%     56.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6970     43.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                15984                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1213403235500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11025000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               60956000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               44864000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1684017500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1215204098000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.374792                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.578900                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        2     66.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  242      0.71%      0.71% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  583      1.71%      2.42% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      2.43% # number of callpals executed
system.cpu0.kern.callpal::swpipl                23677     69.56%     71.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2500      7.34%     79.33% # number of callpals executed
system.cpu0.kern.callpal::rti                    2213      6.50%     85.83% # number of callpals executed
system.cpu0.kern.callpal::callsys                 483      1.42%     87.25% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     87.26% # number of callpals executed
system.cpu0.kern.callpal::rdunique               4338     12.74%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 34038                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2794                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1393                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1393                      
system.cpu0.kern.mode_good::user                 1393                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.498568                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.665393                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      351892211000     28.81%     28.81% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        869650581000     71.19%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     583                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         15965969                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.613447                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          409368288                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15965969                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.640053                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   502.613447                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.981667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981667                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        866957931                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       866957931                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    305826442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      305826442                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    103471521                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     103471521                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16254                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16254                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        14084                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14084                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    409297963                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       409297963                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    409297963                       # number of overall hits
system.cpu0.dcache.overall_hits::total      409297963                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     15130462                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15130462                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       970899                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       970899                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         6028                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6028                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         7835                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7835                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     16101361                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16101361                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     16101361                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16101361                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    320956904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320956904                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    104442420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    104442420                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        21919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        21919                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    425399324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    425399324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    425399324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    425399324                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.047142                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047142                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009296                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009296                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.270532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.270532                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.357452                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.357452                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037850                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037850                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037850                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037850                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1288010                       # number of writebacks
system.cpu0.dcache.writebacks::total          1288010                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1603822                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1713868893                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1603822                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1068.615403                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3488840730                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3488840730                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1742014632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1742014632                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1742014632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1742014632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1742014632                       # number of overall hits
system.cpu0.icache.overall_hits::total     1742014632                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1603822                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1603822                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1603822                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1603822                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1603822                       # number of overall misses
system.cpu0.icache.overall_misses::total      1603822                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1743618454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1743618454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1743618454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1743618454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1743618454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1743618454                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000920                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000920                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000920                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000920                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000920                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000920                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1603822                       # number of writebacks
system.cpu0.icache.writebacks::total          1603822                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     691                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1193935                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    7050     28.75%     28.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1244      5.07%     33.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    352      1.44%     35.26% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  15873     64.74%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               24519                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     7050     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1244      8.10%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     352      2.29%     56.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6707     43.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                15353                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1213706803500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               60956000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               47410500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1390248000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1215205418000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.422541                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.626167                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::74                        1     50.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  222      0.71%      0.71% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  679      2.17%      2.88% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      2.88% # number of callpals executed
system.cpu1.kern.callpal::swpipl                20790     66.48%     69.36% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2497      7.98%     77.35% # number of callpals executed
system.cpu1.kern.callpal::rti                    2133      6.82%     84.17% # number of callpals executed
system.cpu1.kern.callpal::callsys                 530      1.69%     85.86% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     85.86% # number of callpals executed
system.cpu1.kern.callpal::rdunique               4421     14.14%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 31274                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1776                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1441                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1036                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1711                      
system.cpu1.kern.mode_good::user                 1441                      
system.cpu1.kern.mode_good::idle                  270                      
system.cpu1.kern.mode_switch_good::kernel     0.963401                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.260618                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.804609                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1463728500      0.12%      0.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        871263170500     71.32%     71.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        348819992000     28.56%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     679                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         16007113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          503.533176                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          416827495                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         16007113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.040142                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   503.533176                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.983463                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983463                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        868080942                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       868080942                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    306287137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      306287137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    103533304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     103533304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        13996                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        13996                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        11217                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11217                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    409820441                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       409820441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    409820441                       # number of overall hits
system.cpu1.dcache.overall_hits::total      409820441                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     15152008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15152008                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       981324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       981324                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4279                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4279                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         6798                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6798                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     16133332                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16133332                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     16133332                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16133332                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    321439145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    321439145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    104514628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    104514628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    425953773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    425953773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    425953773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    425953773                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.047138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047138                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009389                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009389                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.234145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.234145                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.377352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.377352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.037876                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037876                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.037876                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037876                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1373633                       # number of writebacks
system.cpu1.dcache.writebacks::total          1373633                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1552900                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1733588666                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1552900                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1116.355635                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3494081414                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3494081414                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1744711357                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1744711357                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1744711357                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1744711357                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1744711357                       # number of overall hits
system.cpu1.icache.overall_hits::total     1744711357                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1552900                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1552900                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1552900                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1552900                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1552900                       # number of overall misses
system.cpu1.icache.overall_misses::total      1552900                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1746264257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1746264257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1746264257                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1746264257                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1746264257                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1746264257                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000889                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000889                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000889                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000889                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000889                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1552900                       # number of writebacks
system.cpu1.icache.writebacks::total          1552900                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     498                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    915031                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   17822     38.55%     38.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.01%     38.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1244      2.69%     41.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    175      0.38%     41.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  26988     58.37%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               46233                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    17790     48.31%     48.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.01%     48.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1244      3.38%     51.69% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     175      0.48%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   17615     47.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                36828                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1213217553000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               60956000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               20570000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2053329500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1215352694500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998204                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.652697                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.796574                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1232     53.17%     53.17% # number of syscalls executed
system.cpu2.kern.syscall::4                       912     39.36%     92.53% # number of syscalls executed
system.cpu2.kern.syscall::6                        36      1.55%     94.09% # number of syscalls executed
system.cpu2.kern.syscall::17                       21      0.91%     94.99% # number of syscalls executed
system.cpu2.kern.syscall::45                       36      1.55%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::71                       38      1.64%     98.19% # number of syscalls executed
system.cpu2.kern.syscall::73                       42      1.81%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2317                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  756      1.00%      1.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  518      0.68%      1.68% # number of callpals executed
system.cpu2.kern.callpal::swpipl                39442     52.14%     53.83% # number of callpals executed
system.cpu2.kern.callpal::rdps                   4388      5.80%     59.63% # number of callpals executed
system.cpu2.kern.callpal::rti                    5368      7.10%     66.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                2907      3.84%     70.57% # number of callpals executed
system.cpu2.kern.callpal::rdunique              22266     29.43%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 75645                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             5886                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               4840                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               4840                      
system.cpu2.kern.mode_good::user                 4840                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.822290                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.902480                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      310512821000     25.55%     25.55% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        904839873500     74.45%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     518                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         13417547                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          497.998814                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          432047821                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         13417547                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            32.200209                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   497.998814                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.972654                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972654                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        904630842                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       904630842                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    327686776                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      327686776                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    104173789                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     104173789                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        96896                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        96896                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       100499                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       100499                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    431860565                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       431860565                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    431860565                       # number of overall hits
system.cpu2.dcache.overall_hits::total      431860565                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     11742255                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11742255                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1757968                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1757968                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9942                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9942                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         5383                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5383                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     13500223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13500223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     13500223                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13500223                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    339429031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    339429031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    105931757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    105931757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       106838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       106838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       105882                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       105882                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    445360788                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    445360788                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    445360788                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    445360788                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.034594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.034594                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.016595                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.016595                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.093057                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.093057                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.050840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.050840                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.030313                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030313                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.030313                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030313                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2225598                       # number of writebacks
system.cpu2.dcache.writebacks::total          2225598                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1413673                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1827934951                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1413673                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1293.039445                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       3662892915                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      3662892915                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1829325948                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1829325948                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1829325948                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1829325948                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1829325948                       # number of overall hits
system.cpu2.icache.overall_hits::total     1829325948                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1413673                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1413673                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1413673                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1413673                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1413673                       # number of overall misses
system.cpu2.icache.overall_misses::total      1413673                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1830739621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1830739621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1830739621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1830739621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1830739621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1830739621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000772                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000772                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000772                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000772                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000772                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000772                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      1413673                       # number of writebacks
system.cpu2.icache.writebacks::total          1413673                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     689                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1214009                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    7033     28.71%     28.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1244      5.08%     33.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    344      1.40%     35.19% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  15878     64.81%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               24499                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     7033     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1244      8.12%     54.05% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     344      2.25%     56.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6694     43.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                15315                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1213717104500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               60956000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               46361500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1382608500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1215207030500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.421590                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.625128                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        3     75.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  256      0.82%      0.82% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  659      2.11%      2.93% # number of callpals executed
system.cpu3.kern.callpal::swpipl                20785     66.55%     69.48% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2500      8.00%     77.48% # number of callpals executed
system.cpu3.kern.callpal::rti                    2126      6.81%     84.29% # number of callpals executed
system.cpu3.kern.callpal::callsys                 530      1.70%     85.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique               4376     14.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 31232                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2785                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1436                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1436                      
system.cpu3.kern.mode_good::user                 1436                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.515619                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.680407                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      350898218000     28.73%     28.73% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        870642459500     71.27%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     659                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         15971512                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.334219                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          409652311                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15971512                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.648937                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   503.334219                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.983075                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983075                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        867400971                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       867400971                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    306051027                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      306051027                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    103486079                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     103486079                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13964                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13964                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        10789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        10789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    409537106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       409537106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    409537106                       # number of overall hits
system.cpu3.dcache.overall_hits::total      409537106                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     15108277                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15108277                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       986137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       986137                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4252                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4252                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         7137                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7137                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     16094414                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16094414                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     16094414                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16094414                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    321159304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    321159304                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    104472216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    104472216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17926                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    425631520                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    425631520                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    425631520                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    425631520                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047043                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047043                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009439                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009439                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.233421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.233421                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.398137                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.398137                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.037813                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037813                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037813                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037813                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1349705                       # number of writebacks
system.cpu3.dcache.writebacks::total          1349705                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1551459                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1673931277                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1551459                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1078.940067                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3491516599                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3491516599                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1743431111                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1743431111                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1743431111                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1743431111                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1743431111                       # number of overall hits
system.cpu3.icache.overall_hits::total     1743431111                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1551459                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1551459                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1551459                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1551459                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1551459                       # number of overall misses
system.cpu3.icache.overall_misses::total      1551459                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1744982570                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1744982570                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1744982570                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1744982570                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1744982570                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1744982570                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000889                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000889                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000889                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000889                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000889                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000889                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1551459                       # number of writebacks
system.cpu3.icache.writebacks::total          1551459                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     677                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                   1215539                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    6804     28.46%     28.46% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1244      5.20%     33.66% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    339      1.42%     35.08% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  15523     64.92%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               23910                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     6804     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1244      8.37%     54.16% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     339      2.28%     56.44% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    6474     43.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                14861                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            1213792181000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               60956000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               45940500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             1308742500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1215207820000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.417059                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.621539                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu4.kern.syscall::74                        1     50.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     2                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                  199      0.65%      0.65% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  599      1.97%      2.62% # number of callpals executed
system.cpu4.kern.callpal::swpipl                20270     66.67%     69.29% # number of callpals executed
system.cpu4.kern.callpal::rdps                   2492      8.20%     77.49% # number of callpals executed
system.cpu4.kern.callpal::rti                    2057      6.77%     84.26% # number of callpals executed
system.cpu4.kern.callpal::callsys                 467      1.54%     85.79% # number of callpals executed
system.cpu4.kern.callpal::rdunique               4320     14.21%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 30404                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             2656                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               1379                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               1379                      
system.cpu4.kern.mode_good::user                 1379                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.519202                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.683519                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      351054801000     28.74%     28.74% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        870492023000     71.26%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     599                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements         15958229                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          501.809600                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          412389250                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         15958229                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            25.841793                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   501.809600                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.980097                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.980097                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        867029588                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       867029588                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    305896712                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      305896712                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    103431055                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     103431055                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        13397                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        13397                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9869                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9869                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    409327767                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       409327767                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    409327767                       # number of overall hits
system.cpu4.dcache.overall_hits::total      409327767                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data     15150253                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     15150253                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       963535                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       963535                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         4101                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         4101                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         7310                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         7310                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data     16113788                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      16113788                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data     16113788                       # number of overall misses
system.cpu4.dcache.overall_misses::total     16113788                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    321046965                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    321046965                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    104394590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    104394590                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17179                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17179                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    425441555                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    425441555                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    425441555                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    425441555                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.047190                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.047190                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.009230                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.009230                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.234370                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.234370                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.425520                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.425520                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.037875                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.037875                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037875                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037875                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      1294595                       # number of writebacks
system.cpu4.dcache.writebacks::total          1294595                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements          1548128                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         1671838376                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1548128                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1079.909656                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       3490497464                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      3490497464                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst   1742926540                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1742926540                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst   1742926540                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1742926540                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst   1742926540                       # number of overall hits
system.cpu4.icache.overall_hits::total     1742926540                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst      1548128                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1548128                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst      1548128                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1548128                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst      1548128                       # number of overall misses
system.cpu4.icache.overall_misses::total      1548128                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst   1744474668                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1744474668                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst   1744474668                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1744474668                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst   1744474668                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1744474668                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000887                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000887                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000887                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000887                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000887                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000887                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks      1548128                       # number of writebacks
system.cpu4.icache.writebacks::total          1548128                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     656                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                   1214501                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    6920     28.38%     28.38% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1244      5.10%     33.48% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    321      1.32%     34.80% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  15899     65.20%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               24384                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     6920     45.85%     45.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1244      8.24%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     321      2.13%     56.22% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    6607     43.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                15092                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            1213756641000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               60956000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               43818500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             1347663500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1215209079000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.415561                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.618930                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu5.kern.syscall::74                        3     75.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     4                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                  311      1.00%      1.00% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  582      1.87%      2.87% # number of callpals executed
system.cpu5.kern.callpal::tbi                       1      0.00%      2.88% # number of callpals executed
system.cpu5.kern.callpal::swpipl                20734     66.69%     69.57% # number of callpals executed
system.cpu5.kern.callpal::rdps                   2496      8.03%     77.60% # number of callpals executed
system.cpu5.kern.callpal::rti                    2085      6.71%     84.31% # number of callpals executed
system.cpu5.kern.callpal::callsys                 510      1.64%     85.95% # number of callpals executed
system.cpu5.kern.callpal::imb                       1      0.00%     85.95% # number of callpals executed
system.cpu5.kern.callpal::rdunique               4368     14.05%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 31088                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             2667                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               1427                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               1427                      
system.cpu5.kern.mode_good::user                 1427                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.535058                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.697118                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      349899330500     28.64%     28.64% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        871644952000     71.36%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     582                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements         15995970                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          502.086245                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          406863294                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         15995970                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            25.435362                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   502.086245                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.980637                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.980637                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        868123821                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       868123821                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    306305361                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      306305361                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    103540967                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     103540967                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        13430                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        13430                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        10025                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        10025                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    409846328                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       409846328                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    409846328                       # number of overall hits
system.cpu5.dcache.overall_hits::total      409846328                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data     15154385                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     15154385                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       978445                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       978445                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         4587                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4587                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         7615                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7615                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data     16132830                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      16132830                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data     16132830                       # number of overall misses
system.cpu5.dcache.overall_misses::total     16132830                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    321459746                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    321459746                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    104519412                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    104519412                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    425979158                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    425979158                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    425979158                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    425979158                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.047142                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.047142                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.009361                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.009361                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.254593                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.254593                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.431689                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.431689                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.037872                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.037872                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.037872                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.037872                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks      1321218                       # number of writebacks
system.cpu5.dcache.writebacks::total          1321218                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements          1551210                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         1695184485                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs          1551210                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1092.814309                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     0.000747                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   511.999253                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.000001                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.999999                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       3495315544                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      3495315544                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   1745330957                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     1745330957                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   1745330957                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      1745330957                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   1745330957                       # number of overall hits
system.cpu5.icache.overall_hits::total     1745330957                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst      1551210                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total      1551210                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst      1551210                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total       1551210                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst      1551210                       # number of overall misses
system.cpu5.icache.overall_misses::total      1551210                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   1746882167                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   1746882167                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   1746882167                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   1746882167                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   1746882167                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   1746882167                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000888                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000888                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000888                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000888                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000888                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks      1551210                       # number of writebacks
system.cpu5.icache.writebacks::total          1551210                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     751                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                   1076669                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    6750     28.30%     28.30% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1244      5.22%     33.51% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    313      1.31%     34.83% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  15546     65.17%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               23853                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     6750     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1244      8.44%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     313      2.12%     56.34% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    6437     43.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                14744                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1213792822500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               60956000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               42830500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             1309484500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1215206093500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.414061                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.618119                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                  265      0.90%      0.90% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  535      1.82%      2.72% # number of callpals executed
system.cpu6.kern.callpal::swpipl                20311     69.13%     71.86% # number of callpals executed
system.cpu6.kern.callpal::rdps                   2494      8.49%     80.34% # number of callpals executed
system.cpu6.kern.callpal::rti                    1985      6.76%     87.10% # number of callpals executed
system.cpu6.kern.callpal::callsys                 408      1.39%     88.49% # number of callpals executed
system.cpu6.kern.callpal::rdunique               3382     11.51%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 29380                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             2520                       # number of protection mode switches
system.cpu6.kern.mode_switch::user               1234                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel               1234                      
system.cpu6.kern.mode_good::user                 1234                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.489683                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.657432                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      598784744000     43.25%     43.25% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        785536478000     56.75%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     535                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements         14296095                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          494.215225                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          369710539                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         14296095                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            25.860946                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   494.215225                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.965264                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.965264                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        782561266                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       782561266                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    276200667                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      276200667                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     93441758                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      93441758                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        12372                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        12372                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         9541                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         9541                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    369642425                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       369642425                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    369642425                       # number of overall hits
system.cpu6.dcache.overall_hits::total      369642425                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data     13436564                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     13436564                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       981025                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       981025                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         3314                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3314                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         5798                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         5798                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data     14417589                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      14417589                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data     14417589                       # number of overall misses
system.cpu6.dcache.overall_misses::total     14417589                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    289637231                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    289637231                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     94422783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     94422783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        15686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        15686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15339                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15339                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    384060014                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    384060014                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    384060014                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    384060014                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.046391                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.046391                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.010390                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010390                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.211271                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.211271                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.377991                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.377991                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.037540                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.037540                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.037540                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.037540                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks      1239462                       # number of writebacks
system.cpu6.dcache.writebacks::total          1239462                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements          1386427                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         1496289486                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1386427                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1079.241450                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       3150463361                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      3150463361                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   1573152040                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     1573152040                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   1573152040                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      1573152040                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   1573152040                       # number of overall hits
system.cpu6.icache.overall_hits::total     1573152040                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst      1386427                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1386427                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst      1386427                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1386427                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst      1386427                       # number of overall misses
system.cpu6.icache.overall_misses::total      1386427                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   1574538467                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   1574538467                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   1574538467                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   1574538467                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   1574538467                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   1574538467                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000881                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000881                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000881                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000881                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000881                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks      1386427                       # number of writebacks
system.cpu6.icache.writebacks::total          1386427                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     667                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                   1220099                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    6972     28.37%     28.37% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1244      5.06%     33.43% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    414      1.68%     35.11% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  15949     64.89%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               24579                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     6972     45.37%     45.37% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1244      8.09%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     414      2.69%     56.16% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    6738     43.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                15368                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            1213766606500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               60956000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               47500500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             1335482500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1215210545500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.422472                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.625249                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     2                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                  252      0.81%      0.81% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  582      1.87%      2.67% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      2.68% # number of callpals executed
system.cpu7.kern.callpal::swpipl                20934     67.10%     69.78% # number of callpals executed
system.cpu7.kern.callpal::rdps                   2495      8.00%     77.78% # number of callpals executed
system.cpu7.kern.callpal::rti                    2072      6.64%     84.42% # number of callpals executed
system.cpu7.kern.callpal::callsys                 496      1.59%     86.01% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     86.01% # number of callpals executed
system.cpu7.kern.callpal::rdunique               4364     13.99%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 31197                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             2654                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               1405                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               1405                      
system.cpu7.kern.mode_good::user                 1405                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.529390                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.692289                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      350923738500     28.73%     28.73% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        870625000500     71.27%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     582                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements         16134515                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          502.800858                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          409258489                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         16134515                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            25.365404                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   502.800858                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.982033                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.982033                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        867380574                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       867380574                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    305834535                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      305834535                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    103415777                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     103415777                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        13645                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        13645                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        10173                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        10173                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    409250312                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       409250312                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    409250312                       # number of overall hits
system.cpu7.dcache.overall_hits::total      409250312                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data     15292971                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     15292971                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       992690                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       992690                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         4267                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4267                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         7339                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         7339                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data     16285661                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      16285661                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data     16285661                       # number of overall misses
system.cpu7.dcache.overall_misses::total     16285661                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    321127506                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    321127506                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    104408467                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    104408467                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17512                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17512                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    425535973                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    425535973                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    425535973                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    425535973                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.047623                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047623                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.009508                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.009508                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.238220                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.238220                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.419084                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.419084                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.038271                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.038271                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.038271                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.038271                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      1323491                       # number of writebacks
system.cpu7.dcache.writebacks::total          1323491                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements          1548346                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         1676530795                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1548346                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1082.788211                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     1.242277                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   510.757723                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.002426                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.997574                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       3491207924                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      3491207924                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst   1743281443                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     1743281443                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst   1743281443                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      1743281443                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst   1743281443                       # number of overall hits
system.cpu7.icache.overall_hits::total     1743281443                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst      1548346                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1548346                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst      1548346                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1548346                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst      1548346                       # number of overall misses
system.cpu7.icache.overall_misses::total      1548346                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst   1744829789                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   1744829789                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst   1744829789                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   1744829789                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst   1744829789                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   1744829789                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000887                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000887                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000887                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000887                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000887                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000887                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks      1548346                       # number of writebacks
system.cpu7.icache.writebacks::total          1548346                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  933                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 933                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17547                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17547                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        30234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        33110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       120936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          747                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       123443                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   246363                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1925                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     135486833                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     55371436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     42502570                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        13645216                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     11112443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      2532773                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 928                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           63280285                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               8322                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              8322                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      6236946                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      1627584                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         29546059                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           132661                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          27153                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          159814                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           4563667                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          4563667                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        6121854                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      57157503                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      3807423                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     42860787                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      3343566                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     40534640                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      3320884                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     35201254                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      3399419                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     40966792                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              173434765                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    141030464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   1110987092                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    114602624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   1118379280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side    122061504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side   1005420775                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side    118269440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side   1114597280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              4845348459                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         31739689                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         166964206                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.659576                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.876993                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                92934819     55.66%     55.66% # Request fanout histogram
system.l2bus0.snoop_fanout::1                46808114     28.03%     83.70% # Request fanout histogram
system.l2bus0.snoop_fanout::2                18837989     11.28%     94.98% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 7891645      4.73%     99.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  491639      0.29%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           166964206                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     137447230                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     53810915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     48576960                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         4304363                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      2541098                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      1763265                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           65084553                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               7305                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              7305                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      5178766                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      1217397                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         28491108                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           177854                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          28062                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          205916                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           3737841                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          3737841                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        6034111                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      59050442                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      3407685                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     40905982                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      3456429                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     41180733                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side      2974925                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     35823469                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      3446580                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     41762698                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              172958501                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side    119011648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side   1111804272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side    121934016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side   1114601184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side    101663872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side    999608176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side    121486976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side   1123935944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              4814046088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         21027641                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         158208194                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.727565                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.952382                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                86489696     54.67%     54.67% # Request fanout histogram
system.l2bus1.snoop_fanout::1                40112589     25.35%     80.02% # Request fanout histogram
system.l2bus1.snoop_fanout::2                20723489     13.10%     93.12% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 9982545      6.31%     99.43% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  899875      0.57%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           158208194                       # Request fanout histogram
system.l2cache0.tags.replacements             7183592                       # number of replacements
system.l2cache0.tags.tagsinuse            3978.014537                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              92734586                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             7183592                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               12.909222                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   767.391019                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    57.052750                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   650.134359                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    62.158963                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   825.313779                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    59.826972                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   793.591641                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    34.750512                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   727.794542                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.187351                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.013929                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.158724                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.015176                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.201493                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.014606                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.193748                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.008484                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.177684                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.971195                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4031                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1850                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1280                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.984131                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           853766566                       # Number of tag accesses
system.l2cache0.tags.data_accesses          853766566                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      6236946                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      6236946                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      1627584                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      1627584                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data         1576                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          244                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data          218                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data          106                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           2144                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          251                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data           26                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           27                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data           22                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          326                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data       753457                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data       729797                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data       635228                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data       739685                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         2858167                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      1505380                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      1344919                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst      1265635                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst      1462552                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      5578486                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     14220692                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     13746241                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data     10101466                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data     13972882                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     52041281                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      1505380                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     14974149                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      1344919                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     14476038                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst      1265635                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data     10736694                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst      1462552                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data     14712567                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           60477934                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      1505380                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     14974149                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      1344919                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     14476038                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst      1265635                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data     10736694                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst      1462552                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data     14712567                       # number of overall hits
system.l2cache0.overall_hits::total          60477934                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        29740                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data        31726                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data        22166                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data        28523                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       112155                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         5139                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         4385                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         3467                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data         4354                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        17345                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       172810                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       198905                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data      1080642                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data       200858                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1653215                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        98442                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst       207981                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst       148038                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst        88907                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       543368                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data       897844                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data      1383931                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data      1629485                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data      1100525                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      5011785                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        98442                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      1070654                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst       207981                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      1582836                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst       148038                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data      2710127                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst        88907                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data      1301383                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          7208368                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        98442                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      1070654                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst       207981                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      1582836                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst       148038                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data      2710127                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst        88907                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data      1301383                       # number of overall misses
system.l2cache0.overall_misses::total         7208368                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      6236946                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      6236946                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      1627584                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      1627584                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        31316                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data        31970                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data        22384                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data        28629                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       114299                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         5390                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         4411                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         3494                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data         4376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        17671                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data       926267                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data       928702                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data      1715870                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data       940543                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      4511382                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      1603822                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      1552900                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst      1413673                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst      1551459                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      6121854                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     15118536                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     15130172                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data     11730951                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data     15073407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     57053066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      1603822                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     16044803                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      1552900                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     16058874                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst      1413673                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data     13446821                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst      1551459                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data     16013950                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       67686302                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      1603822                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     16044803                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      1552900                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     16058874                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst      1413673                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data     13446821                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst      1551459                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data     16013950                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      67686302                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.949674                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.992368                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.990261                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.996297                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.981242                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.953432                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.994106                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.992272                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.994973                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.981552                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.186566                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.214175                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.629792                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.213555                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.366454                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.061380                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.133931                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.104719                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.057305                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.088759                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.059387                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.091468                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.138905                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.073011                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.087844                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.061380                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.066729                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.133931                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.098565                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.104719                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.201544                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.057305                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.081266                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.106497                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.061380                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.066729                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.133931                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.098565                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.104719                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.201544                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.057305                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.081266                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.106497                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1791775                       # number of writebacks
system.l2cache0.writebacks::total             1791775                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             5939164                       # number of replacements
system.l2cache1.tags.tagsinuse            3972.056711                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              93665865                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             5939164                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               15.770884                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   510.165134                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst    38.761313                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   771.241890                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    53.445602                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   772.436968                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   107.902037                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   841.016149                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    59.486074                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   817.601542                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.124552                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.009463                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.188291                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.013048                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.188583                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.026343                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.205326                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.014523                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.199610                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.969740                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3938                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3277                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.961426                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           838958131                       # Number of tag accesses
system.l2cache1.tags.data_accesses          838958131                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      5178766                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      5178766                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      1217397                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      1217397                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data          986                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data         2023                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data          143                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data           95                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           3247                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data           35                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data           47                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data           19                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data           38                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          139                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data       677821                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data       685032                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data       541048                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data       678204                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         2582105                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst      1478437                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst      1480250                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst      1177417                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst      1492197                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      5628301                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data     14000580                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data     14028925                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data     12058007                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data     14243397                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     54330909                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst      1478437                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data     14678401                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst      1480250                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data     14713957                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst      1177417                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data     12599055                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst      1492197                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data     14921601                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           62541315                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst      1478437                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data     14678401                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst      1480250                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data     14713957                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst      1177417                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data     12599055                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst      1492197                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data     14921601                       # number of overall hits
system.l2cache1.overall_hits::total          62541315                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data        17289                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data        35803                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data        38097                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data        47182                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       138371                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data         4649                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data         4576                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         3821                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data         4241                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        17287                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data       213292                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data       225711                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data       385493                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data       245497                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       1069993                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst        69691                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst        70960                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst       209010                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst        56149                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       405810                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data      1102842                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data      1094464                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data      1360853                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data      1016589                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      4574748                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst        69691                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data      1316134                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst        70960                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data      1320175                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst       209010                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data      1746346                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst        56149                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data      1262086                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          6050551                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst        69691                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data      1316134                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst        70960                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data      1320175                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst       209010                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data      1746346                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst        56149                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data      1262086                       # number of overall misses
system.l2cache1.overall_misses::total         6050551                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      5178766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      5178766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      1217397                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      1217397                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data        18275                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data        37826                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data        38240                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data        47277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       141618                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         4684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data         4623                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         3840                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data         4279                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        17426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data       891113                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data       910743                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data       926541                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data       923701                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      3652098                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst      1548128                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst      1551210                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst      1386427                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst      1548346                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      6034111                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data     15103422                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data     15123389                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data     13418860                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data     15259986                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     58905657                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst      1548128                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data     15994535                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst      1551210                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data     16034132                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst      1386427                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data     14345401                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst      1548346                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data     16183687                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       68591866                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst      1548128                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data     15994535                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst      1551210                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data     16034132                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst      1386427                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data     14345401                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst      1548346                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data     16183687                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      68591866                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.946047                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.946518                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.996260                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.997991                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.977072                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.992528                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.989833                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.995052                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.991119                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.992023                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.239355                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.247832                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.416056                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.265775                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.292980                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.045016                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.045745                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.150754                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.036264                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.067253                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.073019                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.072369                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.101413                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.066618                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.077662                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.045016                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.082286                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.045745                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.082335                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.150754                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.121736                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.036264                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.077985                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.088211                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.045016                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.082286                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.045745                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.082335                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.150754                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.121736                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.036264                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.077985                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.088211                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1171421                       # number of writebacks
system.l2cache1.writebacks::total             1171421                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                928                       # Transaction distribution
system.membus0.trans_dist::ReadResp           5985690                       # Transaction distribution
system.membus0.trans_dist::WriteReq             15627                       # Transaction distribution
system.membus0.trans_dist::WriteResp            15627                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1882028                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         4627162                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          186271                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         36229                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         187609                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1733826                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1679178                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      5984762                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         1920                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      2012414                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     19073936                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        18500                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     21104850                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1213547                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        14610                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1228157                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         5770                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         5770                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              22338777                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     63103616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    510323648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        65003                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    573492267                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     37391488                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        58440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     37449928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       123200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              611065395                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        23813882                       # Total snoops (count)
system.membus0.snoop_fanout::samples         38135290                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.615321                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.486519                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               14669839     38.47%     38.47% # Request fanout histogram
system.membus0.snoop_fanout::3               23465451     61.53%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           38135290                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           9893603                       # Transaction distribution
system.membus1.trans_dist::WriteReq              7305                       # Transaction distribution
system.membus1.trans_dist::WriteResp             7305                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      2703412                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         3431495                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          368373                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         44464                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         345747                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          2574713                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         2439335                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      9893603                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     13488105                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1764746                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     15252851                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     16456504                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     16456504                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              31709355                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    404452864                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     55274888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    459727752                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    502657088                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    502657088                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              962384840                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         2423725                       # Total snoops (count)
system.membus1.snoop_fanout::samples         26570557                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.090034                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.286230                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               24178308     91.00%     91.00% # Request fanout histogram
system.membus1.snoop_fanout::2                2392249      9.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           26570557                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      6420704                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.607720                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        75484                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      6420704                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.011756                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.888767                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.073799                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.269871                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.292196                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.155777                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.251248                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     2.939621                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.109120                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     2.627321                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.243048                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.004612                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.141867                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.018262                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.197236                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.015703                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.183726                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.006820                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.164208                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.975482                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    107746167                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    107746167                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1593660                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1593660                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus0.data          174                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus1.data           60                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus2.data           36                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total          270                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data         3464                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data         6016                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data         4738                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data         9523                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        23741                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data         1492                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         5337                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data         3091                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data         1886                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        11806                       # number of ReadSharedReq hits
system.numa_caches_downward0.InvalidateReq_hits::tsunami.ide            1                       # number of InvalidateReq hits
system.numa_caches_downward0.InvalidateReq_hits::total            1                       # number of InvalidateReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data         4956                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data        11353                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data         7829                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data        11409                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        35547                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data         4956                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data        11353                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data         7829                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data        11409                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        35547                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data        37345                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        40633                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data        25184                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data        35649                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       138811                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         3310                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         2837                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data         1953                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data         2813                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        10913                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       145954                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       104678                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data      1037135                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data       139366                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1427133                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        17267                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data       845656                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst        61633                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data      1337017                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst        25036                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data      1546510                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst        22864                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data      1063368                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      4919351                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         1919                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         1919                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        17267                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       991610                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst        61633                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      1441695                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst        25036                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data      2583645                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst        22864                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data      1202734                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      6346484                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        17267                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       991610                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst        61633                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      1441695                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst        25036                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data      2583645                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst        22864                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data      1202734                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      6346484                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1593660                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1593660                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data        37519                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        40693                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data        25220                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data        35649                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       139081                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         3310                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         2837                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data         1953                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data         2813                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        10913                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       149418                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       110694                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data      1041873                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data       148889                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1450874                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        17267                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data       847148                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst        61633                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data      1342354                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst        25036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data      1549601                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst        22864                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data      1065254                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      4931157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         1920                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        17267                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       996566                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst        61633                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      1453048                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst        25036                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data      2591474                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst        22864                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data      1214143                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      6382031                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        17267                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       996566                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst        61633                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      1453048                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst        25036                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data      2591474                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst        22864                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data      1214143                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      6382031                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data     0.995362                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data     0.998526                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data     0.998573                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.998059                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.976817                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.945652                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.995452                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.936040                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.983637                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.998239                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.996024                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998005                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998230                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997606                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide     0.999479                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total     0.999479                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.995027                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.992187                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.996979                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.990603                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.994430                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.995027                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.992187                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.996979                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.990603                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.994430                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1557697                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1557697                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       577791                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.584557                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        94071                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       577791                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.162811                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.011280                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.284100                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.824818                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     1.244670                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.724729                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     3.350748                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.426604                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     1.744008                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     0.973600                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.188205                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.080256                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.051551                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.077792                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.045296                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.209422                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.026663                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.109001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.060850                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.849035                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      9435376                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      9435376                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       221379                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       221379                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data        11978                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus6.data        18504                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data        38488                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        68971                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.inst          401                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data           83                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst          919                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data         2257                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.inst         1244                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data         2792                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.inst         1034                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data         1697                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        10427                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.inst          401                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data           84                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst          919                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data        14235                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.inst         1244                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data        21296                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.inst         1034                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data        40185                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        79398                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.inst          401                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data           84                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst          919                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data        14235                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.inst         1244                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data        21296                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.inst         1034                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data        40185                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        79398                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data         2923                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data         2999                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data         2574                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data         3110                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        11606                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data         1668                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data         1538                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data         1370                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         1585                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         6161                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         3846                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data        18716                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data        28366                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data        70268                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       121196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst        53231                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data        31953                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst        55385                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data        33243                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst       150645                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data        36517                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst        46533                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        33277                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       440784                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst        53231                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data        35799                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst        55385                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data        51959                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst       150645                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data        64883                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst        46533                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data       103545                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       561980                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst        53231                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data        35799                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst        55385                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data        51959                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst       150645                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data        64883                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst        46533                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data       103545                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       561980                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       221379                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       221379                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data         2923                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data         3001                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data         2574                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data         3110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        11608                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data         1668                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data         1538                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data         1370                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         1585                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         6161                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         3847                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data        30694                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data        46870                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data       108756                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       190167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst        53632                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data        32036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst        56304                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data        35500                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst       151889                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data        39309                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst        47567                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        34974                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       451211                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst        53632                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data        35883                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst        56304                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data        66194                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst       151889                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data        86179                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst        47567                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data       143730                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       641378                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst        53632                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data        35883                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst        56304                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data        66194                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst       151889                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data        86179                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst        47567                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data       143730                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       641378                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.999334                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999828                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.999740                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.609761                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data     0.605206                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.646107                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.637314                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst     0.992523                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.997409                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.983678                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.936423                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst     0.991810                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.928973                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst     0.978262                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.951478                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.976891                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst     0.992523                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.997659                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.983678                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.784950                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst     0.991810                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.752886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst     0.978262                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.720413                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.876207                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst     0.992523                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.997659                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.983678                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.784950                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst     0.991810                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.752886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst     0.978262                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.720413                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.876207                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       145743                       # number of writebacks
system.numa_caches_downward1.writebacks::total       145743                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       505585                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.460191                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        81157                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       505585                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.160521                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.422048                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.493434                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.868104                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     1.485532                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.769889                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     3.918512                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.465780                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     2.019679                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.017213                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.088878                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.093340                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.054256                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.092846                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.048118                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.244907                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.029111                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.126230                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.063576                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.841262                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      8039276                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      8039276                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       145743                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       145743                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data         7516                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus6.data        15195                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data        32179                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        54891                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.inst          930                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data           94                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst         1740                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data          908                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.inst         4282                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data          580                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst         1532                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data         1114                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        11180                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.inst          930                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data           95                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst         1740                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data         8424                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.inst         4282                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data        15775                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst         1532                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data        33293                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        66071                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.inst          930                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data           95                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst         1740                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data         8424                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.inst         4282                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data        15775                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst         1532                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data        33293                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        66071                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data         2923                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data         2999                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data         2574                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data         3110                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        11606                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         1668                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data         1538                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data         1370                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         1585                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         6161                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         3845                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data        11200                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data        13171                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data        38089                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        66305                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst        52301                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data        31859                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst        53645                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data        32335                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst       146363                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data        35937                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst        45001                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        32163                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       429604                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst        52301                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data        35704                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst        53645                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data        43535                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst       146363                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data        49108                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst        45001                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data        70252                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       495909                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst        52301                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data        35704                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst        53645                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data        43535                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst       146363                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data        49108                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst        45001                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data        70252                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       495909                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       145743                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       145743                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data         2923                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data         2999                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data         2574                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data         3110                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        11606                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         1668                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data         1538                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data         1370                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         1585                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         6161                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         3846                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data        18716                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data        28366                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data        70268                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       121196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst        53231                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data        31953                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst        55385                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data        33243                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst       150645                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data        36517                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst        46533                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        33277                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       440784                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst        53231                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data        35799                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst        55385                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data        51959                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst       150645                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data        64883                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst        46533                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data       103545                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       561980                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst        53231                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data        35799                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst        55385                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data        51959                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst       150645                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data        64883                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst        46533                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data       103545                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       561980                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999740                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.598418                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data     0.464323                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.542053                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.547089                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst     0.982529                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.997058                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.968584                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.972686                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst     0.971576                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.984117                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.967077                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.966523                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.974636                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst     0.982529                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.997346                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.968584                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.837872                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst     0.971576                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.756870                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.967077                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.678468                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.882432                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst     0.982529                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.997346                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.968584                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.837872                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst     0.971576                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.756870                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.967077                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.678468                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.882432                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        88333                       # number of writebacks
system.numa_caches_upward0.writebacks::total        88333                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      6386979                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.580694                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        61279                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      6386979                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.009594                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.750567                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.076003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.293418                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.314288                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     3.143372                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.325013                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.933610                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.115901                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     2.628523                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.234410                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.004750                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.143339                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.019643                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.196461                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.020313                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.183351                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.007244                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.164283                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.973793                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    107110243                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    107110243                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1557697                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1557697                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus0.data           18                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total           24                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data         3371                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         4962                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data         3425                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data         7563                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        19321                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data          847                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         2693                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data         1495                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data         1271                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         6306                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         4218                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         7655                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data         4920                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data         8834                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        25627                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         4218                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         7655                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data         4920                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data         8834                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        25627                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data        37327                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        41019                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data        25366                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data        35660                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       139372                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         3310                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         2837                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data         1953                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data         2813                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        10913                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       142583                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data        99324                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data      1033528                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data       131792                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         1919                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1409146                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        17267                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data       844809                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst        61633                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data      1334324                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst        25036                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data      1545015                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst        22864                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data      1062097                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      4913045                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        17267                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       987392                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst        61633                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      1433648                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst        25036                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data      2578543                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst        22864                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data      1193889                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         1919                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      6322191                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        17267                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       987392                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst        61633                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      1433648                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst        25036                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data      2578543                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst        22864                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data      1193889                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         1919                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      6322191                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1557697                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1557697                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data        37345                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        41025                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data        25366                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data        35660                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       139396                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         3310                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         2837                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data         1953                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data         2813                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        10913                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       145954                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       104286                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data      1036953                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data       139355                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         1919                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1428467                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        17267                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data       845656                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst        61633                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data      1337017                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst        25036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data      1546510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst        22864                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data      1063368                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      4919351                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        17267                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       991610                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst        61633                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      1441303                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst        25036                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data      2583463                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst        22864                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data      1202723                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         1919                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      6347818                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        17267                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       991610                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst        61633                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      1441303                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst        25036                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data      2583463                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst        22864                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data      1202723                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         1919                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      6347818                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data     0.999518                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data     0.999854                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999828                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.976904                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.952419                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.996697                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.945729                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.986474                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.998998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.997986                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999033                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998805                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998718                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.995746                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.994689                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.998096                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.992655                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.995963                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.995746                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.994689                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.998096                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.992655                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.995963                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1531991                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1531991                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           320804869                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1119328                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       320964905                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          104465453                       # DTB write hits
system.switch_cpus0.dtb.write_misses            56618                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      103988378                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           425270322                       # DTB hits
system.switch_cpus0.dtb.data_misses           1175946                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       424953283                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1739696315                       # ITB hits
system.switch_cpus0.itb.fetch_misses              245                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1739696560                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2430408885                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1742442508                       # Number of instructions committed
system.switch_cpus0.committedOps           1742442508                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1182052488                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     768742494                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            9786745                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    127340372                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1182052488                       # number of integer instructions
system.switch_cpus0.num_fp_insts            768742494                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2326193850                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    792738100                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   1079890405                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    676619838                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            426625036                       # number of memory refs
system.switch_cpus0.num_load_insts          322099400                       # Number of load instructions
system.switch_cpus0.num_store_insts         104525636                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      687003731.128604                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1743405153.871397                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.717330                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.282670                       # Percentage of idle cycles
system.switch_cpus0.Branches                154655590                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     16167150      0.93%      0.93% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        656282784     37.64%     38.57% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        43412865      2.49%     41.06% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     41.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      321418042     18.43%     59.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4465856      0.26%     59.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       61534996      3.53%     63.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     192450511     11.04%     74.31% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        6985486      0.40%     74.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       2330896      0.13%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       322135230     18.48%     93.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      104528858      5.99%     99.32% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      11905780      0.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1743618454                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           321311060                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1102328                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       321602942                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          104532826                       # DTB write hits
system.switch_cpus1.dtb.write_misses            58484                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      104140859                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           425843886                       # DTB hits
system.switch_cpus1.dtb.data_misses           1160812                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       425743801                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         1742887503                       # ITB hits
system.switch_cpus1.itb.fetch_misses              253                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     1742887756                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2430411587                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1745103445                       # Number of instructions committed
system.switch_cpus1.committedOps           1745103445                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1183563484                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     770459408                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            9747496                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    127516462                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1183563484                       # number of integer instructions
system.switch_cpus1.num_fp_insts            770459408                       # number of float instructions
system.switch_cpus1.num_int_register_reads   2329923516                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    793669918                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   1082273919                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    678189568                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            427154913                       # number of memory refs
system.switch_cpus1.num_load_insts          322559748                       # Number of load instructions
system.switch_cpus1.num_store_insts         104595165                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      684359023.980165                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1746052563.019835                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.718418                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.281582                       # Percentage of idle cycles
system.switch_cpus1.Branches                154827656                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     16074221      0.92%      0.92% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        657146043     37.63%     38.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        43482978      2.49%     41.04% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     41.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      322175561     18.45%     59.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4480062      0.26%     59.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       61756736      3.54%     63.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     192894002     11.05%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        6996385      0.40%     74.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       2334120      0.13%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       322585705     18.47%     93.34% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      104595895      5.99%     99.33% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      11742549      0.67%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1746264257                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           339411735                       # DTB read hits
system.switch_cpus2.dtb.read_misses            783190                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       336927742                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          106041629                       # DTB write hits
system.switch_cpus2.dtb.write_misses            53047                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      103011182                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           445453364                       # DTB hits
system.switch_cpus2.dtb.data_misses            836237                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       439938924                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1810314255                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1726                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1810315981                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              2430706142                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1829903384                       # Number of instructions committed
system.switch_cpus2.committedOps           1829903384                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1248292913                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     811578740                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           17652977                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    116269580                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1248292913                       # number of integer instructions
system.switch_cpus2.num_fp_insts            811578740                       # number of float instructions
system.switch_cpus2.num_int_register_reads   2456034815                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    829247901                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   1073697993                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    720237069                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            446417506                       # number of memory refs
system.switch_cpus2.num_load_insts          340319101                       # Number of load instructions
system.switch_cpus2.num_store_insts         106098405                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      599964916.371560                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1830741225.628441                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.753173                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.246827                       # Percentage of idle cycles
system.switch_cpus2.Branches                147745877                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     28681491      1.57%      1.57% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        690702285     37.73%     39.29% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        30824858      1.68%     40.98% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     40.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      338905090     18.51%     59.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       10032864      0.55%     60.04% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       85618952      4.68%     64.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     184209591     10.06%     74.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        4904533      0.27%     75.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1625032      0.09%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.13% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       340492038     18.60%     93.73% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      106101803      5.80%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       8641084      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1830739621                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           321029337                       # DTB read hits
system.switch_cpus3.dtb.read_misses           1122993                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       321351162                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          104490408                       # DTB write hits
system.switch_cpus3.dtb.write_misses            57955                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      104100073                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           425519745                       # DTB hits
system.switch_cpus3.dtb.data_misses           1180948                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       425451235                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         1741645127                       # ITB hits
system.switch_cpus3.itb.fetch_misses              241                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     1741645368                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2430414810                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1743801622                       # Number of instructions committed
system.switch_cpus3.committedOps           1743801622                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1182771450                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     769762672                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            9744201                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    127455791                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1182771450                       # number of integer instructions
system.switch_cpus3.num_fp_insts            769762672                       # number of float instructions
system.switch_cpus3.num_int_register_reads   2328034969                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    793118009                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   1081304985                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    677528823                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            426852697                       # number of memory refs
system.switch_cpus3.num_load_insts          322300513                       # Number of load instructions
system.switch_cpus3.num_store_insts         104552184                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      685641475.162367                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1744773334.837634                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.717891                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.282109                       # Percentage of idle cycles
system.switch_cpus3.Branches                154728124                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     16116678      0.92%      0.92% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        656602406     37.63%     38.55% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        43442906      2.49%     41.04% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     41.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      321859072     18.44%     59.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        4460796      0.26%     59.74% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       61637007      3.53%     63.27% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     192713571     11.04%     74.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        6993828      0.40%     74.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       2333256      0.13%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       322326626     18.47%     93.32% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      104552991      5.99%     99.32% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      11943433      0.68%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1744982570                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           320891276                       # DTB read hits
system.switch_cpus4.dtb.read_misses           1123586                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       321249216                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          104412181                       # DTB write hits
system.switch_cpus4.dtb.write_misses            59725                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses      104050651                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           425303457                       # DTB hits
system.switch_cpus4.dtb.data_misses           1183311                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       425299867                       # DTB accesses
system.switch_cpus4.itb.fetch_hits         1741334139                       # ITB hits
system.switch_cpus4.itb.fetch_misses              241                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses     1741334380                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              2430416377                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts         1743291357                       # Number of instructions committed
system.switch_cpus4.committedOps           1743291357                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses   1182340006                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses     769519775                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            9722637                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts    127432454                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts          1182340006                       # number of integer instructions
system.switch_cpus4.num_fp_insts            769519775                       # number of float instructions
system.switch_cpus4.num_int_register_reads   2327208564                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    792862438                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads   1081040957                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes    677335164                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            426663534                       # number of memory refs
system.switch_cpus4.num_load_insts          322188049                       # Number of load instructions
system.switch_cpus4.num_store_insts         104475485                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      686149746.785268                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1744266630.214732                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.717682                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.282318                       # Percentage of idle cycles
system.switch_cpus4.Branches                154682995                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     16167477      0.93%      0.93% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        656358980     37.63%     38.55% # Class of executed instruction
system.switch_cpus4.op_class::IntMult        43441322      2.49%     41.04% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     41.04% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd      321779437     18.45%     59.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp        4447341      0.25%     59.74% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt       61622469      3.53%     63.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult     192680272     11.05%     74.32% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        6992894      0.40%     74.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt       2332304      0.13%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       322212735     18.47%     93.33% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      104476105      5.99%     99.31% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess      11963332      0.69%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total        1744474668                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           321303255                       # DTB read hits
system.switch_cpus5.dtb.read_misses           1113950                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       321635501                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          104537576                       # DTB write hits
system.switch_cpus5.dtb.write_misses            67646                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses      104168344                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           425840831                       # DTB hits
system.switch_cpus5.dtb.data_misses           1181596                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       425803845                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         1743645022                       # ITB hits
system.switch_cpus5.itb.fetch_misses              252                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     1743645274                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              2430418874                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         1745700571                       # Number of instructions committed
system.switch_cpus5.committedOps           1745700571                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   1184022803                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses     770505463                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            9753584                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts    127559568                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          1184022803                       # number of integer instructions
system.switch_cpus5.num_fp_insts            770505463                       # number of float instructions
system.switch_cpus5.num_int_register_reads   2330419043                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    794032545                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads   1082307534                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes    678235259                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            427200557                       # number of memory refs
system.switch_cpus5.num_load_insts          322591713                       # Number of load instructions
system.switch_cpus5.num_store_insts         104608844                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      683743204.768657                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      1746675669.231343                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.718673                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.281327                       # Percentage of idle cycles
system.switch_cpus5.Branches                154869434                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     16197365      0.93%      0.93% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        657359376     37.63%     38.56% # Class of executed instruction
system.switch_cpus5.op_class::IntMult        43480356      2.49%     41.05% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     41.05% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd      322193702     18.44%     59.49% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        4497053      0.26%     59.75% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt       61765804      3.54%     63.28% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult     192882405     11.04%     74.33% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        6995756      0.40%     74.73% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt       2334584      0.13%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     74.86% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       322617602     18.47%     93.33% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      104609803      5.99%     99.32% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess      11948361      0.68%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        1746882167                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           289522138                       # DTB read hits
system.switch_cpus6.dtb.read_misses            986975                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       289762989                       # DTB read accesses
system.switch_cpus6.dtb.write_hits           94438729                       # DTB write hits
system.switch_cpus6.dtb.write_misses            58641                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses       94068617                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           383960867                       # DTB hits
system.switch_cpus6.dtb.data_misses           1045616                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses       383831606                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         1571419558                       # ITB hits
system.switch_cpus6.itb.fetch_misses              116                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     1571419674                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              2430412998                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         1573492851                       # Number of instructions committed
system.switch_cpus6.committedOps           1573492851                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   1066641803                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses     693339180                       # Number of float alu accesses
system.switch_cpus6.num_func_calls            8711768                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts    114628308                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          1066641803                       # number of integer instructions
system.switch_cpus6.num_fp_insts            693339180                       # number of float instructions
system.switch_cpus6.num_int_register_reads   2097811284                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    715150200                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads    973438578                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes    610733906                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            385140689                       # number of memory refs
system.switch_cpus6.num_load_insts          290639892                       # Number of load instructions
system.switch_cpus6.num_store_insts          94500797                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      856064733.257010                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      1574348264.742990                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.647770                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.352230                       # Percentage of idle cycles
system.switch_cpus6.Branches                139118926                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     15776503      1.00%      1.00% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        591750297     37.58%     38.58% # Class of executed instruction
system.switch_cpus6.op_class::IntMult        38855422      2.47%     41.05% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     41.05% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd      290070781     18.42%     59.47% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        4127708      0.26%     59.74% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt       56205525      3.57%     63.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult     173665794     11.03%     74.34% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        6254217      0.40%     74.73% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt       2084872      0.13%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     74.87% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       290662888     18.46%     93.33% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite       94501671      6.00%     99.33% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess      10582789      0.67%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        1574538467                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           320969062                       # DTB read hits
system.switch_cpus7.dtb.read_misses           1121352                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       321302414                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          104426493                       # DTB write hits
system.switch_cpus7.dtb.write_misses            65727                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses      104065618                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           425395555                       # DTB hits
system.switch_cpus7.dtb.data_misses           1187079                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       425368032                       # DTB accesses
system.switch_cpus7.itb.fetch_hits         1741606039                       # ITB hits
system.switch_cpus7.itb.fetch_misses              250                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses     1741606289                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              2430421818                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts         1743642710                       # Number of instructions committed
system.switch_cpus7.committedOps           1743642710                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses   1182660370                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses     769577844                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            9727318                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts    127473238                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts          1182660370                       # number of integer instructions
system.switch_cpus7.num_fp_insts            769577844                       # number of float instructions
system.switch_cpus7.num_int_register_reads   2327658370                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    793086390                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads   1081054440                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes    677373507                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            426762561                       # number of memory refs
system.switch_cpus7.num_load_insts          322266770                       # Number of load instructions
system.switch_cpus7.num_store_insts         104495791                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      685796184.344891                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      1744625633.655108                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.717828                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.282172                       # Percentage of idle cycles
system.switch_cpus7.Branches                154737256                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     16185151      0.93%      0.93% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        656548263     37.63%     38.56% # Class of executed instruction
system.switch_cpus7.op_class::IntMult        43441688      2.49%     41.05% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     41.05% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd      321785755     18.44%     59.49% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        4442260      0.25%     59.74% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt       61624452      3.53%     63.27% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult     192684325     11.04%     74.32% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        6992858      0.40%     74.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt       2332296      0.13%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     74.85% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       322292239     18.47%     93.32% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      104496694      5.99%     99.31% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess      12003808      0.69%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total        1744829789                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        5360135                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           7305                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          7305                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1703440                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      4547215                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       169398                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        25943                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       168076                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1601661                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1549663                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      5360135                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     18971795                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     18971795                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1528481                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1528481                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           20500276                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    505952960                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    505952960                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     45352712                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     45352712                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           551305672                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     19240040                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      32274302                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.584341                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.492835                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            13415097     41.57%     41.57% # Request fanout histogram
system.system_bus.snoop_fanout::2            18859205     58.43%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        32274302                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001564                       # Number of seconds simulated
sim_ticks                                  1563952000                       # Number of ticks simulated
final_tick                               3649723272000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             4446915125                       # Simulator instruction rate (inst/s)
host_op_rate                               4446879846                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              448779135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 796056                       # Number of bytes of host memory used
host_seconds                                     3.49                       # Real time elapsed on the host
sim_insts                                 15496828364                       # Number of instructions simulated
sim_ops                                   15496828364                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         2752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       194496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       229696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        34496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        20160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       111552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       133824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            735424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         7744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       194496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       111552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       348416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       166592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         166592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         3039                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         3589                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          539                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          315                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1743                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         2091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11491                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2603                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2603                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      4951559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1759645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       286454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    124361873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    146868958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     22056943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data     12890421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst     71326997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     85567844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            470234381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      4951559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        40922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    124361873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     22056943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst     71326997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        40922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       222779216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      106519893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           106519893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      106519893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      4951559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1759645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       286454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    124361873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    146868958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     22056943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data     12890421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst     71326997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     85567844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           576754274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       969792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        65152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst        11072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       481984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1581184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        11072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        63616                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       841152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         841152                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          768                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        15153                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1018                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         7531                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              24706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        13143                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             13143                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       122766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       122766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     31428075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    620090642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst      2168865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     41658568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst      7079501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    308183371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data        40922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data        81844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1011018241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     31428075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst      2168865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst      7079501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        40676440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      537837478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           537837478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      537837478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       122766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       122766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     31428075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    620090642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst      2168865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     41658568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst      7079501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    308183371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data        40922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data        81844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1548855719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       723                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     295     41.20%     41.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92     12.85%     54.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.28%     54.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.14%     54.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    326     45.53%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 716                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      295     43.13%     43.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92     13.45%     56.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.29%     56.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.15%     57.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     294     42.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  684                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1456800500     96.69%     96.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.46%     97.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     97.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     97.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               42664500      2.83%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1506627500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.901840                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.955307                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  526     83.76%     83.76% # number of callpals executed
system.cpu0.kern.callpal::rdps                      7      1.11%     84.87% # number of callpals executed
system.cpu0.kern.callpal::rti                      95     15.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   628                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               95                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               62                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          454.141983                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              93773                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              501                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           187.171657                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   454.141983                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.886996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.886996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            78939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           78939                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        24333                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          24333                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          668                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          668                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          571                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          571                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        38010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           38010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        38010                       # number of overall hits
system.cpu0.dcache.overall_hits::total          38010                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           96                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           34                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           15                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           14                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          130                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           130                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          130                       # number of overall misses
system.cpu0.dcache.overall_misses::total          130                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        24429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        24429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        13711                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        13711                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        38140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        38140                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        38140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        38140                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003930                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002480                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002480                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.021962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021962                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003408                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003408                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003408                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003408                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu0.dcache.writebacks::total               19                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              262                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           44973467                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              774                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         58105.254522                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           258670                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          258670                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       128942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         128942                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       128942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          128942                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       128942                       # number of overall hits
system.cpu0.icache.overall_hits::total         128942                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          262                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          262                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           262                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          262                       # number of overall misses
system.cpu0.icache.overall_misses::total          262                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       129204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       129204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       129204                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       129204                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       129204                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       129204                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002028                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          262                       # number of writebacks
system.cpu0.icache.writebacks::total              262                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      10     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      5.26%     31.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      2.63%     34.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1504477000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                1129500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1505869000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu1.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    39                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               20                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          430.362028                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             132978                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              432                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           307.819444                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   430.362028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.840551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.840551                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             2544                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            2544                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            762                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           417                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           14                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            6                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         1179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         1179                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1179                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           39                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            6                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           44                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           44                       # number of overall misses
system.cpu1.dcache.overall_misses::total           44                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         1223                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1223                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         1223                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1223                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.048689                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048689                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011848                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011848                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.035977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.035977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035977                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu1.dcache.writebacks::total                7                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               79                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           80908438                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              591                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         136900.910321                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             7259                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            7259                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         3511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3511                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         3511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3511                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         3511                       # number of overall hits
system.cpu1.icache.overall_hits::total           3511                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         3590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3590                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         3590                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3590                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         3590                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3590                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.022006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.022006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.022006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.022006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.022006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.022006                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu1.icache.writebacks::total               79                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3582                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1252     48.66%     48.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.08%     48.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     48.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1318     51.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2573                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1252     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.04%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1251     49.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2506                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1129147500     83.14%     83.14% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.01%     83.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.01%     83.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              228722000     16.84%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1358132000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.949165                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.973960                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      7.14%      7.14% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      7.14%     14.29% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     28.57%     42.86% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      7.14%     50.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      7.14%     57.14% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      7.14%     64.29% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      7.14%     71.43% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      7.14%     78.57% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      7.14%     85.71% # number of syscalls executed
system.cpu2.kern.syscall::75                        2     14.29%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    14                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   24      0.90%      0.94% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.08%      1.01% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2527     94.89%     95.91% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4      0.15%     96.06% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.04%     96.09% # number of callpals executed
system.cpu2.kern.callpal::rti                      43      1.61%     97.71% # number of callpals executed
system.cpu2.kern.callpal::callsys                  23      0.86%     98.57% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.19%     98.76% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      1.24%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2663                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               68                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 41                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 42                      
system.cpu2.kern.mode_good::user                   41                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.761468                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         448637500     34.79%     34.79% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           841036500     65.21%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            23636                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          494.643950                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             842442                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            23985                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            35.123702                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   494.643950                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.966101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1651621                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1651621                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       465255                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         465255                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       285665                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        285665                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19441                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19441                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       750920                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          750920                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       750920                       # number of overall hits
system.cpu2.dcache.overall_hits::total         750920                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19838                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19838                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3602                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3602                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          364                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          364                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           38                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        23440                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         23440                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        23440                       # number of overall misses
system.cpu2.dcache.overall_misses::total        23440                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       485093                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       485093                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       289267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       289267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19802                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       774360                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       774360                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       774360                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       774360                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.040895                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.040895                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.012452                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012452                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.018379                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018379                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001919                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001919                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.030270                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030270                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.030270                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030270                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15682                       # number of writebacks
system.cpu2.dcache.writebacks::total            15682                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5841                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.993330                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3979513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6353                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           626.399024                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.993330                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999987                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5170496                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5170496                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2576479                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2576479                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2576479                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2576479                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2576479                       # number of overall hits
system.cpu2.icache.overall_hits::total        2576479                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         5846                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5846                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         5846                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5846                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         5846                       # number of overall misses
system.cpu2.icache.overall_misses::total         5846                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2582325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2582325                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2582325                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2582325                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2582325                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2582325                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002264                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002264                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002264                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002264                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002264                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002264                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         5841                       # number of writebacks
system.cpu2.icache.writebacks::total             5841                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       833                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     106     43.80%     43.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.83%     44.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.83%     45.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    132     54.55%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 242                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      106     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.93%     51.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     104     48.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  214                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1496746000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.02%     99.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                7143500      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1504318000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.787879                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.884298                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     18.24%     18.55% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.57%     20.13% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  167     52.52%     72.64% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      1.57%     74.21% # number of callpals executed
system.cpu3.kern.callpal::rti                      71     22.33%     96.54% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.83%     99.37% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.63%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   318                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              129                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1474891000     99.45%     99.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2016                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          442.193261                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             132610                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2471                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            53.666532                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   442.193261                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.863659                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863659                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            82092                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           82092                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23463                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23463                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13210                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          449                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          449                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          468                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36673                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36673                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36673                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36673                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1590                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1590                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          669                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           43                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2259                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2259                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2259                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2259                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        25053                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        25053                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          488                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          488                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38932                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38932                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38932                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38932                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.063465                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.063465                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.048202                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048202                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.087398                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.087398                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.058024                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.058024                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.058024                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.058024                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          888                       # number of writebacks
system.cpu3.dcache.writebacks::total              888                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1392                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           95385679                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1904                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         50097.520483                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           284328                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          284328                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140076                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140076                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140076                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140076                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140076                       # number of overall hits
system.cpu3.icache.overall_hits::total         140076                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1392                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1392                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1392                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1392                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1392                       # number of overall misses
system.cpu3.icache.overall_misses::total         1392                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141468                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141468                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141468                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141468                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141468                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009840                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009840                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009840                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009840                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009840                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009840                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1392                       # number of writebacks
system.cpu3.icache.writebacks::total             1392                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1247                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     255     48.48%     48.48% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      2      0.38%     48.86% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.19%     49.05% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    268     50.95%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 526                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      253     49.80%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       2      0.39%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.20%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     252     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  508                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              1699141500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  98000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.01%     99.42% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                9857000      0.58%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1709208500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.992157                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.940299                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.965779                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      1.15%      1.15% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      8.72%      9.87% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.16%     10.03% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  421     69.24%     79.28% # number of callpals executed
system.cpu4.kern.callpal::rdps                      5      0.82%     80.10% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.16%     80.26% # number of callpals executed
system.cpu4.kern.callpal::rti                     102     16.78%     97.04% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      2.47%     99.51% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.49%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   608                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        1637577000     95.59%     95.59% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75533000      4.41%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12526                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          448.121973                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             298803                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13038                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            22.917855                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   448.121973                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.875238                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.875238                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           359683                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          359683                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        77098                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          77098                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        81220                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         81220                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1152                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1152                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1172                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1172                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       158318                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          158318                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       158318                       # number of overall hits
system.cpu4.dcache.overall_hits::total         158318                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         5630                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5630                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7015                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7015                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          124                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           96                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12645                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12645                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12645                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12645                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        82728                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        82728                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        88235                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        88235                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1268                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1268                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       170963                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       170963                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       170963                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       170963                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.068054                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.068054                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.079504                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.079504                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.097179                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.097179                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.075710                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.075710                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.073963                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.073963                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.073963                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.073963                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8074                       # number of writebacks
system.cpu4.dcache.writebacks::total             8074                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4606                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.970197                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          101027624                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5117                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         19743.526285                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.970197                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999942                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           917163                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          917163                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       451671                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         451671                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       451671                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          451671                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       451671                       # number of overall hits
system.cpu4.icache.overall_hits::total         451671                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4607                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4607                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4607                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4607                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4607                       # number of overall misses
system.cpu4.icache.overall_misses::total         4607                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       456278                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       456278                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       456278                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       456278                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       456278                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       456278                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.010097                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.010097                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010097                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.010097                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010097                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4606                       # number of writebacks
system.cpu4.icache.writebacks::total             4606                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      10     26.32%     26.32% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      2      5.26%     31.58% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      2.63%     34.21% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0              1500805000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                1129500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total          1502197000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu5.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu5.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    39                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               26                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          423.841990                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3311043                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              436                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          7594.135321                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   423.841990                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.827816                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.827816                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             2461                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            2461                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          732                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            732                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          415                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           415                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           10                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            5                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data         1147                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            1147                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data         1147                       # number of overall hits
system.cpu5.dcache.overall_hits::total           1147                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           33                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            7                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           40                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           40                       # number of overall misses
system.cpu5.dcache.overall_misses::total           40                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          765                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          765                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data         1187                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         1187                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data         1187                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         1187                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.043137                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.043137                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.016588                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016588                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.033698                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.033698                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.033698                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.033698                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu5.dcache.writebacks::total                7                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements               76                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           85593764                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              588                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         145567.625850                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             7076                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            7076                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         3424                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           3424                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         3424                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            3424                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         3424                       # number of overall hits
system.cpu5.icache.overall_hits::total           3424                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           76                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           76                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           76                       # number of overall misses
system.cpu5.icache.overall_misses::total           76                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         3500                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         3500                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         3500                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         3500                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         3500                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         3500                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.021714                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.021714                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.021714                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.021714                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.021714                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.021714                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu5.icache.writebacks::total               76                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                      10     26.32%     26.32% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      2      5.26%     31.58% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      2.63%     34.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                       10     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       2      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      4.55%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0              1503845000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                1129500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total          1505237000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu6.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu6.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    39                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               17                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          429.844135                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              32391                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              431                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            75.153132                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   429.844135                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.839539                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.839539                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             2426                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            2426                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          728                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            728                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          416                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           416                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           10                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            5                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            5                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         1144                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            1144                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         1144                       # number of overall hits
system.cpu6.dcache.overall_hits::total           1144                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           25                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            6                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            7                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           31                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           31                       # number of overall misses
system.cpu6.dcache.overall_misses::total           31                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          753                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          753                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          422                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          422                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data         1175                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         1175                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data         1175                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         1175                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.033201                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.033201                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.014218                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.014218                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.583333                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.583333                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.026383                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.026383                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.026383                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.026383                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu6.dcache.writebacks::total                3                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               79                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           77188841                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              591                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         130607.175973                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             7019                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            7019                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         3391                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           3391                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         3391                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            3391                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         3391                       # number of overall hits
system.cpu6.icache.overall_hits::total           3391                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           79                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           79                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           79                       # number of overall misses
system.cpu6.icache.overall_misses::total           79                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         3470                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         3470                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         3470                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         3470                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         3470                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         3470                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.022767                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.022767                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.022767                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.022767                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.022767                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.022767                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu6.icache.writebacks::total               79                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      5.56%     36.11% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     23     63.89%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              1499360000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  98000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                1088500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          1500741500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.391304                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.611111                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu7.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu7.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    37                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               29                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          452.384961                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            3246606                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              455                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          7135.397802                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   452.384961                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.883564                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.883564                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             2331                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            2331                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          683                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            683                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          397                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           397                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            9                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            6                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data         1080                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            1080                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data         1080                       # number of overall hits
system.cpu7.dcache.overall_hits::total           1080                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           34                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           44                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           44                       # number of overall misses
system.cpu7.dcache.overall_misses::total           44                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          717                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          717                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          407                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data         1124                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         1124                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data         1124                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         1124                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.047420                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047420                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.024570                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.024570                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.039146                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.039146                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.039146                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.039146                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu7.dcache.writebacks::total               10                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               92                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           94324494                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              604                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         156166.380795                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          511                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.001953                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             6650                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            6650                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         3187                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           3187                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         3187                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            3187                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         3187                       # number of overall hits
system.cpu7.icache.overall_hits::total           3187                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           92                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           92                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           92                       # number of overall misses
system.cpu7.icache.overall_misses::total           92                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         3279                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         3279                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         3279                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         3279                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         3279                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         3279                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.028057                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.028057                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.028057                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.028057                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.028057                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.028057                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu7.icache.writebacks::total               92                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 408                       # Transaction distribution
system.iobus.trans_dist::WriteResp                408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2486                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         67262                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        31643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         4834                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           32922                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        31500                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1422                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              30118                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                389                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               389                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        16596                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5739                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             7973                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              177                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             255                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              4133                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             4133                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           7579                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         21987                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          617                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2202                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side          188                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        16711                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side        70559                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         3381                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         6316                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 100098                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        22720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        11323                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         6976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         3160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       695360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      2519651                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       127296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side       202024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3588510                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            97481                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            165549                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.289099                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.600727                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  126553     76.44%     76.44% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   33867     20.46%     96.90% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1654      1.00%     97.90% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    3215      1.94%     99.84% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     260      0.16%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              165549                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         35311                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        16285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            7867                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         6129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1738                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10707                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 19                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                19                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8094                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3887                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3958                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              118                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            115                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             233                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6920                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6920                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4854                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5853                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side        13054                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        37763                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          155                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side           95                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  51697                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       540608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side      1327632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         2840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         2008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         3160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1895064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            66469                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            101691                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.177390                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.628424                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   91427     89.91%     89.91% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    6510      6.40%     96.31% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     597      0.59%     96.90% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    2293      2.25%     99.15% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     864      0.85%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              101691                       # Request fanout histogram
system.l2cache0.tags.replacements               25619                       # number of replacements
system.l2cache0.tags.tagsinuse            3971.942346                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 50402                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               28882                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.745101                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   615.127152                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    34.431554                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     9.789159                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     0.439774                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     2.822927                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   488.077585                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data  2637.133852                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    85.289122                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    98.831222                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.150178                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.008406                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.002390                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000689                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.119160                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.643832                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.020823                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.024129                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.969712                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3263                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         3263                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.796631                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              541413                       # Number of tag accesses
system.l2cache0.tags.data_accesses             541413                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        16596                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        16596                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5739                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5739                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              7                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data          811                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           85                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             901                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          141                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst           78                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst         2039                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst          800                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3058                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           33                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data           25                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data         3878                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          755                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4691                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          141                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           38                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst           78                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data           25                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst         2039                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data         4689                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst          800                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data          840                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               8650                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          141                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           38                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst           78                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data           25                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst         2039                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data         4689                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst          800                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data          840                       # number of overall hits
system.l2cache0.overall_hits::total              8650                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data          104                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          136                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           21                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data           12                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           42                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data         2633                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          550                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          3191                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst          121                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         3807                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          592                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4521                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           43                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data           10                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data        16210                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          811                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        17074                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst          121                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           50                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data           11                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         3807                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data        18843                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          592                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         1361                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            24786                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst          121                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           50                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data           11                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         3807                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data        18843                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          592                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         1361                       # number of overall misses
system.l2cache0.overall_misses::total           24786                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        16596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        16596                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5739                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5739                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data         3444                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          635                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         4092                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          262                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst         5846                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1392                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         7579                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data        20088                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         1566                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        21765                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          262                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           88                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst           79                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data           36                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst         5846                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data        23532                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1392                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data         2201                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          33436                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          262                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           88                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst           79                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data           36                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst         5846                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data        23532                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1392                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data         2201                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         33436                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.951049                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.913043                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.583333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.764518                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.866142                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.779814                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.461832                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.012658                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.651215                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.425287                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.596517                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.565789                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.806949                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.517880                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.784470                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.461832                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.568182                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.012658                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.305556                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.651215                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.800739                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.425287                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.618355                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.741297                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.461832                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.568182                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.012658                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.305556                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.651215                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.800739                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.425287                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.618355                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.741297                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          12452                       # number of writebacks
system.l2cache0.writebacks::total               12452                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               11573                       # number of replacements
system.l2cache1.tags.tagsinuse            3903.921324                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               1455902                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               15618                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               93.219490                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   780.443288                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   163.712660                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   766.972219                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    96.739191                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   282.380554                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   395.537579                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   664.601611                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   113.049872                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   640.484350                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.190538                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.039969                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.187249                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.023618                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.068941                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.096567                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.162256                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.027600                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.156368                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.953106                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4045                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0         1011                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2922                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              288924                       # Number of tag accesses
system.l2cache1.tags.data_accesses             288924                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8094                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8094                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3887                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3887                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          381                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             385                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst         2691                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst           75                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst           79                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst           92                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2937                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         2243                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data           29                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2322                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst         2691                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         2624                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst           75                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst           79                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data           25                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst           92                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data           31                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               5644                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst         2691                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         2624                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst           75                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst           79                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data           25                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst           92                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data           31                       # number of overall hits
system.l2cache1.overall_hits::total              5644                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data           96                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           91                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            6                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          103                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         6534                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6535                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1916                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1917                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         3487                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3495                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1916                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data        10021                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11947                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1916                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data        10021                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data            4                       # number of overall misses
system.l2cache1.overall_misses::total           11947                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8094                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8094                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3887                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3887                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          114                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         6915                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6920                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         4607                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst           76                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4854                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         5730                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5817                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         4607                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data        12645                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst           76                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data           31                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst           79                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data           26                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst           92                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data           35                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17591                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         4607                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data        12645                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst           76                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data           31                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst           79                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data           26                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst           92                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data           35                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17591                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.979592                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.973684                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.989130                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.980952                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.944902                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.944364                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.415889                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.013158                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.394932                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.608551                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.133333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.040000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.093750                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.600825                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.415889                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.792487                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.013158                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.129032                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.038462                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.114286                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.679154                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.415889                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.792487                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.013158                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.129032                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.038462                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.114286                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.679154                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           3341                       # number of writebacks
system.l2cache1.writebacks::total                3341                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             24752                       # Transaction distribution
system.membus0.trans_dist::WriteReq               408                       # Transaction distribution
system.membus0.trans_dist::WriteResp              408                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        12714                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           12150                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             203                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           156                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            279                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             4535                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            4494                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        24200                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        21912                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        50801                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1882                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        74595                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        10218                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           38                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        10256                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 84851                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       643392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1739008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2334                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      2384734                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       267712                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          152                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       267864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2652598                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           65450                       # Total snoops (count)
system.membus0.snoop_fanout::samples           120958                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.537782                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498573                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  55909     46.22%     46.22% # Request fanout histogram
system.membus0.snoop_fanout::3                  65049     53.78%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             120958                       # Request fanout histogram
system.membus1.trans_dist::ReadResp             20227                       # Transaction distribution
system.membus1.trans_dist::WriteReq                19                       # Transaction distribution
system.membus1.trans_dist::WriteResp               19                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        13419                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           12467                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             257                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           135                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            348                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8805                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8765                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        20227                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        23358                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        10732                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        34090                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        50598                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        50598                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 84688                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       708800                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       269144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       977944                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1736512                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1736512                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                2714456                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           21293                       # Total snoops (count)
system.membus1.snoop_fanout::samples            76831                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.276113                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.447076                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  55617     72.39%     72.39% # Request fanout histogram
system.membus1.snoop_fanout::2                  21214     27.61%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              76831                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        24862                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.454833                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           68                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        24873                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002734                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.536013                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000652                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.131848                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.239860                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     6.250927                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.049375                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.246158                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.533501                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000041                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.008240                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.014991                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.390683                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.003086                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.015385                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.965927                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       295538                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       295538                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        10111                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        10111                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data          105                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data         1701                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          540                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2241                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          768                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data        13504                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data          485                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total        14818                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          768                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data        15205                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         1025                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        17059                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          768                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data        15205                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         1025                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        17059                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        10111                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        10111                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data          105                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data         1701                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2241                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst          768                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data        13504                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total        14820                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst          768                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data        15205                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         1027                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        17061                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst          768                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data        15205                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         1027                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        17061                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.995893                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999865                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.998053                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999883                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.998053                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999883                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        10095                       # number of writebacks
system.numa_caches_downward0.writebacks::total        10095                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2806                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.556273                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           77                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2822                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.027286                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.033550                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.891421                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     2.307687                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.001265                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.479467                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     1.710772                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.855373                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     4.276737                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.189597                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.055714                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.144230                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.000079                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.092467                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.106923                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.053461                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.267296                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.909767                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        57529                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        57529                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          276                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          276                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            9                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           16                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           65                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           72                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data         1317                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1317                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1743                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          862                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2608                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1743                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data         2179                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         3925                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1743                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data         2179                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         3925                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          276                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          276                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           72                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data         1318                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1318                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1743                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2609                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1743                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data         2181                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         3927                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1743                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data         2181                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         3927                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.998841                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999617                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.999083                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999491                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.999083                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999491                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          272                       # number of writebacks
system.numa_caches_downward1.writebacks::total          272                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2798                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.870840                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           79                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2814                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.028074                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.213180                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.001896                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     2.279387                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.001265                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.532407                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     1.710772                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.178105                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.855381                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     4.098445                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.138324                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.062618                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.142462                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.000079                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.095775                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.106923                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.011132                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.053461                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.256153                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.866928                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        57473                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        57473                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          272                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          272                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data            4                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data            4                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            9                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           16                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           65                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           72                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data         1316                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1316                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1743                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          859                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2605                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1743                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data         2175                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         3921                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1743                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data         2175                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         3921                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          272                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           72                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1317                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1743                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          862                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2608                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1743                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data         2179                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         3925                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1743                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data         2179                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         3925                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999241                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.996520                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998850                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.998164                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998981                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.998164                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998981                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          262                       # number of writebacks
system.numa_caches_upward0.writebacks::total          262                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        24842                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.884146                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           65                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        24849                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002616                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.911655                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000662                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.131906                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.240702                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     6.296888                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.045318                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.257015                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.494478                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000041                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.008244                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.015044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.393555                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.002832                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.016063                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.930259                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       295350                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       295350                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        10095                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        10095                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            4                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data          105                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          111                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data         1700                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          540                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2240                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          768                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        13502                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst           53                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data          484                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total        14815                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            5                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          768                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data        15202                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         1024                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        17055                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            5                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          768                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data        15202                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         1024                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        17055                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        10095                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        10095                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data          105                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data         1701                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2241                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          768                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        13504                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data          485                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total        14818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          768                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data        15205                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst           53                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         1025                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        17059                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          768                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data        15205                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst           53                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         1025                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        17059                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.999412                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999554                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999852                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.997938                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999798                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.999803                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999024                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999766                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.999803                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999024                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999766                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        10078                       # number of writebacks
system.numa_caches_upward1.writebacks::total        10078                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               25480                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              14767                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               40247                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              14104                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          14104                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3013201                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             129204                       # Number of instructions committed
system.switch_cpus0.committedOps               129204                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       124082                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              11694                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         8639                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              124082                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       157926                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        96137                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                40434                       # number of memory refs
system.switch_cpus0.num_load_insts              25664                       # Number of load instructions
system.switch_cpus0.num_store_insts             14770                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      2888740.804755                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      124460.195245                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.041305                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.958695                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22052                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          580      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            82271     63.68%     64.12% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             106      0.08%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.21% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           27753     21.48%     85.69% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          14775     11.44%     97.12% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3719      2.88%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            129204                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 817                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                441                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                1258                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                541                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3011681                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               3590                       # Number of instructions committed
system.switch_cpus1.committedOps                 3590                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         3423                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          301                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                3423                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         4566                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         2661                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                 1261                       # number of memory refs
system.switch_cpus1.num_load_insts                817                       # Number of load instructions
system.switch_cpus1.num_store_insts               444                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3008227.281555                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       3453.718445                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.001147                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.998853                       # Percentage of idle cycles
system.switch_cpus1.Branches                      525                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass           16      0.45%      0.45% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             2096     58.38%     58.83% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              10      0.28%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.11% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             845     23.54%     82.65% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            444     12.37%     95.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           179      4.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              3590                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              504611                       # DTB read hits
system.switch_cpus2.dtb.read_misses               560                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          350949                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             309043                       # DTB write hits
system.switch_cpus2.dtb.write_misses               34                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         224785                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              813654                       # DTB hits
system.switch_cpus2.dtb.data_misses               594                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          575734                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1706869                       # ITB hits
system.switch_cpus2.itb.fetch_misses              310                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1707179                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2715936                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            2581719                       # Number of instructions committed
system.switch_cpus2.committedOps              2581719                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      2469963                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         14679                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              74011                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       381633                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             2469963                       # number of integer instructions
system.switch_cpus2.num_fp_insts                14679                       # number of float instructions
system.switch_cpus2.num_int_register_reads      3294786                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1758963                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         9962                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         9904                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               814623                       # number of memory refs
system.switch_cpus2.num_load_insts             505458                       # Number of load instructions
system.switch_cpus2.num_store_insts            309165                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      473453.925442                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2242482.074558                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.825676                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.174324                       # Percentage of idle cycles
system.switch_cpus2.Branches                   474137                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        62567      2.42%      2.42% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1651382     63.95%     66.37% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4384      0.17%     66.54% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4510      0.17%     66.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2931      0.11%     66.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.83% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            749      0.03%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.86% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          527789     20.44%     87.30% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         309452     11.98%     99.28% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         18559      0.72%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2582325                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24999                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14267                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               39266                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23712                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23837                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3008580                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             141082                       # Number of instructions committed
system.switch_cpus3.committedOps               141082                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       135589                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2907                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16935                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              135589                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  297                       # number of float instructions
system.switch_cpus3.num_int_register_reads       179887                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       103132                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                40377                       # number of memory refs
system.switch_cpus3.num_load_insts              25884                       # Number of load instructions
system.switch_cpus3.num_store_insts             14493                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      2872392.369770                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      136187.630230                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.045266                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.954734                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20966                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2842      2.01%      2.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            90462     63.95%     65.95% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             103      0.07%     66.03% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             25      0.02%     66.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.04% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26957     19.06%     85.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14502     10.25%     95.35% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6574      4.65%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            141468                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               83532                       # DTB read hits
system.switch_cpus4.dtb.read_misses               373                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34050                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              89448                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              172980                       # DTB hits
system.switch_cpus4.dtb.data_misses               479                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49566                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             162346                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         162498                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 3418752                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             455794                       # Number of instructions committed
system.switch_cpus4.committedOps               455794                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       438509                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               8691                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        47677                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              438509                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       630722                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       297137                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               174105                       # number of memory refs
system.switch_cpus4.num_load_insts              84377                       # Number of load instructions
system.switch_cpus4.num_store_insts             89728                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      2919884.155928                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      498867.844072                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.145921                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.854079                       # Percentage of idle cycles
system.switch_cpus4.Branches                    59309                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         9925      2.18%      2.18% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           258842     56.73%     58.90% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             522      0.11%     59.02% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.02% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.26%     59.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.28% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           86643     18.99%     78.31% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          89800     19.68%     98.00% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          9147      2.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            456278                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 778                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                438                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                1216                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                541                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 3004337                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               3500                       # Number of instructions committed
system.switch_cpus5.committedOps                 3500                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         3336                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          259                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                3336                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         4476                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         2616                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                 1219                       # number of memory refs
system.switch_cpus5.num_load_insts                778                       # Number of load instructions
system.switch_cpus5.num_store_insts               441                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3000978.148040                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       3358.851960                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001118                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998882                       # Percentage of idle cycles
system.switch_cpus5.Branches                      480                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             2048     58.51%     58.97% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              10      0.29%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.26% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             806     23.03%     82.29% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            441     12.60%     94.89% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           179      5.11%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              3500                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 765                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                437                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                1202                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                541                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 3010417                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               3470                       # Number of instructions committed
system.switch_cpus6.committedOps                 3470                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         3307                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                146                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          245                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                3307                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         4446                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         2601                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                 1205                       # number of memory refs
system.switch_cpus6.num_load_insts                765                       # Number of load instructions
system.switch_cpus6.num_store_insts               440                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      3007080.223765                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       3336.776235                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001108                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998892                       # Percentage of idle cycles
system.switch_cpus6.Branches                      465                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass           16      0.46%      0.46% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             2032     58.56%     59.02% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              10      0.29%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.31% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             793     22.85%     82.16% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            440     12.68%     94.84% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           179      5.16%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              3470                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 728                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                421                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                1149                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                523                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            523                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 3001426                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               3279                       # Number of instructions committed
system.switch_cpus7.committedOps                 3279                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         3124                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                138                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          223                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                3124                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         4213                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         2457                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                 1152                       # number of memory refs
system.switch_cpus7.num_load_insts                728                       # Number of load instructions
system.switch_cpus7.num_store_insts               424                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      2998282.466321                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       3143.533679                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001047                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998953                       # Percentage of idle cycles
system.switch_cpus7.Branches                      431                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           16      0.49%      0.49% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1904     58.07%     58.55% # Class of executed instruction
system.switch_cpus7.op_class::IntMult              10      0.30%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             753     22.96%     81.82% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            425     12.96%     94.78% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           171      5.22%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              3279                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp          17426                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             19                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            19                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        10367                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         8622                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          152                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          103                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          212                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3598                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3558                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        17426                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        50778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        50778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        10724                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        10724                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              61502                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1737856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1737856                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       268760                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       268760                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             2006616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        59080                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         98882                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.592575                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.491358                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               40287     40.74%     40.74% # Request fanout histogram
system.system_bus.snoop_fanout::2               58595     59.26%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           98882                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
