sim_seconds                                  0.084443                       # Number of seconds simulated
sim_ticks                                 84442961000                       # Number of ticks simulated
final_tick                               4508089747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6129962                       # Simulator instruction rate (inst/s)
host_op_rate                                  6480529                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324613654                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                   260.13                       # Real time elapsed on the host
sim_insts                                  1594609731                       # Number of instructions simulated
sim_ops                                    1685804096                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       552960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       573952                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       551424                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       545024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       499456                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       481792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       469504                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       474624                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4189952                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       151552                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        151552                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2160                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2242                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2154                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2129                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         1951                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         1882                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         1834                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         1854                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16367                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          592                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              592                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       148550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      6548326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        27285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      6796919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        42443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      6530136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        12127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      6454345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        54569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      5914714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        27285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      5705532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       139455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      5560013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        36380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      5620646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            49618724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       148550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        27285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        42443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        12127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        54569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        27285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       139455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        36380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         488093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1794726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1794726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1794726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       148550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      6548326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        27285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      6796919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        42443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      6530136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        12127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      6454345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        54569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      5914714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        27285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      5705532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       139455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      5560013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        36380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      5620646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           51413451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16367                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      592                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  130936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4180448                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  9504                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                151296                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4189952                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             151552                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  297                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           15672                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           15960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           18236                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           14810                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           18377                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           15360                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           17674                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           14550                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             561                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             559                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             640                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             704                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             600                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 84444433000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              130936                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4736                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16246                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16239                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16248                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16253                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16255                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16267                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16272                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16277                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    94                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    90                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   81                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   75                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   73                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   61                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   56                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   51                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  197                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17276                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.737671                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.641145                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.684440                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          243      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           56      0.32%      1.73% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           55      0.32%      2.05% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            8      0.05%      2.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           52      0.30%      2.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           58      0.34%      2.73% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          225      1.30%      4.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16579     95.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17276                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          197                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   665.335025                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   336.107296                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   630.853867                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           28     14.21%     14.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           37     18.78%     32.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191            6      3.05%     36.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            3      1.52%     37.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            8      4.06%     41.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            4      2.03%     43.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.54%     46.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            4      2.03%     48.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            7      3.55%     51.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            5      2.54%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            7      3.55%     57.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            7      3.55%     61.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            7      3.55%     64.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            4      2.03%     67.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            9      4.57%     71.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            5      2.54%     74.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            3      1.52%     75.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            2      1.02%     76.65% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            6      3.05%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            5      2.54%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            6      3.05%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            4      2.03%     87.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            2      1.02%     88.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            2      1.02%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            5      2.54%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            1      0.51%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.51%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.52%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.51%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            2      1.02%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.51%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.51%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2176-2239            1      0.51%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            2      1.02%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.51%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2623            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          197                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          197                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.990321                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.51%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.51%      1.02% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            194     98.48%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          197                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3827110745                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6041441795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                418044800                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29295.32                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46245.32                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      49.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   49.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.20                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 114163                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3928                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              82.94                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  4979328.56                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  75682123822                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1341547343                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          18000057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          18167587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          18568569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          18953827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              12142896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              12255912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              12526416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              12786312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         99891417.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1            100638720                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         101610662.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3            103786176                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11655705.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11519262.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        12136366.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        12169543.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      7784778830.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      7787986133.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      7794841564.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      7799474543.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       84750191424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       84747378000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       84741364464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      84737300448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        118971293828.159988                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        118972579112.639984                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        118975681539.839996                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        118979104346.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.946712                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.947554                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.949587                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.951829                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           12                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           12                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       544512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       566528                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       577536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       526848                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       519936                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       484608                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       455680                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       466176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4193280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       183552                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        183552                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2127                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2213                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2256                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2058                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         2031                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         1893                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         1780                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         1821                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16380                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          717                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              717                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       106107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      6448282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        48506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      6709002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      6839362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        48506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      6239099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      6157245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        48506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      5738880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       151582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      5396305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        72759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      5520602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            49658136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       106107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        48506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        48506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        48506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       151582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        72759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         609358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2173680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2173680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2173680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       106107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      6448282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        48506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      6709002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      6839362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        48506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      6239099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      6157245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        48506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      5738880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       151582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      5396305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        72759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      5520602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           51831816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16380                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      717                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4184480                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  8800                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                183296                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4193280                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             183552                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18554                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           15681                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15072                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           15637                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           17169                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           15568                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17723                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           15361                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1119                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             617                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             608                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 84445464000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131040                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5736                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16191                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16187                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16192                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16199                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16204                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16214                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16224                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16228                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   135                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   130                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  126                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  119                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  114                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  104                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   94                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   12                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17473                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   249.972872                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   243.971253                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    33.040898                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          298      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           73      0.42%      2.12% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           40      0.23%      2.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.02%      2.38% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           43      0.25%      2.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           72      0.41%      3.03% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          278      1.59%      4.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16665     95.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17473                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   540.933610                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   301.692288                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   552.126461                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           30     12.45%     12.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           37     15.35%     27.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           10      4.15%     31.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           14      5.81%     37.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319           13      5.39%     43.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           15      6.22%     49.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           10      4.15%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           17      7.05%     60.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575            7      2.90%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           15      6.22%     69.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            7      2.90%     72.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            8      3.32%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            6      2.49%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            7      2.90%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            6      2.49%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            3      1.24%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            2      0.83%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            2      0.83%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            4      1.66%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.83%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.24%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            5      2.07%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            4      1.66%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            1      0.41%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            1      0.41%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            3      1.24%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            2      0.83%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2111            1      0.41%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2112-2175            1      0.41%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2368-2431            1      0.41%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2623            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2624-2687            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-2879            2      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          241                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.767635                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.717558                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.418608                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.24%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              4      1.66%      2.90% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.41%      3.32% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.41%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              4      1.66%      5.39% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            227     94.19%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          241                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3925287062                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6141753812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                418448000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30017.87                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46967.87                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      49.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   49.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.75                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 114261                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4759                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              82.97                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  4939197.75                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  75660771167                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1362899998                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          18789926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          17565206.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          18414345.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          19059667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          12675744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          11849544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              12422376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              12857712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         104040268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         96187353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         101717990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         103098777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12209356.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11775144.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2            11695104                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12826460.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      7792386661.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      7785188573.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      7791899215.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      7805847836.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      84743517888.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       84749832000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       84743945472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       84731709840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        118978253342.400024                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        118967031319.679993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        118974728000.639984                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        118980033790.080002                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.951272                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.943919                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.948962                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.952438                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       556032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       597504                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       548096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       527360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       524032                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       494336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       467456                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       479488                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4239360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       175104                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        175104                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2172                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2334                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2141                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2060                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         2047                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         1931                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         1826                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         1873                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16560                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          684                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              684                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       139455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      6584705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      7075830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        42443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      6490725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      6245162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      6205751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      5854082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        90949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      5535760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        12127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        75791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      5678247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            50203829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       139455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        42443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        90949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        75791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         512346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       2073636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            2073636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       2073636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       139455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      6584705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      7075830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        42443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      6490725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      6245162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      6205751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      5854082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        90949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      5535760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        12127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        75791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      5678247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           52277466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16560                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      684                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  132480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4224416                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 14944                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                174400                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4239360                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             175104                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  467                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                  14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           15584                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16651                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17722                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           15626                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15953                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           16508                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16486                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17483                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             665                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             839                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             857                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             584                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             905                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 84457396000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              132480                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5472                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16443                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16428                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16434                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16436                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16441                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16446                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16451                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16450                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    74                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    72                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   66                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   64                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   59                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   53                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   48                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   48                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  224                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  230                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  229                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17551                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.630505                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.043389                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.515733                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          293      1.67%      1.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           44      0.25%      1.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           28      0.16%      2.08% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           10      0.06%      2.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           29      0.17%      2.30% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           46      0.26%      2.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          271      1.54%      4.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16830     95.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17551                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   577.565789                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   324.153026                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   494.941655                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           39     17.11%     17.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           25     10.96%     28.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            6      2.63%     30.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            6      2.63%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            8      3.51%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383           10      4.39%     41.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           10      4.39%     45.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511           10      4.39%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575           10      4.39%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639           12      5.26%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           12      5.26%     64.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            8      3.51%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            7      3.07%     71.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            8      3.51%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            6      2.63%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            7      3.07%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087           12      5.26%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            5      2.19%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            2      0.88%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            3      1.32%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            1      0.44%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.32%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            5      2.19%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            2      0.88%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            2      0.88%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.88%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            2      0.88%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      0.88%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2624-2687            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.903509                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.870225                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.164597                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              3      1.32%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.44%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      0.88%      2.63% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            218     95.61%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25              3      1.32%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3827585402                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6065205752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                422441600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28994.00                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45944.00                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      50.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   50.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    2.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.69                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 115377                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4535                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  4897784.50                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  75655903261                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1367767904                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          18329068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          18435513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          17997638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          18611510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0              12364848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              12436656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          12141264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3          12555384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         101804851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1            101931648                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         98471692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         101630131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11722060.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11771412.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11994117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        12071255.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      7787793902.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      7792047069.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2        7789463136                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      7798432455.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       84747546624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       84743815776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       84746082384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       84738214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        118974194852.159988                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        118975071572.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        118970783729.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        118976148792.959991                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.948613                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.949187                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.946378                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.949893                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       593408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       616960                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       604160                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       598784                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       547840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       533760                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       504320                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       508928                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4550400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       272640                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        272640                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2318                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2410                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2360                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2339                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         2140                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         2085                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         1970                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         1988                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17775                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1065                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1065                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        63664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      7027323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        15158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        57601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      7306234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        60633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      7154652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        15158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      7090988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      6487693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      6320953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        90949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      5972315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        72759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      6026885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            53887262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        63664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        57601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        60633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        15158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        90949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        72759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         472935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       3228688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            3228688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       3228688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        63664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      7027323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        15158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        57601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      7306234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        60633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      7154652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        15158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      7090988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      6487693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      6320953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        90949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      5972315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        72759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      6026885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           57115951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17775                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1065                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  142200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   8520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4526016                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 24384                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                272384                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4550400                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             272640                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  762                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           18228                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16889                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           16074                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           16723                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           17623                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           17072                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           20580                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           18249                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            1016                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             959                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1192                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1264                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             648                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1632                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             529                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 84461664000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              142200                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               8520                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17498                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17476                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17480                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17484                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17487                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17495                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17500                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17509                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   131                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   127                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  123                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  120                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  118                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  110                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                  106                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   96                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   31                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   30                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                   10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  348                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  348                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  348                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  348                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  350                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  351                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  352                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  353                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  359                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  360                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  359                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  359                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  359                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  358                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  357                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  356                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  355                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  352                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19295                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   248.686188                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   241.183016                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    36.604602                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          439      2.28%      2.28% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           68      0.35%      2.63% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           40      0.21%      2.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           15      0.08%      2.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           41      0.21%      3.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           70      0.36%      3.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          406      2.10%      5.59% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18216     94.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19295                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          356                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   398.308989                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   258.910169                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   337.157605                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           49     13.76%     13.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           29      8.15%     21.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           41     11.52%     33.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           28      7.87%     41.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           28      7.87%     49.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           29      8.15%     57.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           27      7.58%     64.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           19      5.34%     70.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           17      4.78%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           22      6.18%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            8      2.25%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           10      2.81%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            5      1.40%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            9      2.53%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            4      1.12%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            7      1.97%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            9      2.53%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      1.12%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            2      0.56%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            2      0.56%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      0.84%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            1      0.28%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            2      0.56%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          356                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          356                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.910112                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.867892                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.368791                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      1.12%      1.12% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.28%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.28%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.28%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.56%      2.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.28%      2.81% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.28%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.28%      3.37% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            340     95.51%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              4      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          356                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4240008115                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6637382215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                452601600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29977.86                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46927.86                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      53.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       3.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   53.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    3.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.57                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 123571                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  7084                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  4483103.18                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  75494253742                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1529417423                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          19551369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          18805046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          19331222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          21689337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              13189416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          12685944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2          13040904.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3              14631696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0            108268992                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         101628633.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         105279283.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         118802611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        12866273.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        13337395.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        12979077.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13838791.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      7799322202.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      7798141618.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      7803443986.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      7825297677.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       84737434080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       84738469680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       84733818480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       84714648576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        118985265830.399994                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        118977701814.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        118982526450.239990                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        119003542186.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.955866                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.950910                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.954071                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.967840                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       542464                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       566784                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       559360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       558080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       515072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       505856                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       481024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       474368                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4250624                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       200960                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        200960                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2119                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2214                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2185                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2180                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         2012                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         1976                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         1879                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         1853                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             16604                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          785                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              785                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       112170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      6424029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      6712034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        60633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      6624116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      6608958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        69728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      6099644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      5990505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.itb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       124297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      5696437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        75791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      5617614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            50337221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       112170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        60633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        69728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       124297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        75791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         560852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       2379831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            2379831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       2379831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       112170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      6424029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      6712034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        60633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      6624116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      6608958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        69728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      6099644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      5990505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.itb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       124297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      5696437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        75791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      5617614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           52717052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     16604                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      785                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  132832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4240896                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  9728                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                200704                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4250624                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             200960                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        52081                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           13712                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           17880                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           16649                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           16865                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           17720                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           15114                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           17377                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           17211                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             976                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             688                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             704                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             600                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             696                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1240                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 84446459000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              132832                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6280                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16377                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16375                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16378                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16382                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16387                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16395                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16407                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16413                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   140                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   135                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  132                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  129                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  124                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  116                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  105                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  103                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   14                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        17779                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   249.822825                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   243.610099                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    33.508379                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          319      1.79%      1.79% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           72      0.40%      2.20% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           37      0.21%      2.41% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            4      0.02%      2.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           39      0.22%      2.65% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           72      0.40%      3.05% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          305      1.72%      4.77% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        16931     95.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        17779                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   505.679389                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   305.309220                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   447.186886                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           34     12.98%     12.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           25      9.54%     22.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           17      6.49%     29.01% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           25      9.54%     38.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           14      5.34%     43.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           12      4.58%     48.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           18      6.87%     55.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           15      5.73%     61.07% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            7      2.67%     63.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           10      3.82%     67.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           10      3.82%     71.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            8      3.05%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            9      3.44%     77.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            9      3.44%     81.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            6      2.29%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            7      2.67%     86.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            9      3.44%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            3      1.15%     90.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            3      1.15%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            4      1.53%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            1      0.38%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            4      1.53%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.15%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            1      0.38%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            2      0.76%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            2      0.76%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            1      0.38%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            1      0.38%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            2      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          262                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.938931                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.927481                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.658056                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.38%      0.38% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.38%      0.76% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              1      0.38%      1.15% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            259     98.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          262                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 4024537268                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6270886868                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                424089600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30367.45                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47317.45                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      50.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       2.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   50.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    2.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 115803                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5218                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  4856314.85                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  75636131623                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1387539542                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          17400700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          18218390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          17915385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          19164297.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0              11738568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          12290184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              12085776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              12928296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         95392627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1            100201920                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         98291980.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         104147596.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        12106920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11754823.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11665244.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12760104.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0        7781416560                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      7790444320.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      7790184290.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      7804298986.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       84753140784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       84745221696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       84745449792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       84733068480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        118965829657.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        118972764831.360016                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        118970225966.400009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        118981001258.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.943132                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.947676                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.946012                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.953072                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       582656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       600064                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       596480                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       563456                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       561408                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       525568                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       483584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       489216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4445952                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       172288                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        172288                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2276                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2344                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2330                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2201                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         2193                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         2053                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         1889                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         1911                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17367                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          673                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              673                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        87917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      6899995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        30316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      7106146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        51538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      7063703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        24253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      6672622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        12127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      6648369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      6223941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       103075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      5726753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         9095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        75791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      5793449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            52650356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        87917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        30316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        51538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        24253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       103075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        75791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         472935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       2040288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            2040288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       2040288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        87917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      6899995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        30316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      7106146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        51538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      7063703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        24253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      6672622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        12127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      6648369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      6223941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       103075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      5726753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         9095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        75791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      5793449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           54690645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17367                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      673                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  138936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4438528                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                172288                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4445952                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             172288                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        84657                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           16200                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16835                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           16426                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18904                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           17464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           17201                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           18058                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17616                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             761                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             680                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             736                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             672                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             663                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 84442912000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              138936                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5384                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17240                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17237                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17244                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17247                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17250                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17254                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17262                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17270                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   105                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   100                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   93                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   90                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   87                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   83                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   75                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   67                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  221                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  227                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18392                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.696825                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.437964                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.972462                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          271      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           68      0.37%      1.84% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           41      0.22%      2.07% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            5      0.03%      2.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           41      0.22%      2.32% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           69      0.38%      2.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          257      1.40%      4.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17640     95.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18392                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   612.601770                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   345.094158                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   540.201996                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           31     13.72%     13.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           28     12.39%     26.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            9      3.98%     30.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            6      2.65%     32.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           10      4.42%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383           10      4.42%     41.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            9      3.98%     45.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511           10      4.42%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            6      2.65%     52.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            6      2.65%     55.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           12      5.31%     60.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            7      3.10%     63.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831           12      5.31%     69.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            7      3.10%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            9      3.98%     76.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023           11      4.87%     80.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            4      1.77%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            6      2.65%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            1      0.44%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            6      2.65%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            5      2.21%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            4      1.77%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            4      1.77%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.33%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            2      0.88%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            1      0.44%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.44%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.44%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.44%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2367            1      0.44%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2752-2815            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3135            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.823009                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.776516                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.361242                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              5      2.21%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.44%      2.65% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.44%      3.10% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            218     96.46%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4047583015                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6398615815                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                443852800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29181.44                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46131.44                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      52.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       2.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   52.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    2.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.55                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.44                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 121216                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4480                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  4680870.95                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  75596914270                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1426203301                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0              17850672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          19434643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          19288281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3              19649952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              12042120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              13110672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              13011936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              13255920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0             99298368                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         108175142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         106114444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         108329894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        11310658.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        12013608.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        12434964.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        12298936.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      7784606900.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      7798573195.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      7801490427.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3        7804805256                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       84750342240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       84738091104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      84735532128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       84732624384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        118970084455.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        118984031862.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        118982505679.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        118985597839.679993                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.945920                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.955058                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.954058                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.956084                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       588288                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       606464                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       602880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       557312                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       533248                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       507648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       499200                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       480000                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4437248                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        62208                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       184832                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        184832                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2298                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2369                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2355                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2177                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         2083                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         1983                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         1950                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         1875                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17333                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          722                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              722                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      6966691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      7181937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        72759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      7139494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      6599863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        84886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      6314890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        75791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      6011727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst       136423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      5911683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       115202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      5684310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            52547281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       118234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        72759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        84886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        75791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst       136423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       115202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         736687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       2188838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            2188838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       2188838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      6966691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      7181937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        72759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      7139494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      6599863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        84886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      6314890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        75791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      6011727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst       136423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      5911683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       115202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      5684310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           54736119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17333                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      722                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  138664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4429312                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7936                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                184576                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4437248                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             184832                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17898                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16794                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           16992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           16992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           15585                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15330                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           21457                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17368                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1144                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             553                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             656                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             495                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1136                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             648                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 84450626000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              138664                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5776                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17077                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17076                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17083                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17090                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17100                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17111                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17120                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17124                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   133                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   126                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  119                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  112                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  102                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   91                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   78                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   22                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   17                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   16                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                   14                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  238                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  240                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  240                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18446                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.129459                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.281525                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    32.615339                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          304      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           83      0.45%      2.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           33      0.18%      2.28% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           10      0.05%      2.33% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           32      0.17%      2.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           84      0.46%      2.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          289      1.57%      4.53% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17611     95.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18446                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   572.016598                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   328.937355                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   551.605747                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           30     12.45%     12.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           30     12.45%     24.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           12      4.98%     29.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           12      4.98%     34.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           15      6.22%     41.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           15      6.22%     47.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      3.32%     50.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           16      6.64%     57.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            9      3.73%     61.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           10      4.15%     65.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           10      4.15%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            5      2.07%     71.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            7      2.90%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895           11      4.56%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            7      2.90%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            3      1.24%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            2      0.83%     83.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            6      2.49%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.24%     87.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            1      0.41%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            4      1.66%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.24%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            4      1.66%     92.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            1      0.41%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            3      1.24%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            2      0.83%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.41%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            2      0.83%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.41%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            3      1.24%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1984-2047            1      0.41%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2367            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3391            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          241                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.933610                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.913286                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.937501                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.41%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.41%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.41%      1.66% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.41%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            235     97.51%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          241                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4338291975                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6684443175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                442931200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   31342.42                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              48292.42                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      52.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       2.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   52.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    2.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.55                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.06                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.79                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 120939                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4799                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  4677409.36                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  75593835903                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1429835262                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          19095350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1              19220544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2              17871840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              20684160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          12881784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              12966240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              12056400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              13953600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         105529382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         106398988.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         97738867.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         114319795.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        12574310.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        12117288.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11831132.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        12587581.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      7794282052.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      7797255811.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      7789216184.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      7813540647.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       84741855264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       84739246704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      84746299008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       84724961760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        118980851640.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        118981839073.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        118969646928.960022                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        118994681040.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.952974                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.953621                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.945633                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.962035                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       534784                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       568064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       555776                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       520192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       504832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       478208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       453632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       469760                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4127232                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       176896                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        176896                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2089                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2219                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2171                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2032                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         1972                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         1772                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         1835                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16122                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          691                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              691                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       151582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      6333080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      6727192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        42443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      6581674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         9095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      6160277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        54569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      5978379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      5663089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       124297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      5372052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        48506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      5563045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            48875974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       151582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        42443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         9095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        54569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       124297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        48506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         497188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2094858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2094858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2094858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       151582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      6333080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      6727192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        42443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      6581674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         9095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      6160277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        54569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      5978379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      5663089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       124297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      5372052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        48506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      5563045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           50970832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16122                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      691                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  128976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4121728                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  5504                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                176384                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4127232                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             176896                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  172                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           18065                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           15368                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           15232                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15921                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           13832                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16480                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           16745                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           17161                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             711                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             632                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             688                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             537                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1216                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             632                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 84473837000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              128976                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5528                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15952                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15956                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15962                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15964                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15969                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15981                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 15984                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 15987                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   120                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   134                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  129                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  127                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  122                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  110                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  107                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  106                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  225                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  225                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  226                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  226                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  226                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  232                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  232                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  228                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17179                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.195704                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   244.396095                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    32.431881                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          285      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           65      0.38%      2.04% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           36      0.21%      2.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            8      0.05%      2.29% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           38      0.22%      2.51% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           65      0.38%      2.89% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          275      1.60%      4.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16407     95.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17179                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   558.874459                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   326.094404                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   486.116104                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           28     12.12%     12.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           35     15.15%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            7      3.03%     30.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            9      3.90%     34.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319           10      4.33%     38.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383           16      6.93%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           12      5.19%     50.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            7      3.03%     53.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            9      3.90%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639           10      4.33%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.33%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            7      3.03%     69.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            8      3.46%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            9      3.90%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            8      3.46%     80.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            8      3.46%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            4      1.73%     85.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            7      3.03%     88.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            3      1.30%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            3      1.30%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            4      1.73%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            1      0.43%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.30%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.30%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.43%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            2      0.87%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.43%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            2      0.87%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            2      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.861472                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.814691                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.407383                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              3      1.30%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              2      0.87%      2.16% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.43%      2.60% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.43%      3.03% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.87%      3.90% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            220     95.24%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              2      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3832375869                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6015603669                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                412172800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29753.55                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46703.55                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      48.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   48.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 112555                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4582                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.01                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  5024316.72                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  75677680810                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1345990355                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          18840729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1              17439408                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          17582140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          19015516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              12710016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              11764680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              11860968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              12827928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         104401190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         95266329.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         96277708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         102750835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        12226360.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11807907.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11751920.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12776693.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      7791050891.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      7785696484.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      7786292495.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      7805384138.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       84744689616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       84749386464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      84748863648.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       84732116592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        118978552300.800003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        118965994771.199997                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        118967262378.240005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        118979505201.600006                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.951468                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.943240                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.944071                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.952092                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       532992                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       561920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       552192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       530944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       506624                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       482560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       453632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       461056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4128000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       173568                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        173568                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2082                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2195                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2157                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2074                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         1979                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         1885                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         1772                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         1801                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16125                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          678                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              678                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst       115202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      6311858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      6654433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        69728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      6539231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        24253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      6287605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        69728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      5999600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        18190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      5714627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       136423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      5372052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      5459970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            48885069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       115202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        69728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        24253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        69728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        18190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       136423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         539631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       2055447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            2055447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       2055447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       115202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      6311858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      6654433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        69728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      6539231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        24253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      6287605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        69728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      5999600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        18190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      5714627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       136423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      5372052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      5459970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           50940516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16125                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      678                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  129000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4122752                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5248                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                174080                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4128000                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             173568                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        84836                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           15233                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           16016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17561                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           15816                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           15937                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           17384                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15072                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           15817                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1112                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             568                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             543                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             736                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             496                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             609                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 84442932000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              129000                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5424                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 15991                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 15999                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16003                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16007                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16011                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16017                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16020                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16023                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   111                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    99                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   95                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   87                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   81                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   78                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   76                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  223                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  223                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  229                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  227                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17180                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.106636                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   244.287255                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    32.579919                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          284      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           64      0.37%      2.03% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           44      0.26%      2.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            8      0.05%      2.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           46      0.27%      2.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           63      0.37%      2.96% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          276      1.61%      4.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16395     95.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17180                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   565.070175                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   316.954638                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   548.142875                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           29     12.72%     12.72% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           33     14.47%     27.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           14      6.14%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            8      3.51%     36.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319           14      6.14%     42.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            8      3.51%     46.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447           14      6.14%     52.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            8      3.51%     56.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            9      3.95%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           11      4.82%     64.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            6      2.63%     67.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767           10      4.39%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            6      2.63%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            8      3.51%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            4      1.75%     79.82% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            4      1.75%     81.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            7      3.07%     84.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            3      1.32%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            5      2.19%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            5      2.19%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.75%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            1      0.44%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.44%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            3      1.32%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            1      0.44%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.44%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            1      0.44%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            1      0.44%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            1      0.44%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.44%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.44%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.44%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2367            3      1.32%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2623            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.859649                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.820791                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.251446                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              4      1.75%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              1      0.44%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              1      0.44%      2.63% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            221     96.93%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3773636392                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5957406592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                412275200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29290.23                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46240.23                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      48.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       2.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   48.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    2.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.82                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 112571                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4525                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  5025467.60                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  75681254436                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1342416729                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0              17883936                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          18668361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          18652636.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3              18240768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              12064560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              12593736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              12583128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              12305280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             98152704                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1            103326912                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         102892108.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         99119155.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12179496.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11864309.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11834449.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        12083696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      7785198970.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      7792577470.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      7794652343.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      7796208525.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       84749822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       84743350512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      84741530448.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       84740165376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        118969936044.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        118977014798.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        118976778611.520004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        118972756297.919998                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.945822                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.950460                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.950305                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.947670                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       559104                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       572672                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       576000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       531968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       516608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       466176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       478976                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       453120                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4198656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        44032                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       161024                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        161024                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2184                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2237                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2250                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2078                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         2018                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         1821                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         1871                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         1770                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16401                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          629                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              629                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       160677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      6621085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      6781761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        36380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      6821172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        36380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      6299732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      6117834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        27285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      5520602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      5672184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        63664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      5365989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            49721800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       160677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        36380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        36380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        27285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       118234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        63664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         521441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1906897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1906897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1906897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       160677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      6621085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      6781761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        36380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      6821172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        36380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      6299732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      6117834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        27285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      5520602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      5672184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        63664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      5365989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           51628696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16401                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      629                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  131208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4188576                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                 10080                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                161280                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4198656                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             161024                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           20025                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           17530                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           15330                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15088                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           15580                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           15993                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           16826                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           14521                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             705                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             768                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             647                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             704                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 84449292000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              131208                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5032                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16269                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16262                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16264                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16268                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16273                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16280                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16285                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16292                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   104                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    98                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   96                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   92                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   87                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   80                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   75                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   68                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  206                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  208                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  208                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  211                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  210                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17382                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.250604                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   244.530882                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    32.257540                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          284      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           59      0.34%      1.97% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           48      0.28%      2.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      2.27% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           46      0.26%      2.54% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           59      0.34%      2.88% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          269      1.55%      4.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16613     95.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17382                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   618.551887                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   323.897880                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   586.804570                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           35     16.51%     16.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           25     11.79%     28.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191           15      7.08%     35.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            2      0.94%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            5      2.36%     38.68% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383           10      4.72%     43.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            5      2.36%     45.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511           14      6.60%     52.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            9      4.25%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            6      2.83%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            6      2.83%     62.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            6      2.83%     65.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            7      3.30%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.30%     71.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            5      2.36%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023           12      5.66%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            2      0.94%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            5      2.36%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            4      1.89%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            3      1.42%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            3      1.42%     87.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.42%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.42%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            3      1.42%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            2      0.94%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            2      0.94%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            3      1.42%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.47%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1856-1919            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            2      0.94%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2176-2239            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.773585                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.737148                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.186680                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.42%      1.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              2      0.94%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.47%      2.83% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.47%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              2      0.94%      4.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.47%      4.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            201     94.81%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3814363788                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6033000138                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                418857600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29141.08                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46091.08                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      49.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   49.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.41                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 114354                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4197                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  4958854.49                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  75675132562                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1348538603                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0              20070288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          17571254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          17984937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          17709148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              13539480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          11853624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              12132696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              11946648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         112813209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             96280704                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             98639424                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         96031603.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        12000752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11685150.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11721646.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        12003655.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      7800905799.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      7786547107.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      7789849623.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      7790760547.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       84736044960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       84748640304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       84745743360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       84744944304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        118990007986.559998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        118967211641.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        118970705184                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        118968029403.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.958973                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.944037                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.946326                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.944573                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       550400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       589056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       569344                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       538624                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       513536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       496128                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       485120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       458240                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4259328                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        192768                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2150                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2301                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2224                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2104                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         2006                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         1938                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         1895                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         1790                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16638                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              753                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       100044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      6518009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        66696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      6975786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        78822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      6742350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        54569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      6378554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        97012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      6081454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        57601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      5875303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       139455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      5744943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        97012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      5426622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            50440297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       100044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        66696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        78822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        54569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        97012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        57601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       139455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        97012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         691212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2282819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2282819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2282819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       100044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      6518009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        66696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      6975786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        78822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      6742350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        54569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      6378554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        97012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      6081454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        57601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      5875303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       139455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      5744943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        97012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      5426622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           52723116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16638                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      753                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  133104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4254592                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  4736                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                192768                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4259328                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             192768                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        53994                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           14521                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           17520                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           17313                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           19864                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           15297                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16576                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           15433                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           16432                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             656                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             688                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             831                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1096                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             977                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 84463746000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              133104                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6024                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16419                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16421                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16427                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16435                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16444                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16456                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16468                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16474                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   148                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   142                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  136                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  128                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  119                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  108                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   97                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   91                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   24                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   24                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   24                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   24                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17808                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   249.739443                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   243.726322                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    33.342433                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          299      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           67      0.38%      2.06% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           69      0.39%      2.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            3      0.02%      2.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           69      0.39%      2.85% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           66      0.37%      3.22% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          293      1.65%      4.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16942     95.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17808                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   529.470356                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   288.511796                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   524.235751                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           43     17.00%     17.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           23      9.09%     26.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           14      5.53%     31.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           29     11.46%     43.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           10      3.95%     47.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           15      5.93%     52.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            3      1.19%     54.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           12      4.74%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            9      3.56%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           13      5.14%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           10      3.95%     71.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            7      2.77%     74.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831            7      2.77%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      1.98%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            6      2.37%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            5      1.98%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            4      1.58%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            7      2.77%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            4      1.58%     89.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            4      1.58%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.19%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.79%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            4      1.58%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.40%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.40%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            2      0.79%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            1      0.40%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            1      0.40%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.79%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      0.79%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2240-2303            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2367            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.810277                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.776110                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.138945                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              4      1.58%      1.58% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              2      0.79%      2.37% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              2      0.79%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            245     96.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 4016895953                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6270500153                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                425459200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30212.22                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47162.22                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      50.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   50.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 116156                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5016                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  4856750.39                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  75639244286                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1384426879                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          17435779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          20239027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          17310585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          18592761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              11762232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              13653312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2              11677776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3              12542736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         96025113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         113162150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         94227494.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         99554457.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11575664.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        12295618.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11754823.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        13215052.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      7781894265.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      7802287752.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      7785903764.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      7801921949.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       84752721744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       84734832720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       84749204640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       84735153600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        118966048296                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        118991104078.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        118964712580.800003                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        118975614054.720001                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.943275                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.959691                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.942400                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.949542                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       588800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       613632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       596736                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       558592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       526592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       527616                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       491520                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       483840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4454144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        66816                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       210432                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        210432                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2300                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2397                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2331                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2182                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         2057                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         2061                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         1920                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         1890                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17399                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          822                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              822                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       136423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      6972754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        69728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      7266822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        87917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      7066735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        54569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      6615021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       115202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      6236067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        69728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      6248194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       151582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      5820734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       106107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      5729785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            52747369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       136423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        69728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        87917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        54569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       115202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        69728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       151582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       106107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         791256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2492002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2492002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2492002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       136423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      6972754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        69728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      7266822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        87917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      7066735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        54569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      6615021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       115202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      6236067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        69728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      6248194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       151582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      5820734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       106107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      5729785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           55239370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17399                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      822                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  139192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4442464                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                 11680                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                210208                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4454144                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             210432                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          230                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16686                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17585                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           16704                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17830                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15802                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17384                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           18408                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           18428                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             552                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1104                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             632                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1505                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 84463497000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              139192                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6576                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17175                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17176                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17179                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17191                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17197                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17205                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17213                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17217                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   135                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   122                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  119                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  109                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  103                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   95                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   86                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   82                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  271                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  271                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  271                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  272                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  275                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  274                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  274                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  273                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18646                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   249.526547                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   243.067273                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    34.235413                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          347      1.86%      1.86% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           78      0.42%      2.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           46      0.25%      2.53% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            5      0.03%      2.55% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           45      0.24%      2.79% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           84      0.45%      3.24% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          322      1.73%      4.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17719     95.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18646                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean          502                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   302.650492                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   439.585687                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           37     13.45%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           31     11.27%     24.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           15      5.45%     30.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            8      2.91%     33.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           19      6.91%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           21      7.64%     47.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           11      4.00%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      4.73%     56.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           16      5.82%     62.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           20      7.27%     69.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           16      5.82%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            9      3.27%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           11      4.00%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895           10      3.64%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            3      1.09%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            2      0.73%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            4      1.45%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            5      1.82%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            4      1.45%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            4      1.45%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            1      0.36%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            2      0.73%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.73%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.73%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.36%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            3      1.09%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.36%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            2      0.73%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2240-2303            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          275                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.887273                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.869065                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.840372                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.73%      0.73% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              2      0.73%      1.45% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              2      0.73%      2.18% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            268     97.45%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          275                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4246248712                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6599366362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                444246400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30586.62                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47536.62                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      52.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   52.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.55                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.49                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 121288                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5462                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  4635502.83                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  75568931532                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1454739633                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          18683481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1              19353600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          18602438.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          20300716.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              12603936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              13056000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          12549264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              13694928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         103913971.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         107567116.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2            101227776                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         110689612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11933982.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        12040151.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12640665.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13308364.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0        7790625936                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      7798068239.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      7795088297.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      7813541632.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       84745062384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      84738534048.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       84741148032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       84724960896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        118977457188.479996                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        118983252651.840012                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        118975889970.239990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        118991129647.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.950750                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.954547                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.949723                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.959708                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       571392                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       624896                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       608768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       578560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       532480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       508928                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       506880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       509952                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4493568                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        49408                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       172544                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        172544                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2232                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2441                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2378                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2260                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         2080                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         1988                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         1992                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17553                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          674                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              674                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       139455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      6766603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        33348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      7400214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      7209221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        60633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      6851489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker        12127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        54569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      6305795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      6026885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       148550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      6002632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        57601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      6039011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            53214240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       139455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        33348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        60633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        54569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       148550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        57601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         585105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       2043320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            2043320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       2043320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       139455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      6766603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        33348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      7400214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      7209221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        60633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      6851489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker        12127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        54569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      6305795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      6026885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       148550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      6002632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        57601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      6039011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           55257560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17553                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      674                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  140424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4488160                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  5408                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                172544                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4493568                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             172544                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           81                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           18161                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           20088                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           16872                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           15873                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15937                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15928                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           20777                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           16619                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             680                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             799                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             505                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1184                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             584                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 84465002000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              140424                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5392                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17367                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17364                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17374                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17382                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17393                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17401                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17409                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17413                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   145                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   141                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  133                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  130                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  124                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  118                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  111                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  109                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   24                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   24                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   22                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  221                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  222                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  223                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  226                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  225                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18614                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.387021                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   244.724474                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    31.978761                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          303      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           67      0.36%      1.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           38      0.20%      2.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            3      0.02%      2.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           39      0.21%      2.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           65      0.35%      2.77% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          293      1.57%      4.34% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17806     95.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18614                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   621.199115                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   326.148261                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   585.543933                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           37     16.37%     16.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           29     12.83%     29.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           13      5.75%     34.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            7      3.10%     38.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            6      2.65%     40.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            4      1.77%     42.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           10      4.42%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            8      3.54%     50.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            9      3.98%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            6      2.65%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            9      3.98%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767           11      4.87%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831           10      4.42%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            5      2.21%     72.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            9      3.98%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      3.10%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            3      1.33%     80.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            5      2.21%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            3      1.33%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            4      1.77%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            4      1.77%     88.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.77%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            3      1.33%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            4      1.77%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            1      0.44%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            1      0.44%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            3      1.33%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.44%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            1      0.44%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1984-2047            1      0.44%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.44%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2239            2      0.88%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            2      0.88%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2623            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.858407                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.830105                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.031652                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              3      1.33%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.44%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.88%      2.65% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            219     96.90%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4146113358                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6523435608                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                448816000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29561.25                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46511.25                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      53.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       2.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   53.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    2.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.55                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.63                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 122551                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4482                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  4634059.47                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  75580051924                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1443619241                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          20346681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          18515347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          17580326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          20776694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              13725936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              12490512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          11859744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3          14016024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         115119513.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         101533286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         96276211.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         113936409.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        11834449.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        12172861.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11605939.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        13178142.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      7800224918.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      7794726871.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      7786850420.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      7816335197.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       84736642224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       84741465072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       84748374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       84722510400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        118992527220.479996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        118975537447.679993                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        118967180377.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        118995386365.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.960623                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.949492                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.944017                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.962497                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       578816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       576000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       584448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       577536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       546048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       514560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       466176                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       506880                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4392960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       192512                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        192512                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2261                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2250                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2283                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2256                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         2133                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         2010                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         1821                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         1980                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17160                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          752                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              752                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       124297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      6854520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        45474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      6821172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      6921216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        21221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      6839362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        72759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      6466471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        39411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      6093581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       100044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      5520602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        60633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      6002632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            52022809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       124297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        45474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        21221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        72759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        39411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       100044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        60633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         503251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2279787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2279787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2279787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       124297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      6854520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        45474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      6821172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      6921216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        21221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      6839362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        72759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      6466471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        39411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      6093581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       100044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      5520602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        60633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      6002632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           54302596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17160                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      752                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  137280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4378144                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 14816                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                192768                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4392960                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             192512                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  463                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           16802                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           17898                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           16834                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17129                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15920                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           17912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           16590                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17732                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             527                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             720                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            1193                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             840                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             640                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 84451754000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              137280                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6016                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16965                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16964                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16972                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16978                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16980                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16984                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16989                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16995                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    96                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    88                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   74                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   71                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   66                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   61                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  248                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  249                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  251                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  251                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18280                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   250.049891                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   244.124450                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    32.838076                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          307      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           77      0.42%      2.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           38      0.21%      2.31% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           11      0.06%      2.37% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           40      0.22%      2.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           73      0.40%      2.99% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          288      1.58%      4.56% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17446     95.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18280                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   542.797619                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   314.452968                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   481.056186                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           31     12.30%     12.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           35     13.89%     26.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           16      6.35%     32.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           11      4.37%     36.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319            9      3.57%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           11      4.37%     44.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           12      4.76%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           14      5.56%     55.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           14      5.56%     60.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639           15      5.95%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           11      4.37%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           11      4.37%     75.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            5      1.98%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            5      1.98%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            6      2.38%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            4      1.59%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            5      1.98%     85.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            3      1.19%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.19%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.19%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            4      1.59%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            2      0.79%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            4      1.59%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            4      1.59%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            6      2.38%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.40%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            2      0.79%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.904762                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.867455                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.265091                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.19%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.40%      1.98% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.40%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.40%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            243     96.43%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              2      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4158958110                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6478006260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                437814400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30397.96                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47347.96                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      51.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   52.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 119554                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5007                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  4714814.31                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  75599111186                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1424559979                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          18695577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          18849196.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          19172764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          18692553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              12612096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              12715728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              12934008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              12610056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         104449612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         103287475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         104992742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         102393907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11622113.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12584678.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        12531594.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3            11943936                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      7789776189.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      7796519334.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      7800162811.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      7799028520.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       84745807776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       84739892736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       84736696704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       84737691696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        118977596861.759995                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        118978482646.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        118981124121.599991                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        118976994166.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.950842                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.951422                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.953152                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.950447                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       561152                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       587776                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       585984                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       551424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       537344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       485632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       477440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       451840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4272128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       174848                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        174848                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2192                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2296                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2289                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2154                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         2099                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         1897                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         1865                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16688                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          683                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              683                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        87917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      6645338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        21221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      6960628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        18190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      6939406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        18190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      6530136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        18190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        27285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      6363396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        21221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      5751006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         3032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      5653994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         6063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        42443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      5350831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            50591878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        87917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        21221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        18190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        18190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        27285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        21221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       118234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        42443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         354701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       2070605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            2070605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       2070605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        87917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      6645338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        21221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      6960628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        18190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      6939406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        18190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      6530136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        18190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        27285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      6363396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        21221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      5751006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         3032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      5653994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         6063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        42443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      5350831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           52662483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16688                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      683                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  133504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4266432                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                174592                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4272128                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             174848                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           16184                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18562                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           16865                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           17569                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           16080                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           16216                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16194                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15656                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             608                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             687                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             681                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 84442937000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              133504                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5464                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16510                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16512                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16520                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16526                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16530                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16536                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16539                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16544                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   113                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   105                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   97                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   87                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   81                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   78                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   73                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  227                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  228                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17741                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.325461                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   244.701837                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    32.007324                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          283      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           64      0.36%      1.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           45      0.25%      2.21% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            5      0.03%      2.24% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           44      0.25%      2.49% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           65      0.37%      2.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          274      1.54%      4.40% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16961     95.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17741                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          228                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   582.236842                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   303.503835                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   590.126042                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           43     18.86%     18.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           22      9.65%     28.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           15      6.58%     35.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           12      5.26%     40.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            7      3.07%     43.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            7      3.07%     46.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            8      3.51%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511           12      5.26%     55.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            8      3.51%     58.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           15      6.58%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            6      2.63%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            3      1.32%     69.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            2      0.88%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      3.07%     73.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            8      3.51%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            6      2.63%     79.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087           11      4.82%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            4      1.75%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.32%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            3      1.32%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            1      0.44%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            5      2.19%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.88%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            3      1.32%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            1      0.44%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            5      2.19%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            2      0.88%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            2      0.88%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.44%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2240-2303            1      0.44%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2496-2559            1      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3904-3967            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          228                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          228                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.929825                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.906228                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.999729                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              2      0.88%      1.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      0.88%      2.19% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            222     97.37%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          228                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4066350408                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6326226108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                426643200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30499.31                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47449.31                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      50.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       2.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   50.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    2.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 116504                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4537                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.03                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  4861144.26                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  75641119788                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1382081283                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          18869155.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          19527177.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          17718220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          18414950.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              12729192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1              13173096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              11952768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3          12422784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         105487449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         108795148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         97484774.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         99792076.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11642019.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11970478.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        11403555.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12415057.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      7791812156.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      7799529317.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      7787531957.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      7796914905.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       84744021840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       84737252400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       84747776400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       84739545744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        118979195309.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        118984881115.199997                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        118968501173.759995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        118974139015.680008                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.951889                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.955614                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.944882                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.948576                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       560384                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       586752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       588800                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       552960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       525056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       499200                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       478464                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       493568                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4345600                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        60416                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       169472                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        169472                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2292                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2300                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2160                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         2051                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         1950                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         1869                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         1928                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16975                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          662                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              662                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       139455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      6636243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        72759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      6948501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        87917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      6972754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        36380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      6548326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       103075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      6217878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        57601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      5911683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       118234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      5666121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       100044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      5844987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            51461957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       139455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        72759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        87917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        36380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       103075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        57601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       118234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       100044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         715465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       2006941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            2006941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       2006941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       139455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      6636243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        72759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      6948501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        87917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      6972754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        36380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      6548326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       103075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      6217878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        57601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      5911683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       118234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      5666121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       100044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      5844987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           53468897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16975                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      662                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4339648                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  5952                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                169216                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4345600                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             169472                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           19018                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16280                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           19732                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15072                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           15408                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16688                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           17408                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             616                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             552                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             775                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             576                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             832                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             793                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 84472371000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135800                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5296                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16818                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16821                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16832                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16838                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16843                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16848                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16857                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16862                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   121                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   113                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  102                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   98                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   93                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   88                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   78                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17966                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.966492                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.789545                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    30.418806                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          274      1.53%      1.53% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           43      0.24%      1.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           36      0.20%      1.96% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            2      0.01%      1.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           38      0.21%      2.19% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           41      0.23%      2.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          266      1.48%      3.90% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17266     96.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17966                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          221                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   608.823529                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   337.295762                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   574.555829                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           32     14.48%     14.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           25     11.31%     25.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           15      6.79%     32.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            7      3.17%     35.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            5      2.26%     38.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383           11      4.98%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           13      5.88%     48.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511           11      4.98%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           12      5.43%     59.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            5      2.26%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            7      3.17%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767           11      4.98%     69.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            7      3.17%     72.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895           10      4.52%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            3      1.36%     78.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      0.90%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      1.81%     81.45% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            3      1.36%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            8      3.62%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      0.90%     87.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            2      0.90%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            6      2.71%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.36%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            1      0.45%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            3      1.36%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            3      1.36%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.45%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            3      1.36%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.45%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            2      0.90%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2624-2687            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2880-2943            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          221                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          221                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.927602                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.912097                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.759311                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              2      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            219     99.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          221                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3982020651                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6280677951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                433964800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29362.90                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46312.90                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      51.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       2.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   51.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    2.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.53                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.30                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118535                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4401                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  4789497.70                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  75630034893                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    7419843000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1393636272                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          18884275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1              18621792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          17842809.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          19291910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0              12739392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              12562320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              12036816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          13014384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         105281779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         102416371.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         97530201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         106003123.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11741552.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        12076646.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11993702.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        12223042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      26294633496.959999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      7792367181.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      7793959040.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      7789020834.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      7802283977.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       84743534976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      84742138608.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      84746470368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       84734836032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        118979182653.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        118976408275.200012                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        118969528228.800018                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        118982285966.399994                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.951880                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.950063                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.945555                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.953914                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268290                       # Transaction distribution
system.membus.trans_dist::ReadResp             268290                       # Transaction distribution
system.membus.trans_dist::WriteReq                 83                       # Transaction distribution
system.membus.trans_dist::WriteResp                83                       # Transaction distribution
system.membus.trans_dist::Writeback             11582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           317078                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          35330                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          275944                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           40                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41583                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1219086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1219670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1219670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71943425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71944593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71944593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134145000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4423530000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        83000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        41500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    191103000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    158641238                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     17714880                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    137972000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        29980                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     21101836                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     22555500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1395                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         9288                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           57                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           95                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          989                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          210                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         7639                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           88                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           82                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      2257499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     73390421                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       109992                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      2412999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       261500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     57666000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        28000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       835500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2834                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        17009                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             5069990                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          131891921                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           116720                       # Total snoops (count)
system.membus.snoop_fanout::samples            673693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  673693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              673693                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              187000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 292                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           463799500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              556974                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4584099000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer3.succeeded             545684                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268080                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268080                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11582                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          258078                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         17866                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         275944                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1367                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1367                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         9036                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8326                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8336                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8620                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8388                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8776                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        35213                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        34364                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        50633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        51311                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9188                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8610                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       275584                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         9199                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8142                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9158                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8183                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8804                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8396                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8488                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        35378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        34591                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        50463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        51222                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         9000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8427                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       275595                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9190                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         9029                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8080                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8194                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8365                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8806                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        35968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        34502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        50592                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        51172                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         9031                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8709                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       275666                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9208                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8340                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8906                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8346                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8706                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8355                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8418                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        35458                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        34698                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        50912                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        51016                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8861                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8616                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8261                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       275521                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1102366                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1189888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1084928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1149696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1087488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1122304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1110528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1099776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1147136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1124608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1092096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1078784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1157888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1147904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18009856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1210368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1059584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1187584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1070336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1148928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1091072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1088512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1154560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1109504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1108992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1107200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1080576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1173760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1164544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1170432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1101824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18027776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1208576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1110016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1172992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1056256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1107712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1069568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1090560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1149696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1106944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1120256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1078272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1134336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1137920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1110784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17947137                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1214208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1086976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1155840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1090048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1136128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1088512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1097984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1170688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1105920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1124608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1117952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1063936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1152256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1129216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1078784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17958656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71943425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    375144800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2642168076                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    108869600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    361286400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     25010400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    386079265                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1873000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     13378450                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          417                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           35                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           57                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          102                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       558200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp       151163                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        43800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq         4000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        43591                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq       142800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp         9400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          584                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          45                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             750000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            204154                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           34888600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18849                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28482400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              16962                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           31017200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18308                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29067600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16818                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           30003000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17649                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           28888600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17041                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29669000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17101                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31033400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              18065                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29774800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17380                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          105936600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              71385                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         103510000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             69470                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         147699800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded            101639                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy         149148600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded            102697                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          32380600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18451                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31070600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17913                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29613400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17245                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         761128854                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            136341                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         761858229                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            136351                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         759830058                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            136422                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         758810150                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            136278                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268080                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268080                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11582                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       258078                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        17866                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       275944                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1367                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1367                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       275584                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       275595                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       275666                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       275521                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1102366                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18009856                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18027776                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17947137                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17958656                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71943425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    214464000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1072320000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     46328000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    206462400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     14292800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    220755200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      1093600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      5468000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         3488                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2266                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           37                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     10145400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      3792800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       109300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  5791                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     14047500                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    120684000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       139243                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    120652800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       139244                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    120422500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       139244                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    120882400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       139243                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1298544000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       545392                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3403835                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3391445                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        12390                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                83                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               83                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            35430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          317172                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         35515                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         352687                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57179                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       429260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       401419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       437863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       412823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         5038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       433755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       408915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       425573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       392032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       411975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       366315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         4570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       404219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       356291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         5430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       392347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       336168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         5496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       398628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       339476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6389001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       775168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26084244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       802816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       667904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27207564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       825612                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       644864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26614672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       817796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       577280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     25778316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       784020                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       711936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     23956624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       732584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       584960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     23160960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       712560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       695040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     22006944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       672312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       703488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     22364069                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       678908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              208560765                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1706823480                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25926739409                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        83000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        41500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1151506874                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    164480117                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     17928588                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    138182848                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       448476                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     29336305                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    145626935                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       211138                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         6723                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           66                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          580                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         8431                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          931                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          146                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          519                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1963                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          555                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    486992038                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     79850804                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      9310452                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     10912982                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     67458424                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      6668462                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      2026500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      2101981                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     19512420                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      8191977                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       225134                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        7424                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          602956759                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          90069281                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1275745                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3849795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3849795    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3849795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3071374340                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3850088                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          98537091                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3028                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        8029639308                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            291389                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         200974908                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            200715                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          84985878                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2609                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        8124902496                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             9.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            294887                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         206670433                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            206420                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         82065883                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2519                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       8073558947                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            9.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           293259                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        204697987                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           204466                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         73481859                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2255                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       8012894360                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            9.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           289793                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        196269965                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           196027                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         90593209                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2781                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       7863273720                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            9.3                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           284143                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        183406486                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           183169                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         74438915                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2285                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       7769883523                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            9.2                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           280279                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        178362520                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           178151                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         88427322                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             2715                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       7637780591                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            9.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           274346                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        168308510                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           168090                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         89495789                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             2748                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       7755657732                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            9.2                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           278804                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        169963006                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           169749                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         8443    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         8443                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         8443    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         8443                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         8443    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         8443                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         8443    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         8443                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             8443    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         8443                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         8443                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            8443    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         8443                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    269819                       # number of replacements
system.l2.tags.tagsinuse                  8181.937480                       # Cycle average of tags in use
system.l2.tags.total_refs                      481434                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    269819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.784285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      330.554838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.501188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    19.788977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1024.183745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.877790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     7.607282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1056.551884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.295352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    13.492074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1038.990589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.549027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     6.824455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1001.668048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.012264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    14.910351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   965.782229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.108722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     6.829304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   928.300597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     0.966282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.014517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    13.859603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   855.984426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     6.149266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    21.223422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   860.911245                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.002416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.125022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.128974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.001647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.126830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.122274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.117893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.113318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.001692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.104490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.002591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.105092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998772                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          645                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002441                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.990967                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20873069                       # Number of tag accesses
system.l2.tags.data_accesses                 20873069                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       200685                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         2161                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        61670                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       206378                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1999                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        63857                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       204433                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1844                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        62612                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       195983                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1697                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        60919                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       183119                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         2020                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        55902                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       178122                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         1730                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        54813                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       168061                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           22                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst         1696                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        51750                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       169704                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         2014                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        52425                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1985624                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35430                       # number of Writeback hits
system.l2.Writeback_hits::total                 35430                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           68                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  614                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                185                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          352                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2593                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       200685                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          2161                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         61959                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       206378                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1999                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         64308                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       204433                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1844                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         62964                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       195983                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1697                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         61224                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       183119                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          2020                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         56165                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       178122                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          1730                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         55082                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       168061                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           22                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst          1696                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         51984                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       169704                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          2014                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         52855                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1988217                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       200685                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         2161                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        61959                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       206378                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1999                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        64308                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       204433                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1844                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        62964                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       195983                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1697                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        61224                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       183119                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         2020                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        56165                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       178122                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         1730                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        55082                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       168061                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           22                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst         1696                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        51984                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       169704                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         2014                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        52855                       # number of overall hits
system.l2.overall_hits::total                 1988217                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          867                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        35064                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          610                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        36743                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          675                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        36145                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          558                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        34491                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          761                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        32819                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          555                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        31253                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst         1019                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        29884                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          734                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        29947                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272293                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        33524                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        34165                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        34042                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        32677                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        31903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        31181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data        29856                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data        30210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             257558                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2305                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2393                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2357                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2267                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         2224                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         2160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data         2052                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data         2108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17866                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1887                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          867                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        35297                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          610                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        36996                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          675                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        36389                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          558                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        34700                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          761                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        33096                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          555                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        31437                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst         1019                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        30087                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          734                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        30231                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274180                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          867                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        35297                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          610                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        36996                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          675                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        36389                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          558                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        34700                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          761                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        33096                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          555                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        31437                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst         1019                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        30087                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          734                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        30231                       # number of overall misses
system.l2.overall_misses::total                274180                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2419997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    107011000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4561207485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3196000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     75392000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4789967971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2276500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     84091500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4706386980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2906500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     71043500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4495575975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      3537500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     93851500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   4274445483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2384000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     68814500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   4082362989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      2127000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst    129294000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data   3896897974                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      2861498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     91846500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data   3905899469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35455921821                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     46901475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     46271982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     45777478                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     48300477                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     37424983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     36651487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data     37895983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     34867978                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    334091843                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3207499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      3664000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      3862500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      3223500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      3483999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      3222000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data      3020500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      2754500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     26438498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     25714000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     30853000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     30060500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     24829499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     35302999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     23660000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     26303499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     32860999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     229584496                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2419997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    107011000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4586921485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     75392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4820820971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     84091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4736447480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     71043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4520405474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      3537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     93851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   4309748482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     68814500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   4106022989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      2127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst    129294000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   3923201473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      2861498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     91846500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   3938760468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35685506317                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2419997                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    107011000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4586921485                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3196000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     75392000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4820820971                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2276500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     84091500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4736447480                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2906500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     71043500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4520405474                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      3537500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     93851500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   4309748482                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2384000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     68814500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   4106022989                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      2127000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst    129294000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   3923201473                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      2861498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     91846500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   3938760468                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35685506317                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       200704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        96734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       206403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       100600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       204449                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        98757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       196005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        95410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       183146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        88721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       178140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        86066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       168078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         2715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        81634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       169727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         2748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        82372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2257917                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35430                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35430                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        33611                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        34249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        34112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        32760                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        31970                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        31257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data        29924                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data        30289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           258172                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2332                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2413                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2385                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         2246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         2179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data         2073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data         2134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18051                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4480                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       200704                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3028                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        97256                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       206403                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2609                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       101304                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       204449                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2519                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        99353                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       196005                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2255                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        95924                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       183146                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2781                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        89261                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       178140                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2285                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        86519                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       168078                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         2715                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        82071                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       169727                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         2748                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        83086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2262397                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       200704                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3028                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        97256                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       206403                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2609                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       101304                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       204449                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2519                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        99353                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       196005                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2255                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        95924                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       183146                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2781                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        89261                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       178140                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2285                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        86519                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       168078                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         2715                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        82071                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       169727                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         2748                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        83086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2262397                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.286328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.362479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.233806                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.365239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.267963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.365999                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.247450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.361503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.273643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.369912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.242888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.363128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.000101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.375322                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.366073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.000136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.267103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.363558                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.120595                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.997547                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.997948                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.997466                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.997904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.997569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.997728                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.997392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997622                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.988422                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.991712                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.988260                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.990389                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.990205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.991280                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.989870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.987816                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.989751                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.446360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.359375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.409396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.406615                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.512963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.406181                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.464531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.397759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421205                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000095                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.286328                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.362929                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.233806                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.365198                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000078                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.267963                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.366260                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.247450                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.361745                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000147                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.273643                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.370778                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000101                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.242888                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.363354                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.000101                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.375322                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.366597                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.000136                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.267103                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.363852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121190                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000095                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.286328                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.362929                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000121                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.233806                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.365198                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000078                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.267963                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.366260                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000112                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.247450                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.361745                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000147                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.273643                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.370778                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000101                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.242888                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.363354                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.000101                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.043478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.375322                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.366597                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.000136                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.267103                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.363852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121190                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 127368.263158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 123426.758939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130082.348990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       127840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 123593.442623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130364.095773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 142281.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst       124580                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130208.520681                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 132113.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 127318.100358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130340.551883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 131018.518519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123326.544021                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 130243.014199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 132444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 123990.090090                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 130623.075833                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 125117.647059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 126883.218842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 130400.815620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124412.956522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 125131.471390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 130427.070124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130212.388203                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  1399.041731                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  1354.367979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  1344.735268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  1478.118463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data  1173.086638                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  1175.442962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data  1269.292035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  1154.186627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1297.151876                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data  1391.539696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1531.132470                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1638.735681                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1421.923247                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data  1566.546313                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data  1491.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data  1471.978558                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data  1306.688805                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1479.821896                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 110360.515021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 121948.616601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 123198.770492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 118801.430622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 127447.649819                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 128586.956522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 129573.886700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 115707.742958                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121666.399576                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 127368.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 123426.758939                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129952.162648                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       127840                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 123593.442623                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130306.545870                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 142281.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst       124580                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130161.518041                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 132113.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 127318.100358                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130271.051124                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 131018.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123326.544021                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 130219.618141                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 132444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 123990.090090                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 130611.158476                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 125117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 126883.218842                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 130395.236248                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124412.956522                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 125131.471390                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 130288.791902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130153.571803                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 127368.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 123426.758939                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129952.162648                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       127840                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 123593.442623                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130306.545870                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 142281.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst       124580                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130161.518041                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 132113.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 127318.100358                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130271.051124                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 131018.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123326.544021                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 130219.618141                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 132444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 123990.090090                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 130611.158476                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 125117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 126883.218842                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 130395.236248                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124412.956522                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 125131.471390                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 130288.791902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130153.571803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11582                       # number of writebacks
system.l2.writebacks::total                     11582                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          230                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          365                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          166                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          377                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          158                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          373                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          179                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          402                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          186                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          335                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          177                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          362                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          158                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          349                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          199                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               4213                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          199                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4213                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          199                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4213                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          637                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        34977                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        36577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        35987                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        34312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        32633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        31076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        29726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          385                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        29748                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268080                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        33524                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        34165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        34042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        32677                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        31903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        31181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data        29856                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data        30210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        257558                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2305                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2393                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2267                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         2224                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         2160                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data         2052                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data         2108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        17866                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1887                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        35210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        36830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        36231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        34521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        32910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        31260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        29929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        30032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            269967                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        35210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        36830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        36231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        34521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        32910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        31260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        29929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        30032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           269967                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       601500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     76062500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4167446485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1168000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     29793000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4368250971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     36434500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4292352480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     23980000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4096699475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2051500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     42921000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   3892493984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       453000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     26551000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   3718476989                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       293500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     79793500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data   3550160974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      1038500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     46311500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data   3554529470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32009074828                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   1832155102                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1867022089                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1860499485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1785966174                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   1743889570                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   1704224187                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data   1631743044                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data   1650818238                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  14076317889                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    125682976                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    130725958                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    128592970                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    123610964                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    121388455                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    117780960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data    111924971                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data    114990457                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    974697711                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     23151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     28070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     27376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     22530499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     32255999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     21636000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     24070499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     29736999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    208827496                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     76062500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4190597485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     29793000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4396320971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     36434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4319728980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     23980000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4119229974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     42921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   3924749983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     26551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   3740112989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     79793500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data   3574231473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      1038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     46311500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data   3584266469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32217902324                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     76062500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4190597485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     29793000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4396320971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     36434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4319728980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     23980000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4119229974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     42921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   3924749983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     26551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   3740112989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     79793500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data   3574231473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      1038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     46311500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data   3584266469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32217902324                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       573500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       527500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       561500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       567500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       522000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       474000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       593500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      4450000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       200000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       220000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       180000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       240000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       250500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1670500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       773500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       727500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       761500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       747500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       742000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       654000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       833500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       881000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      6120500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.210370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.361579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.093906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.363588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.118301                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.364399                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.082040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.359627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.129090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.367816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.096280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.361072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.000018                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.241989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.364137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.000053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.140102                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.361142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.118729                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.997547                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.997948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.997466                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.997904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.997569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.997728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.997392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997622                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.988422                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.991712                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.988260                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.990389                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.990205                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.991280                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.989870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.987816                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.989751                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.446360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.359375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.409396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.406615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.512963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.406181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.464531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.397759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421205                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.210370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.362034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.093906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.363559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.118301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.364669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.082040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.359879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.129090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.368694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.096280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.361308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.000018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.241989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.364672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.000053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.140102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.361457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.210370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.362034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.093906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.363559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.118301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.364669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.082040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.359879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.129090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.368694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.096280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.361308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.000018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.043478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.241989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.364672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.000053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.140102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.361457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119328                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       120300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119407.378336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119148.196958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 106181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 121604.081633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119426.168658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122263.422819                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119275.084892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       128900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 129621.621622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119395.531447                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 128218.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 119557.103064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119280.911470                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 120686.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 119657.516701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 97833.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 121451.293760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 119429.488461                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 115388.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120289.610390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 119488.014993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119401.204223                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54652.043372                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54647.214664                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54653.060484                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54655.145026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54662.243990                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54655.854110                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54653.772910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54644.761271                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54653.002000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54526.236876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54628.482240                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54557.899873                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54526.230260                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54581.139838                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54528.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54544.332846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54549.552657                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54556.012034                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 99360.515021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 110948.616601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 112198.770492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 107801.430622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 116447.649819                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 117586.956522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 118573.886700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 104707.742958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110666.399576                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       120300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119407.378336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 119017.253195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 106181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 121604.081633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119367.932962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122263.422819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119227.428997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       128900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 129621.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119325.337447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 128218.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 119557.103064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119257.064205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 120686.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 119645.329143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 97833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 121451.293760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 119423.685155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 115388.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120289.610390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 119348.244173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119340.150181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       120300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119407.378336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 119017.253195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 106181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 121604.081633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119367.932962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122263.422819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119227.428997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       128900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 129621.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119325.337447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 128218.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 119557.103064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119257.064205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 120686.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 119645.329143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 97833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 121451.293760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 119423.685155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 115388.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120289.610390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 119348.244173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119340.150181                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2834                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67448                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67448    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67448                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2903                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2903    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2903                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     204475565.557266                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    69580892.801938                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07           55      0.65%      0.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         1197     14.18%     14.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2433     28.82%     43.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         3659     43.34%     86.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          982     11.63%     98.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           65      0.77%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           14      0.17%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08           11      0.13%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            3      0.04%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.05%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08           10      0.12%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.04%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            6      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        204477528.920380      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17266688                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    8802179.320147                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   20116608.532883                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         6363     75.36%     75.36% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1647     19.51%     94.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          258      3.06%     97.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           82      0.97%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.38%     99.28% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           28      0.33%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           17      0.20%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.08%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.07%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.04%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       8800828.289287      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 743168                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67448                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100521.348298                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98901.326574                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      24166.809645                       # Read request-response latency
system.Lmon0.readLatencyHist::0-65535             105      0.16%      0.16% # Read request-response latency
system.Lmon0.readLatencyHist::65536-131071        62941     93.32%     93.47% # Read request-response latency
system.Lmon0.readLatencyHist::131072-196607         3671      5.44%     98.92% # Read request-response latency
system.Lmon0.readLatencyHist::196608-262143          630      0.93%     99.85% # Read request-response latency
system.Lmon0.readLatencyHist::262144-327679           30      0.04%     99.89% # Read request-response latency
system.Lmon0.readLatencyHist::327680-393215           17      0.03%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::393216-458751            9      0.01%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::458752-524287           17      0.03%     99.96% # Read request-response latency
system.Lmon0.readLatencyHist::524288-589823            9      0.01%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::589824-655359           10      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::655360-720895            7      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::720896-786431            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67448                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67448                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1252241.756613                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1074288.968144                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   50      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               1      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               4      0.01%      0.09% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               5      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               1      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               3      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               2      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               3      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               5      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              8      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67345     99.85%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          19554000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67448                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2903                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         29035359.627971                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        40120658.717307                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2903    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          155000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       388121000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2903                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70351                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1200304.928146                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1031410.574588                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     50      0.07%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 4      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 5      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 3      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 5      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 3      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 2      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 5      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                8      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70246     99.85%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            13857000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70351                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.079237                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.271000                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7776     92.10%     92.10% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              665      7.88%     99.98% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                2      0.02%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         8443                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            8443    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              8443                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             7.987327                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.721053                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                    14      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   172      2.04%      2.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  1086     12.86%     15.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  2421     28.67%     43.74% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  2690     31.86%     75.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1532     18.15%     93.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 406      4.81%     98.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  70      0.83%     99.38% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                  12      0.14%     99.53% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   8      0.09%     99.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   6      0.07%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.02%     99.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   3      0.04%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   2      0.02%     99.77% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%     99.77% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   1      0.01%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   4      0.05%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   7      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   3      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   4      0.05%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                8443                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             8443                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.343835                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.785805                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   6363     75.36%     75.36% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1647     19.51%     94.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    258      3.06%     97.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     82      0.97%     98.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     32      0.38%     99.28% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     28      0.33%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     17      0.20%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      7      0.08%     99.89% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      6      0.07%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      3      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               8443                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67528                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67528    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67528                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2893                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2893    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2893                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     204721165.462513                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    69464918.059414                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07           49      0.58%      0.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08         1188     14.07%     14.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2381     28.20%     42.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         3735     44.24%     87.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          964     11.42%     98.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           66      0.78%     99.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           25      0.30%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            7      0.08%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.06%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            4      0.05%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.02%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.06%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            7      0.08%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            5      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        204720059.496729      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17287168                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    8771858.344190                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   19455226.462685                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         6342     75.12%     75.12% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1650     19.54%     94.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.66% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          293      3.47%     98.13% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           74      0.88%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.38%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           25      0.30%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           12      0.14%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.12%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            5      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       8770511.967244      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 740608                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67528                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100459.008115                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98826.566565                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      24271.446854                       # Read request-response latency
system.Lmon1.readLatencyHist::0-65535             133      0.20%      0.20% # Read request-response latency
system.Lmon1.readLatencyHist::65536-131071        63063     93.39%     93.58% # Read request-response latency
system.Lmon1.readLatencyHist::131072-196607         3562      5.27%     98.86% # Read request-response latency
system.Lmon1.readLatencyHist::196608-262143          676      1.00%     99.86% # Read request-response latency
system.Lmon1.readLatencyHist::262144-327679           19      0.03%     99.89% # Read request-response latency
system.Lmon1.readLatencyHist::327680-393215           17      0.03%     99.91% # Read request-response latency
system.Lmon1.readLatencyHist::393216-458751           14      0.02%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::458752-524287           13      0.02%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::524288-589823           13      0.02%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::589824-655359           10      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::655360-720895            5      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::720896-786431            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67528                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67528                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1250756.900841                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1071849.214847                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   49      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               2      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               3      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               4      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               2      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               7      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               4      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               2      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               5      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              5      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67430     99.85%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          19160000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67528                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2893                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         29181453.508469                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        39492311.266023                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2893    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       397480000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2893                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70421                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1199373.936752                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1033254.507891                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     49      0.07%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 2      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 3      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 4      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 2      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 8      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 5      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 3      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 6      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                6      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70317     99.85%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            19160000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70421                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.075921                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.266225                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7805     92.44%     92.44% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              635      7.52%     99.96% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                3      0.04%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         8443                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            8443    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              8443                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             7.996921                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.716091                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                     9      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   194      2.30%      2.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  1021     12.09%     14.50% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  2398     28.40%     42.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  2771     32.82%     75.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1507     17.85%     93.57% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 418      4.95%     98.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  67      0.79%     99.31% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                  16      0.19%     99.50% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                  12      0.14%     99.64% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   4      0.05%     99.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   3      0.04%     99.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   2      0.02%     99.75% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   2      0.02%     99.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%     99.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   1      0.01%     99.79% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   2      0.02%     99.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   8      0.09%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   6      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                8443                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             8443                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.342651                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.759970                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   6342     75.12%     75.12% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1650     19.54%     94.66% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    293      3.47%     98.13% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     74      0.88%     99.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     32      0.38%     99.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     25      0.30%     99.68% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     12      0.14%     99.82% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     10      0.12%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      5      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               8443                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67285                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67285    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67285                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2822                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.909639                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.497459                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     4.800226                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2821     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2822                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     203981333.649177                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    69732306.992498                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07           58      0.69%      0.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08         1218     14.43%     15.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2448     28.99%     44.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         3633     43.03%     87.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          967     11.45%     98.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           63      0.75%     99.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           18      0.21%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08           11      0.13%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            4      0.05%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.02%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.02%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.01%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            8      0.09%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            7      0.08%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        203983372.871067      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17224960                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    8553547.317304                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   19404739.775607                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         6411     75.93%     75.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1591     18.84%     94.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          280      3.32%     98.09% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           62      0.73%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           54      0.64%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           21      0.25%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.15%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.07%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       8552246.290842      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 722177                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67285                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100412.307349                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98820.260454                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      23975.446607                       # Read request-response latency
system.Lmon2.readLatencyHist::0-65535             102      0.15%      0.15% # Read request-response latency
system.Lmon2.readLatencyHist::65536-131071        62894     93.47%     93.63% # Read request-response latency
system.Lmon2.readLatencyHist::131072-196607         3555      5.28%     98.91% # Read request-response latency
system.Lmon2.readLatencyHist::196608-262143          628      0.93%     99.84% # Read request-response latency
system.Lmon2.readLatencyHist::262144-327679           34      0.05%     99.89% # Read request-response latency
system.Lmon2.readLatencyHist::327680-393215           13      0.02%     99.91% # Read request-response latency
system.Lmon2.readLatencyHist::393216-458751           20      0.03%     99.94% # Read request-response latency
system.Lmon2.readLatencyHist::458752-524287           13      0.02%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::524288-589823           10      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::589824-655359            7      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::655360-720895            7      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::720896-786431            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67285                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67285                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1254999.227168                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1076851.520095                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   46      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               6      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               3      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               1      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               2      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.00%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               5      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               2      0.00%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               6      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              3      0.00%      0.14% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67190     99.86%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16075000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67285                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2822                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         29976729.624380                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        41556808.167923                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2822    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       384414000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2822                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70107                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1204490.935285                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1038469.087511                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     46      0.07%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 6      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 2      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 3      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 2      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 1      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 6      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 4      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 5      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 2      0.00%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 6      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                4      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70009     99.86%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16075000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70107                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.083027                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.276369                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7743     91.71%     91.71% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              699      8.28%     99.99% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         8443                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            8443    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              8443                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             7.968021                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.723527                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                    12      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   198      2.35%      2.49% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  1056     12.51%     14.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  2442     28.92%     43.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  2700     31.98%     75.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1528     18.10%     94.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 393      4.65%     98.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  57      0.68%     99.32% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                  18      0.21%     99.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                  11      0.13%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   2      0.02%     99.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   3      0.04%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   3      0.04%     99.76% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   1      0.01%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   3      0.04%     99.81% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   3      0.04%     99.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   3      0.04%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   5      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   5      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                8443                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             8443                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.334123                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.757998                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   6411     75.93%     75.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1591     18.84%     94.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    280      3.32%     98.09% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     62      0.73%     98.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     54      0.64%     99.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     21      0.25%     99.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     13      0.15%     99.87% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      6      0.07%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      3      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               8443                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67186                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67186    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67186                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2965                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2965    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2965                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     203693284.377591                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    68778307.656051                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07           39      0.46%      0.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08         1190     14.09%     14.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2480     29.37%     43.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         3695     43.76%     87.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          923     10.93%     98.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           66      0.78%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           13      0.15%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.07%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            6      0.07%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            6      0.07%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.02%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.07%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            8      0.09%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            2      0.02%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        203683241.282835      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17199616                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    8987137.273481                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   20317455.914058                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         6336     75.04%     75.04% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1647     19.51%     94.55% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     94.55% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          280      3.32%     97.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           83      0.98%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           39      0.46%     99.31% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           24      0.28%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.60% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           17      0.20%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08           10      0.12%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            4      0.05%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           8443                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       8988789.485958      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 759040                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67186                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100520.062215                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98894.285980                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      24307.585630                       # Read request-response latency
system.Lmon3.readLatencyHist::0-65535             110      0.16%      0.16% # Read request-response latency
system.Lmon3.readLatencyHist::65536-131071        62687     93.30%     93.47% # Read request-response latency
system.Lmon3.readLatencyHist::131072-196607         3644      5.42%     98.89% # Read request-response latency
system.Lmon3.readLatencyHist::196608-262143          647      0.96%     99.85% # Read request-response latency
system.Lmon3.readLatencyHist::262144-327679           27      0.04%     99.89% # Read request-response latency
system.Lmon3.readLatencyHist::327680-393215           16      0.02%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::393216-458751           17      0.03%     99.94% # Read request-response latency
system.Lmon3.readLatencyHist::458752-524287           10      0.01%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::524288-589823            6      0.01%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::589824-655359           10      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::655360-720895            5      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::720896-786431            7      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67186                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67186                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1256848.018933                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1066665.391501                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   48      0.07%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               2      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               3      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000              10      0.01%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               1      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.10% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               5      0.01%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               3      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               4      0.01%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               4      0.01%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               7      0.01%      0.14% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000              10      0.01%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.00%      0.15% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67083     99.85%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          13591000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67186                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2965                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         28458674.198988                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        39622111.555781                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2965    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          147000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       413318000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2965                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70151                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1203726.119371                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1026958.038252                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     48      0.07%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 2      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 2      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 3      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                10      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 1      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 5      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 3      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 5      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 4      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 7      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                10      0.01%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.15% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70047     99.85%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            13591000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70151                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.077816                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.268780                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7788     92.24%     92.24% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              653      7.73%     99.98% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                2      0.02%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         8443                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            8443    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              8443                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             7.956769                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.687931                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                     9      0.11%      0.11% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   178      2.11%      2.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  1037     12.28%     14.50% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  2483     29.41%     43.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  2754     32.62%     76.52% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1491     17.66%     94.18% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 379      4.49%     98.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  62      0.73%     99.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                  11      0.13%     99.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   6      0.07%     99.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   6      0.07%     99.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   4      0.05%     99.73% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   4      0.05%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   2      0.02%     99.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   3      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   4      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   7      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   3      0.04%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                8443                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             8443                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.351060                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.793651                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   6336     75.04%     75.04% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1647     19.51%     94.55% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    280      3.32%     97.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     83      0.98%     98.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     39      0.46%     99.31% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     24      0.28%     99.60% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     17      0.20%     99.80% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     10      0.12%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      4      0.05%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               8443                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       309703                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       309703    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         309703                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11583                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.977985                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.877473                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.369352                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11582     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11583                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      816871349.046547                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     786165193.694978                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     243998561.729281                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08           19      0.23%      0.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          629      7.45%      7.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         3480     41.22%     48.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         3533     41.85%     90.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          707      8.37%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           24      0.28%     99.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           16      0.19%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            8      0.09%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            3      0.04%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            4      0.05%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            1      0.01%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            0      0.00%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            8      0.09%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            6      0.07%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            5      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             8443                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         816864202.571011      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   68978432                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          8443                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     35114722.255123                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    60905595.444967                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07         5956     70.54%     70.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1421     16.83%     87.37% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          529      6.27%     93.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          272      3.22%     96.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           31      0.37%     97.23% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           29      0.34%     97.57% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           44      0.52%     98.09% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08           21      0.25%     98.34% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           15      0.18%     98.52% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           29      0.34%     98.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08           16      0.19%     99.05% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08           14      0.17%     99.22% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08           16      0.19%     99.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08           13      0.15%     99.56% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08           10      0.12%     99.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            9      0.11%     99.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            8      0.09%     99.88% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            7      0.08%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            8443                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        35112376.033332      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2964993                       # Number of bytes written
system.Hmon.readLatencyHist::samples           269447                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109456.048870                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107889.044215                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       24459.869687                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535              449      0.17%      0.17% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       248505     92.23%     92.39% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        17248      6.40%     98.80% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143         2800      1.04%     99.83% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679          111      0.04%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215          103      0.04%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           49      0.02%     99.93% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287           65      0.02%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           42      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359           37      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895           23      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431           14      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             269447                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               309703                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            272657.712389                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           352494.132624                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                23      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  3166      1.02%      1.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2766      0.89%      1.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2653      0.86%      2.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             4033      1.30%      4.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             2990      0.97%      5.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             3056      0.99%      6.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2918      0.94%      6.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3446      1.11%      8.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             2631      0.85%      8.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             2632      0.85%      9.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             2514      0.81%     10.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             2672      0.86%     11.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2861      0.92%     12.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             2538      0.82%     13.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             3265      1.05%     14.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2616      0.84%     15.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             2821      0.91%     16.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             2732      0.88%     16.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             3146      1.02%     17.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2743      0.89%     18.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             251481     81.20%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9080000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 309703                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11583                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          7290249.589916                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         10149204.699041                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             64      0.55%      0.55% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             21      0.18%      0.73% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             24      0.21%      0.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              9      0.08%      1.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             17      0.15%      1.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              9      0.08%      1.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             13      0.11%      1.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             12      0.10%      1.46% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             15      0.13%      1.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              7      0.06%      1.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              8      0.07%      1.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             10      0.09%      1.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             14      0.12%      1.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             16      0.14%      2.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             13      0.11%      2.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             11      0.09%      2.27% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            12      0.10%      2.37% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            11308     97.63%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        128410000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11583                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 321286                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              262828.013048                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             348086.608707                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  23      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    3287      1.02%      1.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                2899      0.90%      1.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2780      0.87%      2.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4547      1.42%      4.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               3214      1.00%      5.21% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               3291      1.02%      6.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               3153      0.98%      7.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3948      1.23%      8.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               3110      0.97%      9.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               2847      0.89%     10.30% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               2800      0.87%     11.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               3045      0.95%     12.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               3059      0.95%     13.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               3176      0.99%     14.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6679      2.08%     16.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2762      0.86%     17.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               2944      0.92%     17.92% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               2908      0.91%     18.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3282      1.02%     19.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              3022      0.94%     20.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               254510     79.22%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9080000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   321286                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         8443                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.340282                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.549749                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              5856     69.36%     69.36% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2319     27.47%     96.83% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               261      3.09%     99.92% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.02%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 3      0.04%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 1      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          8443                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         8443                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             8443    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         8443                       # Outstanding write transactions
system.Hmon.readTransHist::samples               8443                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             36.677011                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            35.488826                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.795687                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      5      0.06%      0.06% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                    69      0.82%      0.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  491      5.82%      6.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 1574     18.64%     25.33% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 3237     38.34%     63.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 2454     29.07%     92.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  523      6.19%     98.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   36      0.43%     99.36% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                   14      0.17%     99.53% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    7      0.08%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    6      0.07%     99.68% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    3      0.04%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   2      0.02%     99.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  3      0.04%     99.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%     99.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  1      0.01%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  5      0.06%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  6      0.07%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  4      0.05%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  3      0.04%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 8443                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              8443                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.371669                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.379125                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  5956     70.54%     70.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1950     23.10%     93.64% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   272      3.22%     96.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    60      0.71%     97.57% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    44      0.52%     98.09% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  36      0.43%     98.52% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  29      0.34%     98.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  30      0.36%     99.22% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  16      0.19%     99.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  23      0.27%     99.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  14      0.17%     99.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                  10      0.12%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   2      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                8443                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    13777228                       # DTB read hits
system.cpu0.dtb.read_misses                    100462                       # DTB read misses
system.cpu0.dtb.write_hits                     800240                       # DTB write hits
system.cpu0.dtb.write_misses                      102                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                13877690                       # DTB read accesses
system.cpu0.dtb.write_accesses                 800342                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         14577468                       # DTB hits
system.cpu0.dtb.misses                         100564                       # DTB misses
system.cpu0.dtb.accesses                     14678032                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    52302155                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                52302155                       # ITB inst accesses
system.cpu0.itb.hits                         52302155                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     52302155                       # DTB accesses
system.cpu0.numCycles                       168124745                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   51082405                       # Number of instructions committed
system.cpu0.committedOps                     51196621                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             39096312                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      57638                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      8145238                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    39096312                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           49443847                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          26333952                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           194923180                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           35487088                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     14581754                       # number of memory refs
system.cpu0.num_load_insts                   13778120                       # Number of load instructions
system.cpu0.num_store_insts                    803634                       # Number of store instructions
system.cpu0.num_idle_cycles              759043.527558                       # Number of idle cycles
system.cpu0.num_busy_cycles              167365701.472442                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.995485                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.004515                       # Percentage of idle cycles
system.cpu0.Branches                         10218335                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36619349     71.52%     71.52% # Class of executed instruction
system.cpu0.op_class::IntMult                     383      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                24      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.52% # Class of executed instruction
system.cpu0.op_class::MemRead                13778120     26.91%     98.43% # Class of executed instruction
system.cpu0.op_class::MemWrite                 803634      1.57%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  51201510                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3028                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           50582246                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3028                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16704.836856                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        104607338                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       104607338                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     52299127                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       52299127                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     52299127                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        52299127                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     52299127                       # number of overall hits
system.cpu0.icache.overall_hits::total       52299127                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3028                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3028                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3028                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3028                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3028                       # number of overall misses
system.cpu0.icache.overall_misses::total         3028                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    142025591                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    142025591                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    142025591                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    142025591                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    142025591                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    142025591                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     52302155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     52302155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     52302155                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     52302155                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     52302155                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     52302155                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 46904.092140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46904.092140                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 46904.092140                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46904.092140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 46904.092140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46904.092140                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3028                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3028                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3028                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3028                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3028                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    135715409                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    135715409                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    135715409                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    135715409                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    135715409                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    135715409                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 44820.148283                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44820.148283                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 44820.148283                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44820.148283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 44820.148283                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44820.148283                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               254                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            98628                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          253.046133                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16477531                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            98628                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           167.067476                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   253.046133                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.988461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988461                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29397558                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29397558                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     13528824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13528824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       743120                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        743120                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          223                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          223                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         9960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9960                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         2413                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2413                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     14271944                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14271944                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     14272167                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14272167                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       233068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       233068                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        48597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        48597                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          152                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          152                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         4974                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4974                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         4713                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4713                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       281665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        281665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       281817                       # number of overall misses
system.cpu0.dcache.overall_misses::total       281817                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  10580485173                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10580485173                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2455876812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2455876812                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     54812610                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54812610                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    178965483                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    178965483                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      1373000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1373000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  13036361985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13036361985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  13036361985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13036361985                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     13761892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13761892                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       791717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       791717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          375                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          375                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        14934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        14934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         7126                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7126                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     14553609                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14553609                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     14553984                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     14553984                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.016936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.061382                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061382                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.405333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.405333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.333065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.333065                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.661381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.661381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.019354                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019354                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019364                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45396.558828                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45396.558828                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 50535.564171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50535.564171                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 11019.825090                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11019.825090                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 37972.731381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 37972.731381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 46283.215824                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46283.215824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 46258.252643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46258.252643                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4635                       # number of writebacks
system.cpu0.dcache.writebacks::total             4635                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       233068                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       233068                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        48597                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        48597                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          152                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          152                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         4848                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4848                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         4687                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4687                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       281665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       281665                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       281817                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       281817                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  10057908375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10057908375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   2357825180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2357825180                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      4917004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4917004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     39781386                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     39781386                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    169796517                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    169796517                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  12415733555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12415733555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  12420650559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12420650559                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       939963                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       939963                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2112000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2112000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      3051963                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3051963                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.016936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.061382                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061382                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.405333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.405333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.324628                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.324628                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.657732                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.657732                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.019354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.019364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019364                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 43154.394318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43154.394318                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 48517.916332                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48517.916332                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 32348.710526                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 32348.710526                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  8205.731436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8205.731436                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 36227.121186                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36227.121186                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 44079.788241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44079.788241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 44073.461001                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44073.461001                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             24024                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    13782919                       # DTB read hits
system.cpu1.dtb.read_misses                    103324                       # DTB read misses
system.cpu1.dtb.write_hits                     820586                       # DTB write hits
system.cpu1.dtb.write_misses                      110                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                13886243                       # DTB read accesses
system.cpu1.dtb.write_accesses                 820696                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14603505                       # DTB hits
system.cpu1.dtb.misses                         103434                       # DTB misses
system.cpu1.dtb.accesses                     14706939                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    52318155                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                52318155                       # ITB inst accesses
system.cpu1.itb.hits                         52318155                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     52318155                       # DTB accesses
system.cpu1.numCycles                       168811676                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   51063510                       # Number of instructions committed
system.cpu1.committedOps                     51180497                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             39115565                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      57802                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8124420                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    39115565                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           49549066                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          26371407                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           194890647                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           35419585                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     14607861                       # number of memory refs
system.cpu1.num_load_insts                   13783704                       # Number of load instructions
system.cpu1.num_store_insts                    824157                       # Number of store instructions
system.cpu1.num_idle_cycles              79065.291854                       # Number of idle cycles
system.cpu1.num_busy_cycles              168732610.708146                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999532                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000468                       # Percentage of idle cycles
system.cpu1.Branches                         10192032                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 36577167     71.46%     71.46% # Class of executed instruction
system.cpu1.op_class::IntMult                     330      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     71.46% # Class of executed instruction
system.cpu1.op_class::MemRead                13783704     26.93%     98.39% # Class of executed instruction
system.cpu1.op_class::MemWrite                 824157      1.61%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  51185361                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2609                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           51751905                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2609                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         19835.916060                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        104638919                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       104638919                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     52315546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       52315546                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     52315546                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        52315546                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     52315546                       # number of overall hits
system.cpu1.icache.overall_hits::total       52315546                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2609                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2609                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2609                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2609                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2609                       # number of overall misses
system.cpu1.icache.overall_misses::total         2609                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    106398878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    106398878                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    106398878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    106398878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    106398878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    106398878                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     52318155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     52318155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     52318155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     52318155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     52318155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     52318155                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000050                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000050                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 40781.478727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40781.478727                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 40781.478727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40781.478727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 40781.478727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40781.478727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2609                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2609                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2609                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    100794122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    100794122                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    100794122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    100794122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    100794122                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    100794122                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 38633.239555                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38633.239555                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 38633.239555                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38633.239555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 38633.239555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38633.239555                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               291                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           102718                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          253.109259                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12344446                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           102718                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           120.178021                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   253.109259                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.988708                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988708                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29452562                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29452562                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     13531727                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13531727                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       762222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        762222                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          133                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          133                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        10341                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10341                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2680                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2680                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     14293949                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14293949                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     14294082                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14294082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       235686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       235686                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        49460                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        49460                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          146                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          146                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         4861                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4861                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         4830                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4830                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       285146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        285146                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       285292                       # number of overall misses
system.cpu1.dcache.overall_misses::total       285292                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  10794279870                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10794279870                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2506801217                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2506801217                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     52881678                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     52881678                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    185316988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    185316988                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      1364999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1364999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  13301081087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13301081087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  13301081087                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13301081087                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     13767413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13767413                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       811682                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       811682                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        15202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         7510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     14579095                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14579095                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     14579374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14579374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.017119                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017119                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.060935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060935                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.523297                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.523297                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.319761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.319761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.643142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.643142                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.019559                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019559                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.019568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45799.410529                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45799.410529                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 50683.405115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50683.405115                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 10878.765275                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10878.765275                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 38367.906418                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 38367.906418                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 46646.563820                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46646.563820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 46622.692143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46622.692143                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4975                       # number of writebacks
system.cpu1.dcache.writebacks::total             4975                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       235686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       235686                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        49460                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        49460                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          146                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          146                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         4750                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4750                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         4810                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4810                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       285146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       285146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       285292                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       285292                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  10266324650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10266324650                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2406993775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2406993775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      2630501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2630501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     40632321                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     40632321                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    175902012                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    175902012                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      1150001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1150001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  12673318425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12673318425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  12675948926                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12675948926                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       853972                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       853972                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2111000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2111000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2964972                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2964972                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.017119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.060935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060935                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.523297                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.523297                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.312459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.312459                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.640479                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.640479                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.019559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.019568                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019568                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 43559.331696                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43559.331696                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 48665.462495                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48665.462495                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 18017.130137                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 18017.130137                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  8554.172842                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8554.172842                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 36570.064865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36570.064865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 44445.015624                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44445.015624                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 44431.490985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44431.490985                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             24270                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    13682150                       # DTB read hits
system.cpu2.dtb.read_misses                    102303                       # DTB read misses
system.cpu2.dtb.write_hits                     810952                       # DTB write hits
system.cpu2.dtb.write_misses                      116                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                13784453                       # DTB read accesses
system.cpu2.dtb.write_accesses                 811068                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14493102                       # DTB hits
system.cpu2.dtb.misses                         102419                       # DTB misses
system.cpu2.dtb.accesses                     14595521                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    51933921                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                51933921                       # ITB inst accesses
system.cpu2.itb.hits                         51933921                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     51933921                       # DTB accesses
system.cpu2.numCycles                       167581422                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   50696221                       # Number of instructions committed
system.cpu2.committedOps                     50811211                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             38829351                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                      57869                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8067662                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    38829351                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           49172794                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          26174753                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           193481652                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           35172141                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14497707                       # number of memory refs
system.cpu2.num_load_insts                   13682887                       # Number of load instructions
system.cpu2.num_store_insts                    814820                       # Number of store instructions
system.cpu2.num_idle_cycles              1299879.441962                       # Number of idle cycles
system.cpu2.num_busy_cycles              166281542.558038                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.992243                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.007757                       # Percentage of idle cycles
system.cpu2.Branches                         10121553                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 36318272     71.47%     71.47% # Class of executed instruction
system.cpu2.op_class::IntMult                     366      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 8      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.47% # Class of executed instruction
system.cpu2.op_class::MemRead                13682887     26.93%     98.40% # Class of executed instruction
system.cpu2.op_class::MemWrite                 814820      1.60%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  50816353                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2519                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47338270                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2519                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18792.485113                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        103870361                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       103870361                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     51931402                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       51931402                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     51931402                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        51931402                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     51931402                       # number of overall hits
system.cpu2.icache.overall_hits::total       51931402                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2519                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2519                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2519                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2519                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2519                       # number of overall misses
system.cpu2.icache.overall_misses::total         2519                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    114013883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    114013883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    114013883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    114013883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    114013883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    114013883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     51933921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     51933921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     51933921                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     51933921                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     51933921                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     51933921                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000049                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000049                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 45261.565304                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45261.565304                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 45261.565304                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45261.565304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 45261.565304                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45261.565304                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2519                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2519                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2519                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2519                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2519                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2519                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    108579117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    108579117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    108579117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    108579117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    108579117                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    108579117                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 43104.055975                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43104.055975                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 43104.055975                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43104.055975                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 43104.055975                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43104.055975                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               316                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           100789                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.971221                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14613939                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           100789                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           144.995376                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   252.971221                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.988169                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988169                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29230318                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29230318                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     13432628                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13432628                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       753119                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        753119                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           99                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           99                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        10039                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10039                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         2479                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2479                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     14185747                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14185747                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     14185846                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14185846                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       234318                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       234318                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        49245                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        49245                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          170                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          170                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         4870                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4870                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         4777                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4777                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       283563                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        283563                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       283733                       # number of overall misses
system.cpu2.dcache.overall_misses::total       283733                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  10706088777                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10706088777                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2494774827                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2494774827                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     53272124                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     53272124                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    182618482                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    182618482                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data      1292500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1292500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  13200863604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13200863604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  13200863604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13200863604                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     13666946                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13666946                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       802364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       802364                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          269                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          269                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        14909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        14909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         7256                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7256                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     14469310                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14469310                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     14469579                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14469579                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.017145                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017145                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.061375                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.061375                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.631970                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.631970                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.326648                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.326648                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.658352                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.658352                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.019598                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019598                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.019609                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019609                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 45690.424026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45690.424026                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 50660.469631                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50660.469631                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 10938.834497                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10938.834497                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 38228.696253                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 38228.696253                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 46553.547550                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46553.547550                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 46525.654767                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46525.654767                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         4610                       # number of writebacks
system.cpu2.dcache.writebacks::total             4610                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::system.cpu2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          133                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::system.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::system.cpu2.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       234317                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       234317                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        49245                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        49245                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          170                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          170                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         4737                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4737                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         4754                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4754                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       283562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       283562                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       283732                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       283732                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  10182101271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10182101271                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2395431151                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2395431151                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2894003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2894003                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     40512873                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     40512873                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    173307518                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    173307518                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data      1080500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1080500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  12577532422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12577532422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  12580426425                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12580426425                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       893484                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       893484                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      2143500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2143500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      3036984                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      3036984                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.017145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017145                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.061375                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.061375                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.631970                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.631970                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.317728                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.317728                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.655182                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.655182                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.019597                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019597                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.019609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43454.385602                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43454.385602                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 48643.134349                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48643.134349                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 17023.547059                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 17023.547059                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  8552.432552                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8552.432552                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 36455.094236                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36455.094236                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 44355.493409                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44355.493409                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 44339.117283                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44339.117283                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             23457                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    13760748                       # DTB read hits
system.cpu3.dtb.read_misses                     98118                       # DTB read misses
system.cpu3.dtb.write_hits                     779984                       # DTB write hits
system.cpu3.dtb.write_misses                       95                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                13858866                       # DTB read accesses
system.cpu3.dtb.write_accesses                 780079                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         14540732                       # DTB hits
system.cpu3.dtb.misses                          98213                       # DTB misses
system.cpu3.dtb.accesses                     14638945                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    52257705                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                52257705                       # ITB inst accesses
system.cpu3.itb.hits                         52257705                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     52257705                       # DTB accesses
system.cpu3.numCycles                       167501854                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   51067740                       # Number of instructions committed
system.cpu3.committedOps                     51177903                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39048501                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      56377                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8162485                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39048501                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           49295635                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          26272936                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           194816953                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           35537253                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     14545073                       # number of memory refs
system.cpu3.num_load_insts                   13761498                       # Number of load instructions
system.cpu3.num_store_insts                    783575                       # Number of store instructions
system.cpu3.num_idle_cycles              1374269.457972                       # Number of idle cycles
system.cpu3.num_busy_cycles              166127584.542028                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.991795                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.008205                       # Percentage of idle cycles
system.cpu3.Branches                         10239023                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 36637321     71.58%     71.58% # Class of executed instruction
system.cpu3.op_class::IntMult                     323      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     71.58% # Class of executed instruction
system.cpu3.op_class::MemRead                13761498     26.89%     98.47% # Class of executed instruction
system.cpu3.op_class::MemWrite                 783575      1.53%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  51182719                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      35                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2255                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           50556165                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2255                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         22419.585366                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        104517665                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       104517665                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     52255450                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       52255450                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     52255450                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        52255450                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     52255450                       # number of overall hits
system.cpu3.icache.overall_hits::total       52255450                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2255                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2255                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2255                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2255                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2255                       # number of overall misses
system.cpu3.icache.overall_misses::total         2255                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     97858359                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     97858359                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     97858359                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     97858359                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     97858359                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     97858359                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     52257705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     52257705                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     52257705                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     52257705                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     52257705                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     52257705                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 43396.168071                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43396.168071                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 43396.168071                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43396.168071                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 43396.168071                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43396.168071                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2255                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2255                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2255                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2255                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2255                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2255                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     92959641                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     92959641                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     92959641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     92959641                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     92959641                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     92959641                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 41223.787583                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41223.787583                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 41223.787583                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41223.787583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 41223.787583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41223.787583                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               312                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            97353                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          252.745923                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15521942                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            97353                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           159.439791                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   252.745923                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.987289                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987289                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29323540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29323540                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     13513305                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13513305                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       723897                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723897                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          104                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         9781                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9781                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2315                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2315                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     14237202                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14237202                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     14237306                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14237306                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       232417                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       232417                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        47729                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        47729                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          143                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          143                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         4972                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4972                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         4627                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4627                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       280146                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        280146                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       280289                       # number of overall misses
system.cpu3.dcache.overall_misses::total       280289                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  10536397259                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10536397259                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2394275357                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2394275357                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     53236539                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     53236539                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    176640983                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    176640983                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      1248999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1248999                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  12930672616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12930672616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  12930672616                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12930672616                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13745722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13745722                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       771626                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       771626                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          247                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          247                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        14753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         6942                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6942                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     14517348                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14517348                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     14517595                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14517595                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.016908                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016908                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.061855                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061855                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.578947                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.578947                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.337016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.337016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.666523                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666523                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.019297                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019297                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.019307                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019307                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 45334.021431                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45334.021431                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 50163.953927                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50163.953927                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 10707.268504                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 10707.268504                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 38176.136373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 38176.136373                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 46156.906099                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46156.906099                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 46133.357413                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46133.357413                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4772                       # number of writebacks
system.cpu3.dcache.writebacks::total             4772                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::system.cpu3.data            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       232416                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       232416                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        47729                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        47729                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          143                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          143                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         4865                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         4865                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         4605                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4605                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       280145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       280145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       280288                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       280288                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  10014383303                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10014383303                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2297988637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2297988637                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2523006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2523006                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     40563453                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     40563453                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    167607017                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    167607017                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      1058001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1058001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  12312371940                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  12312371940                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  12314894946                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  12314894946                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       922478                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       922478                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      2087500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2087500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      3009978                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      3009978                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.016908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.016908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.061855                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061855                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.578947                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.578947                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.329763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.329763                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.663354                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.663354                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.019297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019297                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.019307                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019307                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 43088.183701                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43088.183701                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 48146.590899                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48146.590899                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 17643.398601                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 17643.398601                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  8337.811511                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8337.811511                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 36396.746363                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 36396.746363                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43949.997109                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43949.997109                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43936.575758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43936.575758                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             24174                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    13908103                       # DTB read hits
system.cpu4.dtb.read_misses                     91691                       # DTB read misses
system.cpu4.dtb.write_hits                     755788                       # DTB write hits
system.cpu4.dtb.write_misses                      106                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                13999794                       # DTB read accesses
system.cpu4.dtb.write_accesses                 755894                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         14663891                       # DTB hits
system.cpu4.dtb.misses                          91797                       # DTB misses
system.cpu4.dtb.accesses                     14755688                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    52866580                       # ITB inst hits
system.cpu4.itb.inst_misses                         1                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                52866581                       # ITB inst accesses
system.cpu4.itb.hits                         52866580                       # DTB hits
system.cpu4.itb.misses                              1                       # DTB misses
system.cpu4.itb.accesses                     52866581                       # DTB accesses
system.cpu4.numCycles                       168210895                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   51737631                       # Number of instructions committed
system.cpu4.committedOps                     51855859                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             39494061                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      57448                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      8312861                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    39494061                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           49681509                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          26506456                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           197293425                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           36138394                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     14668161                       # number of memory refs
system.cpu4.num_load_insts                   13908906                       # Number of load instructions
system.cpu4.num_store_insts                    759255                       # Number of store instructions
system.cpu4.num_idle_cycles              676259.244996                       # Number of idle cycles
system.cpu4.num_busy_cycles              167534635.755004                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.995980                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.004020                       # Percentage of idle cycles
system.cpu4.Branches                         10428474                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 37192155     71.72%     71.72% # Class of executed instruction
system.cpu4.op_class::IntMult                     380      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     71.72% # Class of executed instruction
system.cpu4.op_class::MemRead                13908906     26.82%     98.54% # Class of executed instruction
system.cpu4.op_class::MemWrite                 759255      1.46%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  51860709                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2781                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           49801452                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2781                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         17907.749730                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        105735941                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       105735941                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     52863799                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       52863799                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     52863799                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        52863799                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     52863799                       # number of overall hits
system.cpu4.icache.overall_hits::total       52863799                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2781                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2781                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2781                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2781                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2781                       # number of overall misses
system.cpu4.icache.overall_misses::total         2781                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    126325209                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    126325209                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    126325209                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    126325209                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    126325209                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    126325209                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     52866580                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     52866580                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     52866580                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     52866580                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     52866580                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     52866580                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000053                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000053                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 45424.382956                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 45424.382956                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 45424.382956                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 45424.382956                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 45424.382956                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 45424.382956                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2781                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2781                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2781                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2781                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2781                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2781                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    120341791                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    120341791                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    120341791                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    120341791                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    120341791                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    120341791                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 43272.848256                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 43272.848256                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 43272.848256                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 43272.848256                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 43272.848256                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 43272.848256                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               348                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            90406                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          252.784250                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           17823876                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            90406                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           197.153684                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   252.784250                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.987438                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.987438                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         29565002                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        29565002                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     13664520                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13664520                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data       700915                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        700915                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          248                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          248                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         9944                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         2428                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         2428                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     14365435                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14365435                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     14365683                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14365683                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       228034                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       228034                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        46325                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        46325                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          199                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          199                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         5133                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5133                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         4588                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         4588                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       274359                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        274359                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       274558                       # number of overall misses
system.cpu4.dcache.overall_misses::total       274558                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  10341745958                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  10341745958                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   2344476373                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2344476373                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     54914181                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     54914181                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    173485979                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    173485979                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data      1439000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1439000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  12686222331                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12686222331                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  12686222331                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12686222331                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     13892554                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     13892554                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data       747240                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       747240                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          447                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          447                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        15077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        15077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         7016                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7016                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     14639794                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14639794                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     14640241                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14640241                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.016414                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016414                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.061995                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.061995                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.445190                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.445190                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.340452                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.340452                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.653934                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.653934                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.018741                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018741                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.018754                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018754                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 45351.771920                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 45351.771920                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 50609.311883                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50609.311883                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 10698.262420                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 10698.262420                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 37812.985833                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 37812.985833                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 46239.497633                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 46239.497633                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 46205.983184                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 46205.983184                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         4319                       # number of writebacks
system.cpu4.dcache.writebacks::total             4319                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          124                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            7                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       228028                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       228028                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        46324                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        46324                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          183                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          183                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         5009                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         5009                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         4563                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         4563                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       274352                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       274352                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       274535                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       274535                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   9825369090                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9825369090                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   2250976119                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   2250976119                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      6101002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6101002                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     40678318                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     40678318                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    164570021                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    164570021                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data      1213000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1213000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  12076345209                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  12076345209                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  12082446211                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  12082446211                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       900483                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       900483                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      2137000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      2137000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      3037483                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      3037483                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.016414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.016414                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.061993                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.061993                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.409396                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.409396                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.332228                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.332228                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.650371                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.650371                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.018740                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.018740                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.018752                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.018752                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 43088.432517                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 43088.432517                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 48592.006714                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 48592.006714                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 33338.808743                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 33338.808743                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  8121.045718                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8121.045718                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 36066.189130                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 36066.189130                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 44017.704296                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 44017.704296                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 44010.585940                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 44010.585940                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             26181                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    13900072                       # DTB read hits
system.cpu5.dtb.read_misses                     89181                       # DTB read misses
system.cpu5.dtb.write_hits                     731361                       # DTB write hits
system.cpu5.dtb.write_misses                      100                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                13989253                       # DTB read accesses
system.cpu5.dtb.write_accesses                 731461                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         14631433                       # DTB hits
system.cpu5.dtb.misses                          89281                       # DTB misses
system.cpu5.dtb.accesses                     14720714                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    52842171                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                52842171                       # ITB inst accesses
system.cpu5.itb.hits                         52842171                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     52842171                       # DTB accesses
system.cpu5.numCycles                       167387251                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   51742344                       # Number of instructions committed
system.cpu5.committedOps                     51850278                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             39458727                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      55829                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      8330034                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    39458727                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           49546570                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          26461902                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           197250523                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           36195577                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     14635223                       # number of memory refs
system.cpu5.num_load_insts                   13900735                       # Number of load instructions
system.cpu5.num_store_insts                    734488                       # Number of store instructions
system.cpu5.num_idle_cycles              1520261.716005                       # Number of idle cycles
system.cpu5.num_busy_cycles              165866989.283995                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.990918                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.009082                       # Percentage of idle cycles
system.cpu5.Branches                         10449083                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 37219007     71.78%     71.78% # Class of executed instruction
system.cpu5.op_class::IntMult                     318      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     71.78% # Class of executed instruction
system.cpu5.op_class::MemRead                13900735     26.81%     98.58% # Class of executed instruction
system.cpu5.op_class::MemWrite                 734488      1.42%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  51854550                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      76                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2285                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           51840085                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2285                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         22687.126915                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        105686627                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       105686627                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     52839886                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       52839886                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     52839886                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        52839886                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     52839886                       # number of overall hits
system.cpu5.icache.overall_hits::total       52839886                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2285                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2285                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2285                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2285                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2285                       # number of overall misses
system.cpu5.icache.overall_misses::total         2285                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     96063915                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     96063915                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     96063915                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     96063915                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     96063915                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     96063915                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     52842171                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     52842171                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     52842171                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     52842171                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     52842171                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     52842171                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 42041.100656                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 42041.100656                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 42041.100656                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 42041.100656                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 42041.100656                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 42041.100656                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2285                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2285                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2285                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2285                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2285                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2285                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     91141085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     91141085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     91141085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     91141085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     91141085                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     91141085                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 39886.689278                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 39886.689278                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 39886.689278                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 39886.689278                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 39886.689278                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 39886.689278                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               281                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            87597                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          252.692875                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           12558622                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            87597                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           143.368175                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   252.692875                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.987082                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.987082                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         29497584                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        29497584                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     13659684                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13659684                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data       678028                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        678028                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          107                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          107                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         9552                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9552                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         2297                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2297                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     14337712                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14337712                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     14337819                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14337819                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       225645                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       225645                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        45236                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        45236                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          141                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          141                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         4920                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         4920                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         4443                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         4443                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       270881                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        270881                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       271022                       # number of overall misses
system.cpu5.dcache.overall_misses::total       271022                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  10156206352                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10156206352                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   2281501775                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2281501775                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     54214729                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     54214729                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    167193977                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    167193977                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data      1569500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1569500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  12437708127                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12437708127                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  12437708127                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12437708127                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     13885329                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     13885329                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data       723264                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       723264                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          248                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        14472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        14472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         6740                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         6740                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     14608593                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14608593                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     14608841                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14608841                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.016251                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.016251                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.062544                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.062544                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.568548                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.568548                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.339967                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.339967                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.659199                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.659199                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.018543                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018543                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.018552                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.018552                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 45009.667185                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 45009.667185                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 50435.533093                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 50435.533093                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 11019.253862                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11019.253862                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 37630.874859                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 37630.874859                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 45915.764217                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 45915.764217                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 45891.876405                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 45891.876405                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         3953                       # number of writebacks
system.cpu5.dcache.writebacks::total             3953                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          108                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       225645                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       225645                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        45236                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        45236                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          141                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          141                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         4812                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         4812                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         4413                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         4413                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       270881                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       270881                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       271022                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       271022                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   9645339270                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9645339270                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   2190194223                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   2190194223                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      2376003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2376003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     41855768                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     41855768                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    158601023                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    158601023                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data      1317500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1317500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  11835533493                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  11835533493                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  11837909496                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  11837909496                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       766475                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       766475                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2112000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2112000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      2878475                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2878475                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.016251                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.016251                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.062544                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.062544                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.568548                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.568548                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.332504                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.332504                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.654748                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.654748                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.018543                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.018543                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.018552                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.018552                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 42745.637040                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 42745.637040                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 48417.062141                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 48417.062141                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 16851.085106                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 16851.085106                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  8698.206151                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8698.206151                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 35939.502153                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 35939.502153                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 43692.741436                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 43692.741436                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 43678.776985                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 43678.776985                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             26086                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    13894841                       # DTB read hits
system.cpu6.dtb.read_misses                     84151                       # DTB read misses
system.cpu6.dtb.write_hits                     705743                       # DTB write hits
system.cpu6.dtb.write_misses                       97                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                13978992                       # DTB read accesses
system.cpu6.dtb.write_accesses                 705840                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         14600584                       # DTB hits
system.cpu6.dtb.misses                          84248                       # DTB misses
system.cpu6.dtb.accesses                     14684832                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    52858460                       # ITB inst hits
system.cpu6.itb.inst_misses                        12                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                52858472                       # ITB inst accesses
system.cpu6.itb.hits                         52858460                       # DTB hits
system.cpu6.itb.misses                             12                       # DTB misses
system.cpu6.itb.accesses                     52858472                       # DTB accesses
system.cpu6.numCycles                       166633799                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   51816534                       # Number of instructions committed
system.cpu6.committedOps                     51926546                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             39463266                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      56540                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      8375384                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    39463266                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           49422981                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          26414194                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           197465954                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           36345384                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     14604848                       # number of memory refs
system.cpu6.num_load_insts                   13895702                       # Number of load instructions
system.cpu6.num_store_insts                    709146                       # Number of store instructions
system.cpu6.num_idle_cycles              2227346.566793                       # Number of idle cycles
system.cpu6.num_busy_cycles              164406452.433207                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.986633                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.013367                       # Percentage of idle cycles
system.cpu6.Branches                         10505853                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 37326102     71.88%     71.88% # Class of executed instruction
system.cpu6.op_class::IntMult                     377      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                16      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     71.88% # Class of executed instruction
system.cpu6.op_class::MemRead                13895702     26.76%     98.63% # Class of executed instruction
system.cpu6.op_class::MemWrite                 709146      1.37%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  51931343                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             2715                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           50921157                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2715                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         18755.490608                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        105719635                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       105719635                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     52855745                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       52855745                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     52855745                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        52855745                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     52855745                       # number of overall hits
system.cpu6.icache.overall_hits::total       52855745                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         2715                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2715                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         2715                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2715                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         2715                       # number of overall misses
system.cpu6.icache.overall_misses::total         2715                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    158003822                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    158003822                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    158003822                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    158003822                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    158003822                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    158003822                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     52858460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     52858460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     52858460                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     52858460                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     52858460                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     52858460                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000051                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000051                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 58196.619521                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 58196.619521                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 58196.619521                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 58196.619521                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 58196.619521                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 58196.619521                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         2715                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2715                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         2715                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2715                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         2715                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2715                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    152194178                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    152194178                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    152194178                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    152194178                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    152194178                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    152194178                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 56056.787477                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 56056.787477                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 56056.787477                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 56056.787477                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 56056.787477                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 56056.787477                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               340                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            83162                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          252.573153                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           13545503                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            83162                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           162.880919                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   252.573153                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.986614                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.986614                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          204                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         29431665                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        29431665                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data     13658458                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       13658458                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data       654154                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        654154                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          177                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          177                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         9481                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         9481                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         2389                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2389                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     14312612                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14312612                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     14312789                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14312789                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       221550                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       221550                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        43533                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        43533                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          154                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          154                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data         4993                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         4993                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data         4226                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         4226                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       265083                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        265083                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       265237                       # number of overall misses
system.cpu6.dcache.overall_misses::total       265237                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   9963927924                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9963927924                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data   2195956759                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2195956759                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data     54579212                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     54579212                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data    160246494                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    160246494                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data      1484000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1484000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  12159884683                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12159884683                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  12159884683                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12159884683                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data     13880008                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     13880008                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data       697687                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       697687                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          331                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          331                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data        14474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        14474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         6615                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         6615                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     14577695                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14577695                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     14578026                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14578026                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.015962                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015962                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.062396                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.062396                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.465257                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.465257                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.344963                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.344963                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.638851                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.638851                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.018184                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018184                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.018194                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018194                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 44973.721165                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 44973.721165                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 50443.497094                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 50443.497094                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 10931.146004                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 10931.146004                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 37919.189304                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 37919.189304                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 45871.989841                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 45871.989841                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 45845.355976                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 45845.355976                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         3893                       # number of writebacks
system.cpu6.dcache.writebacks::total             3893                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::system.cpu6.data            1                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          126                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::system.cpu6.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::system.cpu6.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       221549                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       221549                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        43533                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        43533                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          154                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          154                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data         4867                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         4867                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data         4203                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         4203                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       265082                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       265082                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       265236                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       265236                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   9460775678                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9460775678                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data   2108051233                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   2108051233                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      5447001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      5447001                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data     39145287                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     39145287                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data    152062506                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    152062506                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data      1256000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      1256000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  11568826911                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  11568826911                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  11574273912                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  11574273912                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       987971                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       987971                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      2182000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      2182000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      3169971                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      3169971                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.015962                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015962                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.062396                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.062396                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.465257                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.465257                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.336258                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.336258                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.635374                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.635374                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.018184                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.018184                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.018194                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.018194                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 42702.858862                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 42702.858862                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 48424.212276                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 48424.212276                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 35370.136364                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 35370.136364                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data  8043.001233                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8043.001233                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 36179.516060                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 36179.516060                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 43642.446153                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 43642.446153                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 43637.643125                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 43637.643125                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry             26072                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    14038646                       # DTB read hits
system.cpu7.dtb.read_misses                     84979                       # DTB read misses
system.cpu7.dtb.write_hits                     712743                       # DTB write hits
system.cpu7.dtb.write_misses                      122                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                14123625                       # DTB read accesses
system.cpu7.dtb.write_accesses                 712865                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         14751389                       # DTB hits
system.cpu7.dtb.misses                          85101                       # DTB misses
system.cpu7.dtb.accesses                     14836490                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    53407093                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                53407096                       # ITB inst accesses
system.cpu7.itb.hits                         53407093                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                     53407096                       # DTB accesses
system.cpu7.numCycles                       168885874                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   52355308                       # Number of instructions committed
system.cpu7.committedOps                     52471320                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             39876267                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      57527                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      8463848                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    39876267                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           49936951                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          26689890                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           199532010                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           36726290                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     14755801                       # number of memory refs
system.cpu7.num_load_insts                   14039552                       # Number of load instructions
system.cpu7.num_store_insts                    716249                       # Number of store instructions
system.cpu7.num_idle_cycles              524619.906889                       # Number of idle cycles
system.cpu7.num_busy_cycles              168361254.093111                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.996894                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.003106                       # Percentage of idle cycles
system.cpu7.Branches                         10617903                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 37720175     71.88%     71.88% # Class of executed instruction
system.cpu7.op_class::IntMult                     341      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                19      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     71.88% # Class of executed instruction
system.cpu7.op_class::MemRead                14039552     26.75%     98.64% # Class of executed instruction
system.cpu7.op_class::MemWrite                 716249      1.36%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  52476337                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             2748                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           53404013                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             2748                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         19433.774745                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        106816934                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       106816934                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     53404345                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       53404345                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     53404345                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        53404345                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     53404345                       # number of overall hits
system.cpu7.icache.overall_hits::total       53404345                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         2748                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         2748                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         2748                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          2748                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         2748                       # number of overall misses
system.cpu7.icache.overall_misses::total         2748                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    124396789                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    124396789                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    124396789                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    124396789                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    124396789                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    124396789                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     53407093                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     53407093                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     53407093                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     53407093                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     53407093                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     53407093                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000051                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000051                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 45268.118268                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 45268.118268                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 45268.118268                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 45268.118268                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 45268.118268                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 45268.118268                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         2748                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         2748                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         2748                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         2748                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         2748                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         2748                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    118529211                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    118529211                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    118529211                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    118529211                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    118529211                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    118529211                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 43132.900655                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 43132.900655                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 43132.900655                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 43132.900655                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 43132.900655                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 43132.900655                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               347                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            84164                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          253.090463                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           15053117                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            84164                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           178.854582                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   253.090463                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.988635                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.988635                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         29736825                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        29736825                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data     13798502                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       13798502                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data       660336                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        660336                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          167                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          167                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         9632                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9632                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         2339                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2339                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     14458838                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14458838                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     14459005                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14459005                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       225117                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       225117                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        44227                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        44227                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          176                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          176                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data         5022                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5022                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data         4383                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         4383                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       269344                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        269344                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       269520                       # number of overall misses
system.cpu7.dcache.overall_misses::total       269520                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  10099537995                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  10099537995                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data   2219759919                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2219759919                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data     53175133                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     53175133                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data    164930481                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    164930481                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data      1476000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1476000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  12319297914                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  12319297914                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  12319297914                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  12319297914                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data     14023619                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     14023619                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data       704563                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       704563                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          343                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data        14654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        14654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         6722                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         6722                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     14728182                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14728182                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     14728525                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14728525                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.016053                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016053                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.062772                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.062772                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.513120                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.513120                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.342705                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.342705                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.652038                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.652038                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.018288                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018288                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.018299                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018299                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 44863.506510                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 44863.506510                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 50190.153504                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50190.153504                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 10588.437475                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 10588.437475                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 37629.587269                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 37629.587269                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 45738.156090                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 45738.156090                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 45708.288491                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45708.288491                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4273                       # number of writebacks
system.cpu7.dcache.writebacks::total             4273                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          134                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       225117                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       225117                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        44227                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        44227                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          176                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          176                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data         4888                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         4888                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data         4354                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         4354                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       269344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       269344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       269520                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       269520                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   9587564603                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9587564603                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data   2130528075                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2130528075                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      3166501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      3166501                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data     39887364                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     39887364                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data    156415519                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    156415519                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data      1268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1268000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  11718092678                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  11718092678                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  11721259179                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  11721259179                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      1065469                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      1065469                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      2186500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      2186500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      3251969                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      3251969                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.016053                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.016053                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.062772                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.062772                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.513120                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.513120                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.333561                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.333561                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.647724                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.647724                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.018288                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.018288                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.018299                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.018299                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 42589.251825                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 42589.251825                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 48172.565966                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48172.565966                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 17991.482955                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 17991.482955                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  8160.262684                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8160.262684                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 35924.556500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 35924.556500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 43506.046832                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 43506.046832                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 43489.385496                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 43489.385496                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry             26814                       # Number of times sendTimingReq failed
sim_ticks.host 84442961000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -1024458019.200000
system.mem_ctrls.total_actEnergy                       1198041062.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -691102632.000000
system.mem_ctrls.total_preEnergy                       808202304.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -5516129049.600000
system.mem_ctrls.total_readEnergy                       6589827878.400000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -739265356.800000
system.mem_ctrls.total_writeEnergy                       777663037.440000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1589752395939.842285
system.mem_ctrls.total_refreshEnergy                       1682856543805.438477
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -470560937371.199890
system.mem_ctrls.total_actBackEnergy                       498897959906.879944
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -5124016621872.000000
system.mem_ctrls.total_preBackEnergy                       5423422676784.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.084443
system.cpu.totalNumCycles                       1343137516.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       8460745.154029
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       314382050.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       465.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       82772256.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       110751104.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6145324.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       411561693.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       396049353.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       211225490.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       401.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       457030.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       314382050.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       465.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       420786256.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       16.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       420786240.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       20940.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       110623483.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6050143.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       117617161.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       755057.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1835835.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       374352.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5521342
system.mem_ctrls.total_reads                       269447.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11582.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       287008.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1879398.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       77012.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268080.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
