- status: 0 - openlane design prep
  runtime_s: 1.73
  runtime_ts: 0h0m1s726ms
- status: 1 - synthesis - yosys
  runtime_s: 21.24
  runtime_ts: 0h0m21s236ms
- status: 2 - sta - openroad
  runtime_s: 1.14
  runtime_ts: 0h0m1s141ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.28
  runtime_ts: 0h0m1s281ms
- status: 4 - ioplace - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s560ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s602ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.82
  runtime_ts: 0h0m0s819ms
- status: 7 - global placement - openroad
  runtime_s: 20.2
  runtime_ts: 0h0m20s202ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 4.44
  runtime_ts: 0h0m4s443ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.78
  runtime_ts: 0h0m0s777ms
- status: 10 - cts - openroad
  runtime_s: 34.7
  runtime_ts: 0h0m34s695ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 3.59
  runtime_ts: 0h0m3s588ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 3.89
  runtime_ts: 0h0m3s894ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s813ms
- status: 15 - write verilog - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s564ms
- status: 15 - global routing - openroad
  runtime_s: 0.66
  runtime_ts: 0h0m0s656ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.96
  runtime_ts: 0h0m0s957ms
- status: 17 - detailed_routing - openroad
  runtime_s: 696.74
  runtime_ts: 0h11m36s740ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.83
  runtime_ts: 0h0m0s835ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 3.72
  runtime_ts: 0h0m3s722ms
- status: 20 - sta - openroad
  runtime_s: 20.53
  runtime_ts: 0h0m20s532ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 3.72
  runtime_ts: 0h0m3s719ms
- status: 22 - sta - openroad
  runtime_s: 19.76
  runtime_ts: 0h0m19s763ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 3.71
  runtime_ts: 0h0m3s710ms
- status: 24 - sta - openroad
  runtime_s: 18.78
  runtime_ts: 0h0m18s780ms
- status: 25 - sta - openroad
  runtime_s: 3.79
  runtime_ts: 0h0m3s790ms
- status: 26 - ir drop report - openroad
  runtime_s: 1.44
  runtime_ts: 0h0m1s441ms
- status: 27 - gdsii - magic
  runtime_s: 13.25
  runtime_ts: 0h0m13s246ms
- status: 28 - gdsii - klayout
  runtime_s: 1.71
  runtime_ts: 0h0m1s708ms
- status: 29 - xor - klayout
  runtime_s: 24.82
  runtime_ts: 0h0m24s817ms
- status: 30 - spice extraction - magic
  runtime_s: 14.73
  runtime_ts: 0h0m14s731ms
- status: 32 - write verilog - openroad
  runtime_s: 0.72
  runtime_ts: 0h0m0s723ms
- status: 32 - write powered verilog - openlane
  runtime_s: 0.83
  runtime_ts: 0h0m0s829ms
- status: 33 - lvs - netgen
  runtime_s: 1.51
  runtime_ts: 0h0m1s510ms
- status: 34 - drc - magic
  runtime_s: 57.37
  runtime_ts: 0h0m57s365ms
- status: 35 - antenna check - openroad
  runtime_s: 1.16
  runtime_ts: 0h0m1s159ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.53
  runtime_ts: 0h0m0s533ms
---
- status: routed
  runtime_s: 808.0
  runtime_ts: 0h13m28s0ms
- status: flow completed
  runtime_s: 1002.0
  runtime_ts: 0h16m42s0ms
