#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20abad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20a3f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x20e1080 .functor NOT 1, L_0x20e2520, C4<0>, C4<0>, C4<0>;
L_0x20e2280 .functor XOR 1, L_0x20e2120, L_0x20e21e0, C4<0>, C4<0>;
L_0x20e2410 .functor XOR 1, L_0x20e2280, L_0x20e2340, C4<0>, C4<0>;
v0x20e03b0_0 .net *"_ivl_10", 0 0, L_0x20e2340;  1 drivers
v0x20e04b0_0 .net *"_ivl_12", 0 0, L_0x20e2410;  1 drivers
v0x20e0590_0 .net *"_ivl_2", 0 0, L_0x20e2060;  1 drivers
v0x20e0680_0 .net *"_ivl_4", 0 0, L_0x20e2120;  1 drivers
v0x20e0760_0 .net *"_ivl_6", 0 0, L_0x20e21e0;  1 drivers
v0x20e0890_0 .net *"_ivl_8", 0 0, L_0x20e2280;  1 drivers
v0x20e0970_0 .var "clk", 0 0;
v0x20e0a10_0 .var/2u "stats1", 159 0;
v0x20e0ad0_0 .var/2u "strobe", 0 0;
v0x20e0c20_0 .net "tb_match", 0 0, L_0x20e2520;  1 drivers
v0x20e0ce0_0 .net "tb_mismatch", 0 0, L_0x20e1080;  1 drivers
v0x20e0da0_0 .net "x", 0 0, v0x20ddc20_0;  1 drivers
v0x20e0e40_0 .net "y", 0 0, v0x20ddce0_0;  1 drivers
v0x20e0ee0_0 .net "z_dut", 0 0, L_0x20e1f00;  1 drivers
v0x20e0fb0_0 .net "z_ref", 0 0, L_0x20e11f0;  1 drivers
L_0x20e2060 .concat [ 1 0 0 0], L_0x20e11f0;
L_0x20e2120 .concat [ 1 0 0 0], L_0x20e11f0;
L_0x20e21e0 .concat [ 1 0 0 0], L_0x20e1f00;
L_0x20e2340 .concat [ 1 0 0 0], L_0x20e11f0;
L_0x20e2520 .cmp/eeq 1, L_0x20e2060, L_0x20e2410;
S_0x209fd40 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x20a3f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e1150 .functor NOT 1, v0x20ddce0_0, C4<0>, C4<0>, C4<0>;
L_0x20e11f0 .functor OR 1, v0x20ddc20_0, L_0x20e1150, C4<0>, C4<0>;
v0x20acfb0_0 .net *"_ivl_0", 0 0, L_0x20e1150;  1 drivers
v0x20ad050_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20dd720_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20dd7c0_0 .net "z", 0 0, L_0x20e11f0;  alias, 1 drivers
S_0x20dd900 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x20a3f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x20ddb40_0 .net "clk", 0 0, v0x20e0970_0;  1 drivers
v0x20ddc20_0 .var "x", 0 0;
v0x20ddce0_0 .var "y", 0 0;
E_0x20891d0 .event negedge, v0x20ddb40_0;
E_0x208b650/0 .event negedge, v0x20ddb40_0;
E_0x208b650/1 .event posedge, v0x20ddb40_0;
E_0x208b650 .event/or E_0x208b650/0, E_0x208b650/1;
S_0x20ddd80 .scope module, "top_module1" "top_module" 3 76, 4 18 0, S_0x20a3f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e1e00 .functor OR 1, L_0x20e1450, L_0x20e1970, C4<0>, C4<0>;
L_0x20e1e70 .functor AND 1, L_0x20e1610, L_0x20e1cc0, C4<1>, C4<1>;
L_0x20e1f00 .functor XOR 1, L_0x20e1e00, L_0x20e1e70, C4<0>, C4<0>;
v0x20dfab0_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20dfb50_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20dfc10_0 .net "z", 0 0, L_0x20e1f00;  alias, 1 drivers
v0x20dfcb0_0 .net "z_a1", 0 0, L_0x20e1450;  1 drivers
v0x20dfd80_0 .net "z_a2", 0 0, L_0x20e1610;  1 drivers
v0x20dfe70_0 .net "z_and", 0 0, L_0x20e1e70;  1 drivers
v0x20dff10_0 .net "z_b1", 0 0, L_0x20e1970;  1 drivers
v0x20dffe0_0 .net "z_b2", 0 0, L_0x20e1cc0;  1 drivers
v0x20e00b0_0 .net "z_or", 0 0, L_0x20e1e00;  1 drivers
S_0x20ddf60 .scope module, "A1" "A" 4 24, 4 1 0, S_0x20ddd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e13c0 .functor XOR 1, v0x20ddc20_0, v0x20ddce0_0, C4<0>, C4<0>;
L_0x20e1450 .functor AND 1, L_0x20e13c0, v0x20ddc20_0, C4<1>, C4<1>;
v0x20de1d0_0 .net *"_ivl_0", 0 0, L_0x20e13c0;  1 drivers
v0x20de2d0_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20de3e0_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20de4d0_0 .net "z", 0 0, L_0x20e1450;  alias, 1 drivers
S_0x20de5d0 .scope module, "A2" "A" 4 25, 4 1 0, S_0x20ddd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e1580 .functor XOR 1, v0x20ddc20_0, v0x20ddce0_0, C4<0>, C4<0>;
L_0x20e1610 .functor AND 1, L_0x20e1580, v0x20ddc20_0, C4<1>, C4<1>;
v0x20de820_0 .net *"_ivl_0", 0 0, L_0x20e1580;  1 drivers
v0x20de920_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20de9e0_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20dea80_0 .net "z", 0 0, L_0x20e1610;  alias, 1 drivers
S_0x20deb80 .scope module, "B1" "B" 4 28, 4 9 0, S_0x20ddd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e1740 .functor NOT 1, v0x20ddce0_0, C4<0>, C4<0>, C4<0>;
L_0x20e17d0 .functor OR 1, v0x20ddc20_0, v0x20ddce0_0, C4<0>, C4<0>;
L_0x20e1860 .functor AND 1, L_0x20e1740, L_0x20e17d0, C4<1>, C4<1>;
L_0x20e1970 .functor OR 1, v0x20ddc20_0, L_0x20e1860, C4<0>, C4<0>;
v0x20dee00_0 .net *"_ivl_0", 0 0, L_0x20e1740;  1 drivers
v0x20deee0_0 .net *"_ivl_3", 0 0, L_0x20e17d0;  1 drivers
v0x20defa0_0 .net *"_ivl_5", 0 0, L_0x20e1860;  1 drivers
v0x20df070_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20df110_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20df240_0 .net "z", 0 0, L_0x20e1970;  alias, 1 drivers
S_0x20df380 .scope module, "B2" "B" 4 29, 4 9 0, S_0x20ddd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20e1ab0 .functor NOT 1, v0x20ddce0_0, C4<0>, C4<0>, C4<0>;
L_0x20e1b20 .functor OR 1, v0x20ddc20_0, v0x20ddce0_0, C4<0>, C4<0>;
L_0x20e1bb0 .functor AND 1, L_0x20e1ab0, L_0x20e1b20, C4<1>, C4<1>;
L_0x20e1cc0 .functor OR 1, v0x20ddc20_0, L_0x20e1bb0, C4<0>, C4<0>;
v0x20df580_0 .net *"_ivl_0", 0 0, L_0x20e1ab0;  1 drivers
v0x20df680_0 .net *"_ivl_3", 0 0, L_0x20e1b20;  1 drivers
v0x20df740_0 .net *"_ivl_5", 0 0, L_0x20e1bb0;  1 drivers
v0x20df7e0_0 .net "x", 0 0, v0x20ddc20_0;  alias, 1 drivers
v0x20df880_0 .net "y", 0 0, v0x20ddce0_0;  alias, 1 drivers
v0x20df970_0 .net "z", 0 0, L_0x20e1cc0;  alias, 1 drivers
S_0x20e0200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x20a3f30;
 .timescale -12 -12;
E_0x208b790 .event anyedge, v0x20e0ad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e0ad0_0;
    %nor/r;
    %assign/vec4 v0x20e0ad0_0, 0;
    %wait E_0x208b790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20dd900;
T_1 ;
    %wait E_0x208b650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x20ddce0_0, 0;
    %assign/vec4 v0x20ddc20_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20dd900;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20891d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x20a3f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e0970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e0ad0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20a3f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e0970_0;
    %inv;
    %store/vec4 v0x20e0970_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x20a3f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20ddb40_0, v0x20e0ce0_0, v0x20e0da0_0, v0x20e0e40_0, v0x20e0fb0_0, v0x20e0ee0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20a3f30;
T_6 ;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x20a3f30;
T_7 ;
    %wait E_0x208b650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e0a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e0a10_0, 4, 32;
    %load/vec4 v0x20e0c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e0a10_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e0a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e0a10_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x20e0fb0_0;
    %load/vec4 v0x20e0fb0_0;
    %load/vec4 v0x20e0ee0_0;
    %xor;
    %load/vec4 v0x20e0fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e0a10_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x20e0a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e0a10_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/mt2015_q4/iter0/response0/top_module.sv";
