{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539417111955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539417111965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 13 15:51:51 2018 " "Processing started: Sat Oct 13 15:51:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539417111965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539417111965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2073_II -c 2073_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2073_II -c 2073_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539417111965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1539417112565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statectrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file statectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statedef " "Found design unit 1: statedef" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128594 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 statectrl-behave " "Found design unit 2: statectrl-behave" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128594 ""} { "Info" "ISGN_ENTITY_NAME" "1 statectrl " "Found entity 1: statectrl" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behave " "Found design unit 1: ram-behave" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Found design unit 1: pc-behave" {  } { { "pc.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.vhd 2 0 " "Found 2 design units, including 0 entities, in source file math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math " "Found design unit 1: math" {  } { { "math.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/math.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math-body " "Found design unit 2: math-body" {  } { { "math.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/math.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_encoder-behave " "Found design unit 1: led_encoder-behave" {  } { { "led_encoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_encoder " "Found entity 1: led_encoder" {  } { { "led_encoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/led_encoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irdecoder-behave " "Found design unit 1: irdecoder-behave" {  } { { "irdecoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""} { "Info" "ISGN_ENTITY_NAME" "1 irdecoder " "Found entity 1: irdecoder" {  } { { "irdecoder.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/irdecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grctrl-behave " "Found design unit 1: grctrl-behave" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""} { "Info" "ISGN_ENTITY_NAME" "1 grctrl " "Found entity 1: grctrl" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gr-behave " "Found design unit 1: gr-behave" {  } { { "gr.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/gr.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""} { "Info" "ISGN_ENTITY_NAME" "1 gr " "Found entity 1: gr" {  } { { "gr.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/gr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbufferb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbufferb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbufferb-behave " "Found design unit 1: dbufferb-behave" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbufferb " "Found entity 1: dbufferb" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbuffera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbuffera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbuffera-behave " "Found design unit 1: dbuffera-behave" {  } { { "dbuffera.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbuffera " "Found entity 1: dbuffera" {  } { { "dbuffera.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbuffera.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-behave " "Found design unit 1: data_bus-behave" {  } { { "data_bus.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/data_bus.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_8bits.vhd 3 1 " "Found 3 design units, including 1 entities, in source file computer_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_components " "Found design unit 1: computer_components" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 computer_8bits-behave " "Found design unit 2: computer_8bits-behave" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_8bits " "Found entity 1: computer_8bits" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-behave " "Found design unit 1: clk_divider-behave" {  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/clk_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_new_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_new_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_new_rom-SYN " "Found design unit 1: rom_new_rom-SYN" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_new_rom " "Found entity 1: rom_new_rom" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_8bits-arch " "Found design unit 1: tristate_8bits-arch" {  } { { "tristate_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_8bits " "Found entity 1: tristate_8bits" {  } { { "tristate_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/tristate_8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom_new " "Found entity 1: rom_new" {  } { { "rom_new.bdf" "" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monostable_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monostable_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monostable_trigger-arch " "Found design unit 1: monostable_trigger-arch" {  } { { "monostable_trigger.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""} { "Info" "ISGN_ENTITY_NAME" "1 monostable_trigger " "Found entity 1: monostable_trigger" {  } { { "monostable_trigger.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/monostable_trigger.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417128644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_8bits " "Elaborating entity \"computer_8bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:U1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:U1\"" {  } { { "computer_8bits.vhd" "U1" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_bus data_bus:U2 " "Elaborating entity \"data_bus\" for hierarchy \"data_bus:U2\"" {  } { { "computer_8bits.vhd" "U2" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U3 " "Elaborating entity \"ram\" for hierarchy \"ram:U3\"" {  } { { "computer_8bits.vhd" "U3" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(22) " "VHDL Process Statement warning at ram.vhd(22): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417128854 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(29) " "VHDL Process Statement warning at ram.vhd(29): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417128854 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_data_in ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"ram_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417128854 "|computer_8bits|ram:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_address_latch ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"ram_address_latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417128854 "|computer_8bits|ram:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_new rom_new:U4 " "Elaborating entity \"rom_new\" for hierarchy \"rom_new:U4\"" {  } { { "computer_8bits.vhd" "U4" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_8bits rom_new:U4\|tristate_8bits:inst1 " "Elaborating entity \"tristate_8bits\" for hierarchy \"rom_new:U4\|tristate_8bits:inst1\"" {  } { { "rom_new.bdf" "inst1" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 128 640 848 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_new_rom rom_new:U4\|rom_new_rom:inst " "Elaborating entity \"rom_new_rom\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\"" {  } { { "rom_new.bdf" "inst" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 144 392 608 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_new_rom.vhd" "altsyncram_component" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417128924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\"" {  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539417129004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_init.mif " "Parameter \"init_file\" = \"rom_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129014 ""}  } { { "rom_new_rom.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/rom_new_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539417129014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdr3 " "Found entity 1: altsyncram_kdr3" {  } { { "db/altsyncram_kdr3.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_kdr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417129074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417129074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdr3 rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kdr3:auto_generated " "Elaborating entity \"altsyncram_kdr3\" for hierarchy \"rom_new:U4\|rom_new_rom:inst\|altsyncram:altsyncram_component\|altsyncram_kdr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_trigger rom_new:U4\|monostable_trigger:inst3 " "Elaborating entity \"monostable_trigger\" for hierarchy \"rom_new:U4\|monostable_trigger:inst3\"" {  } { { "rom_new.bdf" "inst3" { Schematic "F:/Quartus_II/QuartusWork/2073_II/rom_new.bdf" { { 232 80 224 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:U5 " "Elaborating entity \"ir\" for hierarchy \"ir:U5\"" {  } { { "computer_8bits.vhd" "U5" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417129164 "|computer_8bits|ir:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irdecoder irdecoder:U6 " "Elaborating entity \"irdecoder\" for hierarchy \"irdecoder:U6\"" {  } { { "computer_8bits.vhd" "U6" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U7 " "Elaborating entity \"pc\" for hierarchy \"pc:U7\"" {  } { { "computer_8bits.vhd" "U7" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U8 " "Elaborating entity \"alu\" for hierarchy \"alu:U8\"" {  } { { "computer_8bits.vhd" "U8" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbuffera dbuffera:U9 " "Elaborating entity \"dbuffera\" for hierarchy \"dbuffera:U9\"" {  } { { "computer_8bits.vhd" "U9" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbufferb dbufferb:U10 " "Elaborating entity \"dbufferb\" for hierarchy \"dbufferb:U10\"" {  } { { "computer_8bits.vhd" "U10" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129164 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[0\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[0\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[1\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[1\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[2\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[2\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[3\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[3\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[4\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[4\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[5\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[5\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[6\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[6\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_latch\[7\] dbufferb.vhd(15) " "Inferred latch for \"data_latch\[7\]\" at dbufferb.vhd(15)" {  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|dbufferb:U10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grctrl grctrl:U11 " "Elaborating entity \"grctrl\" for hierarchy \"grctrl:U11\"" {  } { { "computer_8bits.vhd" "U11" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129174 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(15) " "VHDL Process Statement warning at grctrl.vhd(15): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|grctrl:U11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(23) " "VHDL Process Statement warning at grctrl.vhd(23): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|grctrl:U11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grc_grcode grctrl.vhd(37) " "VHDL Process Statement warning at grctrl.vhd(37): signal \"grc_grcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539417129174 "|computer_8bits|grctrl:U11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gr gr:U12 " "Elaborating entity \"gr\" for hierarchy \"gr:U12\"" {  } { { "computer_8bits.vhd" "U12" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_encoder led_encoder:U13 " "Elaborating entity \"led_encoder\" for hierarchy \"led_encoder:U13\"" {  } { { "computer_8bits.vhd" "U13" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statectrl statectrl:U14 " "Elaborating entity \"statectrl\" for hierarchy \"statectrl:U14\"" {  } { { "computer_8bits.vhd" "U14" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417129174 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux11 " "Found clock multiplexer grctrl:U11\|Mux11" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|grctrl:U11|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ir:U5\|ir_grcode\[2\] " "Found clock multiplexer ir:U5\|ir_grcode\[2\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|ir:U5|ir_grcode[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ir:U5\|ir_grcode\[3\] " "Found clock multiplexer ir:U5\|ir_grcode\[3\]" {  } { { "ir.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ir.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|ir:U5|ir_grcode[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux10 " "Found clock multiplexer grctrl:U11\|Mux10" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|grctrl:U11|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux9 " "Found clock multiplexer grctrl:U11\|Mux9" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|grctrl:U11|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "grctrl:U11\|Mux8 " "Found clock multiplexer grctrl:U11\|Mux8" {  } { { "grctrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/grctrl.vhd" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1539417129894 "|computer_8bits|grctrl:U11|Mux8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1539417129894 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[7\]\" " "Converted tri-state node \"data_out\[7\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[6\]\" " "Converted tri-state node \"data_out\[6\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[5\]\" " "Converted tri-state node \"data_out\[5\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[4\]\" " "Converted tri-state node \"data_out\[4\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[3\]\" " "Converted tri-state node \"data_out\[3\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[2\]\" " "Converted tri-state node \"data_out\[2\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[1\]\" " "Converted tri-state node \"data_out\[1\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_out\[0\]\" " "Converted tri-state node \"data_out\[0\]\" into a selector" {  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1539417129904 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1539417129904 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "led_encoder:U13\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"led_encoder:U13\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif " "Parameter INIT_FILE set to db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1539417130424 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1539417130424 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539417130424 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:U8\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:U8\|Add2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add2" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539417130424 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1539417130424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_encoder:U13\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"led_encoder:U13\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_encoder:U13\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"led_encoder:U13\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/2073_II.rom0_led_encoder_ae1e0bd6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539417130454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r771 " "Found entity 1: altsyncram_r771" {  } { { "db/altsyncram_r771.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/altsyncram_r771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417130514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417130514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:U8\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"alu:U8\|lpm_add_sub:Add2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539417130554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:U8\|lpm_add_sub:Add2 " "Instantiated megafunction \"alu:U8\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539417130554 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus_ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1539417130554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cui " "Found entity 1: add_sub_cui" {  } { { "db/add_sub_cui.tdf" "" { Text "F:/Quartus_II/QuartusWork/2073_II/db/add_sub_cui.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539417130604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539417130604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~80 " "Latch ram:U3\|ram_data~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~72 " "Latch ram:U3\|ram_data~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~64 " "Latch ram:U3\|ram_data~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~88 " "Latch ram:U3\|ram_data~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~40 " "Latch ram:U3\|ram_data~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~48 " "Latch ram:U3\|ram_data~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~32 " "Latch ram:U3\|ram_data~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~56 " "Latch ram:U3\|ram_data~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~16 " "Latch ram:U3\|ram_data~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~8 " "Latch ram:U3\|ram_data~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~0 " "Latch ram:U3\|ram_data~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~24 " "Latch ram:U3\|ram_data~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~104 " "Latch ram:U3\|ram_data~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~112 " "Latch ram:U3\|ram_data~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~96 " "Latch ram:U3\|ram_data~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~120 " "Latch ram:U3\|ram_data~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[0\] " "Latch dbufferb:U10\|data_latch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~49 " "Latch ram:U3\|ram_data~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~81 " "Latch ram:U3\|ram_data~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~17 " "Latch ram:U3\|ram_data~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~113 " "Latch ram:U3\|ram_data~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~73 " "Latch ram:U3\|ram_data~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~41 " "Latch ram:U3\|ram_data~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~9 " "Latch ram:U3\|ram_data~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~105 " "Latch ram:U3\|ram_data~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~33 " "Latch ram:U3\|ram_data~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~65 " "Latch ram:U3\|ram_data~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~1 " "Latch ram:U3\|ram_data~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~97 " "Latch ram:U3\|ram_data~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~89 " "Latch ram:U3\|ram_data~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131244 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~57 " "Latch ram:U3\|ram_data~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~25 " "Latch ram:U3\|ram_data~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~121 " "Latch ram:U3\|ram_data~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[1\] " "Latch dbufferb:U10\|data_latch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~50 " "Latch ram:U3\|ram_data~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~42 " "Latch ram:U3\|ram_data~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~34 " "Latch ram:U3\|ram_data~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~58 " "Latch ram:U3\|ram_data~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~74 " "Latch ram:U3\|ram_data~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~82 " "Latch ram:U3\|ram_data~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~66 " "Latch ram:U3\|ram_data~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~90 " "Latch ram:U3\|ram_data~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~10 " "Latch ram:U3\|ram_data~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~18 " "Latch ram:U3\|ram_data~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~2 " "Latch ram:U3\|ram_data~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~26 " "Latch ram:U3\|ram_data~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~114 " "Latch ram:U3\|ram_data~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~106 " "Latch ram:U3\|ram_data~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~98 " "Latch ram:U3\|ram_data~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~122 " "Latch ram:U3\|ram_data~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[2\] " "Latch dbufferb:U10\|data_latch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~43 " "Latch ram:U3\|ram_data~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~75 " "Latch ram:U3\|ram_data~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~11 " "Latch ram:U3\|ram_data~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~107 " "Latch ram:U3\|ram_data~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~83 " "Latch ram:U3\|ram_data~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~51 " "Latch ram:U3\|ram_data~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~19 " "Latch ram:U3\|ram_data~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~115 " "Latch ram:U3\|ram_data~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~67 " "Latch ram:U3\|ram_data~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~35 " "Latch ram:U3\|ram_data~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~3 " "Latch ram:U3\|ram_data~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~99 " "Latch ram:U3\|ram_data~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~59 " "Latch ram:U3\|ram_data~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~91 " "Latch ram:U3\|ram_data~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~27 " "Latch ram:U3\|ram_data~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131254 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~123 " "Latch ram:U3\|ram_data~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[3\] " "Latch dbufferb:U10\|data_latch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~84 " "Latch ram:U3\|ram_data~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~76 " "Latch ram:U3\|ram_data~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~68 " "Latch ram:U3\|ram_data~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~92 " "Latch ram:U3\|ram_data~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~44 " "Latch ram:U3\|ram_data~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~52 " "Latch ram:U3\|ram_data~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~36 " "Latch ram:U3\|ram_data~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~60 " "Latch ram:U3\|ram_data~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~20 " "Latch ram:U3\|ram_data~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~12 " "Latch ram:U3\|ram_data~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~4 " "Latch ram:U3\|ram_data~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~28 " "Latch ram:U3\|ram_data~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~108 " "Latch ram:U3\|ram_data~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~116 " "Latch ram:U3\|ram_data~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~100 " "Latch ram:U3\|ram_data~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~124 " "Latch ram:U3\|ram_data~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[4\] " "Latch dbufferb:U10\|data_latch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~53 " "Latch ram:U3\|ram_data~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~85 " "Latch ram:U3\|ram_data~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~21 " "Latch ram:U3\|ram_data~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~117 " "Latch ram:U3\|ram_data~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~77 " "Latch ram:U3\|ram_data~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~45 " "Latch ram:U3\|ram_data~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~13 " "Latch ram:U3\|ram_data~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~109 " "Latch ram:U3\|ram_data~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~37 " "Latch ram:U3\|ram_data~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~69 " "Latch ram:U3\|ram_data~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~5 " "Latch ram:U3\|ram_data~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~101 " "Latch ram:U3\|ram_data~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~93 " "Latch ram:U3\|ram_data~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~61 " "Latch ram:U3\|ram_data~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~29 " "Latch ram:U3\|ram_data~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~125 " "Latch ram:U3\|ram_data~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131264 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[5\] " "Latch dbufferb:U10\|data_latch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~54 " "Latch ram:U3\|ram_data~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~46 " "Latch ram:U3\|ram_data~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~38 " "Latch ram:U3\|ram_data~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~62 " "Latch ram:U3\|ram_data~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~78 " "Latch ram:U3\|ram_data~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~86 " "Latch ram:U3\|ram_data~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~70 " "Latch ram:U3\|ram_data~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~94 " "Latch ram:U3\|ram_data~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~14 " "Latch ram:U3\|ram_data~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~22 " "Latch ram:U3\|ram_data~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~6 " "Latch ram:U3\|ram_data~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~30 " "Latch ram:U3\|ram_data~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~118 " "Latch ram:U3\|ram_data~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~110 " "Latch ram:U3\|ram_data~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~102 " "Latch ram:U3\|ram_data~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~126 " "Latch ram:U3\|ram_data~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[6\] " "Latch dbufferb:U10\|data_latch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~47 " "Latch ram:U3\|ram_data~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~79 " "Latch ram:U3\|ram_data~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~15 " "Latch ram:U3\|ram_data~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~111 " "Latch ram:U3\|ram_data~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~87 " "Latch ram:U3\|ram_data~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~55 " "Latch ram:U3\|ram_data~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~23 " "Latch ram:U3\|ram_data~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131274 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~119 " "Latch ram:U3\|ram_data~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~71 " "Latch ram:U3\|ram_data~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~39 " "Latch ram:U3\|ram_data~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~7 " "Latch ram:U3\|ram_data~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~103 " "Latch ram:U3\|ram_data~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~63 " "Latch ram:U3\|ram_data~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~95 " "Latch ram:U3\|ram_data~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~31 " "Latch ram:U3\|ram_data~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:U3\|ram_data~127 " "Latch ram:U3\|ram_data~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|ramrd_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|ramrd_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "ram.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/ram.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dbufferb:U10\|data_latch\[7\] " "Latch dbufferb:U10\|data_latch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA statectrl:U14\|dbfbin_latch " "Ports D and ENA on the latch are fed by the same signal statectrl:U14\|dbfbin_latch" {  } { { "statectrl.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/statectrl.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1539417131284 ""}  } { { "dbufferb.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/dbufferb.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1539417131284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] VCC " "Pin \"sel\[3\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539417131684 "|computer_8bits|sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] VCC " "Pin \"sel\[4\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539417131684 "|computer_8bits|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] VCC " "Pin \"sel\[5\]\" is stuck at VCC" {  } { { "computer_8bits.vhd" "" { Text "F:/Quartus_II/QuartusWork/2073_II/computer_8bits.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539417131684 "|computer_8bits|sel[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539417131684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1539417131884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1539417134904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539417135994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539417135994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "859 " "Implemented 859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539417136864 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539417136864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539417136864 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1539417136864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539417136864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 300 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 300 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539417137274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 13 15:52:17 2018 " "Processing ended: Sat Oct 13 15:52:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539417137274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539417137274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539417137274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539417137274 ""}
