#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 13 22:03:41 2021
# Process ID: 18344
# Current directory: C:/Ayush/CSULB/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15708 C:\Ayush\CSULB\Lab4\Lab4.xpr
# Log file: C:/Ayush/CSULB/Lab4/vivado.log
# Journal file: C:/Ayush/CSULB/Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Ayush/CSULB/Lab4/Lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 715.535 ; gain = 94.805
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mips_vhdl' remains a black box since it has no binding entity [C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/new/Testbench.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 752.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIPS_VHDL_behav -key {Behavioral:sim_1:Functional:tb_MIPS_VHDL} -tclbatch {tb_MIPS_VHDL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_MIPS_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 786.691 ; gain = 34.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIPS_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 786.691 ; gain = 45.961
open_bd_design {C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:instmem:1.0 - instmem_0
Adding component instance block -- xilinx.com:module_ref:PCADD:1.0 - PCADD_0
Adding component instance block -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:regfile:1.0 - regfile_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:module_ref:ALU_Control:1.0 - ALU_Control_0
Adding component instance block -- xilinx.com:module_ref:Control:1.0 - Control_0
Successfully read diagram <design_1> from BD file <C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
delete_bd_objs [get_bd_cells vio_0]
update_module_reference design_1_ALU_Control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_ALU_Control_0_0 to use current project options
Wrote  : <C:\Ayush\CSULB\Lab4\Lab4.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 847.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mips_vhdl' remains a black box since it has no binding entity [C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/new/Testbench.vhd:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 847.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIPS_VHDL_behav -key {Behavioral:sim_1:Functional:tb_MIPS_VHDL} -tclbatch {tb_MIPS_VHDL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_MIPS_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIPS_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 847.883 ; gain = 0.000
open_bd_design {C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIPS_VHDL' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MIPS_VHDL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MIPS_VHDL'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f0162a697f7644e4af5fdaf870e103cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_MIPS_VHDL_behav xil_defaultlib.tb_MIPS_VHDL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mips_vhdl' remains a black box since it has no binding entity [C:/Ayush/CSULB/Lab4/Lab4.srcs/sources_1/new/Testbench.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.tb_mips_vhdl
Built simulation snapshot tb_MIPS_VHDL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Ayush/CSULB/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIPS_VHDL_behav -key {Behavioral:sim_1:Functional:tb_MIPS_VHDL} -tclbatch {tb_MIPS_VHDL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_MIPS_VHDL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIPS_VHDL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 847.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 13 23:01:54 2021...
