\hypertarget{struct_g_p_i_o___type_def}{\section{G\-P\-I\-O\-\_\-\-Type\-Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}}
}


General Purpose I\-O.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{M\-O\-D\-E\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{O\-T\-Y\-P\-E\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{O\-S\-P\-E\-E\-D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{P\-U\-P\-D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{I\-D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{O\-D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{B\-S\-R\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{L\-C\-K\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}{A\-F\-R} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{B\-R\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I\-O. 

\subsection{Member Data Documentation}
\hypertarget{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!A\-F\-R@{A\-F\-R}}
\index{A\-F\-R@{A\-F\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{A\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-A\-F\-R}}\label{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}
G\-P\-I\-O alternate function register, Address offset\-: 0x20-\/0x24 \hypertarget{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-R\-R@{B\-R\-R}}
\index{B\-R\-R@{B\-R\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-B\-R\-R}}\label{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}
G\-P\-I\-O bit reset register, Address offset\-: 0x28 \hypertarget{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-S\-R\-R@{B\-S\-R\-R}}
\index{B\-S\-R\-R@{B\-S\-R\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-S\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-B\-S\-R\-R}}\label{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}
G\-P\-I\-O port bit set/reset register\-B\-S\-R\-R, Address offset\-: 0x18 \hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!I\-D\-R@{I\-D\-R}}
\index{I\-D\-R@{I\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-I\-D\-R}}\label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}
G\-P\-I\-O port input data register, Address offset\-: 0x10 \hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!L\-C\-K\-R@{L\-C\-K\-R}}
\index{L\-C\-K\-R@{L\-C\-K\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{L\-C\-K\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-L\-C\-K\-R}}\label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}
G\-P\-I\-O port configuration lock register, Address offset\-: 0x1\-C \hypertarget{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!M\-O\-D\-E\-R@{M\-O\-D\-E\-R}}
\index{M\-O\-D\-E\-R@{M\-O\-D\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{M\-O\-D\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-M\-O\-D\-E\-R}}\label{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}
G\-P\-I\-O port mode register, Address offset\-: 0x00 \hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-D\-R@{O\-D\-R}}
\index{O\-D\-R@{O\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-D\-R}}\label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}
G\-P\-I\-O port output data register, Address offset\-: 0x14 \hypertarget{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}}
\index{O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-S\-P\-E\-E\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-S\-P\-E\-E\-D\-R}}\label{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}
G\-P\-I\-O port output speed register, Address offset\-: 0x08 \hypertarget{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}}
\index{O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-T\-Y\-P\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-T\-Y\-P\-E\-R}}\label{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}
G\-P\-I\-O port output type register, Address offset\-: 0x04 \hypertarget{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!P\-U\-P\-D\-R@{P\-U\-P\-D\-R}}
\index{P\-U\-P\-D\-R@{P\-U\-P\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{P\-U\-P\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-P\-U\-P\-D\-R}}\label{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}
G\-P\-I\-O port pull-\/up/pull-\/down register, Address offset\-: 0x0\-C 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
