Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Thu May 20 23:00:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp High-Performance_1.2V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt hdl_core_riscv_lite_v2_impl_1.tw1 hdl_core_riscv_lite_v2_impl_1_map.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock sys_clk
        2.2  Clock PLL_inst/lscc_pll_inst/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/Z

++++ Loop2
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/Z

++++ Loop3
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/Z

++++ Loop4
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/Z

++++ Loop5
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/Z

++++ Loop6
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/Z

++++ Loop7
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/Z

++++ Loop8
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/Z

++++ Loop9
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/Z

++++ Loop10
ardyFPGA_inst/risc_v_inst/i6278_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6278_4_lut/Z

++++ Loop11
ardyFPGA_inst/risc_v_inst/i6236_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6236_4_lut/Z

++++ Loop12
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/Z

++++ Loop13
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/Z

++++ Loop14
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/Z

++++ Loop15
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/Z

++++ Loop16
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/Z

++++ Loop17
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/Z

++++ Loop18
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/Z

++++ Loop19
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/Z

++++ Loop20
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/Z

++++ Loop21
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/Z

++++ Loop22
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/Z

++++ Loop23
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/Z

++++ Loop24
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/Z

++++ Loop25
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/Z

++++ Loop26
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/Z

++++ Loop27
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/Z

++++ Loop28
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/Z

++++ Loop29
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/Z

++++ Loop30
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/Z

++++ Loop31
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/Z

++++ Loop32
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "sys_clk"
=======================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          62.500 ns |         16.000 MHz 
                                        | Actual (all paths) |         155.539 ns |          6.429 MHz 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "PLL_inst/lscc_pll_inst/clk"
=======================
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 99.4912%

3.1.2  Timing Errors
---------------------
Timing Errors: 152 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 4140.946 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst/risc_v_inst/PC_i0_i15/D    |  -93.039 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i14/D    |  -90.686 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i13/D    |  -88.333 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i12/D    |  -85.980 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i11/D    |  -83.627 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i10/D    |  -81.274 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i9/D     |  -78.921 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i8/D     |  -76.568 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i7/D     |  -74.215 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i6/D     |  -71.862 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         152 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR0              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR1              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR2              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR3              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR4              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR0              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR1              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR2              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR3              
                                         |    2.806 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR4              
                                         |    2.806 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
MISO                                    |                     input
BTN_RIGHT                               |                     input
BTN_LEFT                                |                     input
BTN_UP                                  |                     input
BTN_DN                                  |                     input
BTN_BACK                                |                     input
BTN_OK                                  |                     input
BTN_INTERRUPT                           |                     input
uSD_CD                                  |                     input
VS_DREQ                                 |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i15/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 63
Delay Ratio      : 85.5% (route), 14.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -93.039 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       151.826  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            2.075       153.901  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       154.179  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            2.075       156.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       156.532  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            2.075       158.607  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       158.885  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY            2.075       160.960  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       161.238  2       
ardyFPGA_inst/risc_v_inst/n18793                          NET DELAY            2.075       163.313  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477       163.790  1       
ardyFPGA_inst/risc_v_inst/n82[14] ( DI1 )
                                                          NET DELAY            2.075       165.865  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -165.865  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -93.039  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i14/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 62
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -90.686 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       151.826  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            2.075       153.901  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       154.179  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            2.075       156.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       156.532  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            2.075       158.607  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       158.885  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY            2.075       160.960  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477       161.437  1       
ardyFPGA_inst/risc_v_inst/n82[13] ( DI0 )
                                                          NET DELAY            2.075       163.512  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -163.512  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -90.686  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i13/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 61
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -88.333 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       151.826  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            2.075       153.901  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       154.179  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            2.075       156.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       156.532  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            2.075       158.607  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477       159.084  1       
ardyFPGA_inst/risc_v_inst/n82[12] ( DI1 )
                                                          NET DELAY            2.075       161.159  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -161.159  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -88.333  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i12/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 60
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -85.980 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       151.826  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            2.075       153.901  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       154.179  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            2.075       156.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477       156.731  1       
ardyFPGA_inst/risc_v_inst/n82[11] ( DI0 )
                                                          NET DELAY            2.075       158.806  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -158.806  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -85.980  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i11/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 59
Delay Ratio      : 85.3% (route), 14.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -83.627 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       151.826  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            2.075       153.901  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477       154.378  1       
ardyFPGA_inst/risc_v_inst/n82[10] ( DI1 )
                                                          NET DELAY            2.075       156.453  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -156.453  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -83.627  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i10/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 58
Delay Ratio      : 85.3% (route), 14.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -81.274 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       149.473  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            2.075       151.548  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477       152.025  1       
ardyFPGA_inst/risc_v_inst/n82[9] ( DI0 )                  NET DELAY            2.075       154.100  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -154.100  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -81.274  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i9/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 57
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -78.921 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       147.120  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            2.075       149.195  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477       149.672  1       
ardyFPGA_inst/risc_v_inst/n82[8] ( DI1 )                  NET DELAY            2.075       151.747  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -151.747  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -78.921  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i8/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 56
Delay Ratio      : 85.2% (route), 14.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -76.568 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       144.767  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            2.075       146.842  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477       147.319  1       
ardyFPGA_inst/risc_v_inst/n82[7] ( DI0 )                  NET DELAY            2.075       149.394  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -149.394  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -76.568  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i7/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 55
Delay Ratio      : 85.1% (route), 14.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -74.215 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       142.414  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            2.075       144.489  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477       144.966  1       
ardyFPGA_inst/risc_v_inst/n82[6] ( DI1 )                  NET DELAY            2.075       147.041  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -147.041  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -74.215  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q  (SLICE)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i6/D  (SLICE)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 54
Delay Ratio      : 85.1% (route), 14.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -71.862 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/CK->ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del_i3/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        11.916  2       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2a_del[3]
                                                          NET DELAY            2.075        13.991  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i12710_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        14.468  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n14456
                                                          NET DELAY            2.075        16.543  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/B->ardyFPGA_inst/risc_v_inst/regs_inst/i1_4_lut_adj_226/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        17.020  68      
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_31__N_950
                                                          NET DELAY            4.150        21.170  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs2_int_31__I_0_i1_3_lut_rep_603/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        21.647  4       
ardyFPGA_inst/ram_inst/n17938                             NET DELAY            2.075        23.722  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/A->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        24.199  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            2.075        26.274  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        26.618  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            2.075        28.693  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.971  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            2.075        31.046  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.324  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            2.075        33.399  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        33.677  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            2.075        35.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        36.030  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            2.075        38.105  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        38.383  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            2.075        40.458  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        40.736  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            2.075        42.811  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        43.089  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            2.075        45.164  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        45.442  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            2.075        47.517  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        47.795  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            2.075        49.870  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        50.148  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            2.075        52.223  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        52.501  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            2.075        54.576  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        54.854  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            2.075        56.929  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        57.207  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            2.075        59.282  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        59.560  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            2.075        61.635  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        61.913  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            2.075        63.988  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        64.266  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            2.075        66.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        66.619  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            2.075        68.694  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        68.972  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            2.075        71.047  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        71.325  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            2.075        73.400  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        73.678  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            2.075        75.753  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        76.031  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            2.075        78.106  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        78.384  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            2.075        80.459  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        80.737  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            2.075        82.812  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        83.090  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            2.075        85.165  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        85.443  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            2.075        87.518  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        87.796  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10832
                                                          NET DELAY            2.075        89.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        90.149  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18631
                                                          NET DELAY            2.075        92.224  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_29/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        92.502  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10834
                                                          NET DELAY            2.075        94.577  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_31/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        95.054  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[29]
                                                          NET DELAY            2.075        97.129  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i796_3_lut_rep_389/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        97.606  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17724
                                                          NET DELAY            2.075        99.681  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i20_3_lut_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       100.158  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n20                   NET DELAY            2.075       102.233  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i54_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       102.710  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n54_adj_39
                                                          NET DELAY            2.075       104.785  1       
ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/rs1_31__I_0_3_i56_3_lut_3_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       105.262  1       
ardyFPGA_inst/risc_v_inst/regs_inst/n56                   NET DELAY            2.075       107.337  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i58_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       107.814  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n58
                                                          NET DELAY            2.075       109.889  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       110.366  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            2.075       112.441  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       112.918  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.075       114.993  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE           A0_TO_F0_DELAY       0.477       115.470  1       
n5448                                                     NET DELAY            2.075       117.545  1       
i164_4_lut/D->i164_4_lut/Z                SLICE           D0_TO_F0_DELAY       0.477       118.022  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            2.075       120.097  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477       120.574  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            2.075       122.649  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE           B0_TO_F0_DELAY       0.477       123.126  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            2.075       125.201  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       125.678  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.075       127.753  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477       128.230  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            2.075       130.305  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344       130.649  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            2.075       132.724  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       133.002  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            2.075       135.077  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       135.355  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            2.075       137.430  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278       137.708  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            2.075       139.783  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278       140.061  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            2.075       142.136  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477       142.613  1       
ardyFPGA_inst/risc_v_inst/n82[5] ( DI0 )                  NET DELAY            2.075       144.688  1       


                                                          CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075        64.575  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                    NET DELAY      8.300        73.025  1       
                                                          Uncertainty    0.000        73.025  
                                                          Setup time     0.199        72.826  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         72.826  
Arrival Time                                                                        -144.688  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                 -71.862  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR0  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i7/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[7] ( WADDR0 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR1  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i8/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[8] ( WADDR1 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR2  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i9/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[9] ( WADDR2 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR3  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i10/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[10] ( WADDR3 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WADDR4  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i11/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[11] ( WADDR4 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR0  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i7/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[7] ( WADDR0 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR1  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i8/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i8/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[8] ( WADDR1 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR2  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i9/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[9] ( WADDR2 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR3  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i10/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i10/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[10] ( WADDR3 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q  (SLICE)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WADDR4  (EBR)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 1
Delay Ratio      : 73.0% (route), 27.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.806 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk                            NET DELAY      8.300        10.525  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i11/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i11/Q
                                          SLICE           CLK_TO_Q0_DELAY  0.768        11.293  7       
ardyFPGA_inst/risc_v_inst/regs_inst/instruction_latch[11] ( WADDR4 )
                                                          NET DELAY        2.075        13.368  1       


                                                          CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC           CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                NET DELAY      2.075         2.075  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  182     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  182     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                   NET DELAY      8.300        10.525  1       
                                                          Uncertainty    0.000        10.525  
                                                          Hold time      0.037        10.562  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                        -10.562  
Arrival Time                                                                          13.368  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   2.806  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

