Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 18 14:50:36 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed_1.rpt -pb top_timing_summary_routed_1.pb -rpx top_timing_summary_routed_1.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: bus_master0/clock_generator0/binary_counter0/q_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bus_master0/uart_module0/uart_rx0/running_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.648        0.000                      0                    5        0.297        0.000                      0                    5        3.000        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_in_hw  {0.000 5.000}        10.000          100.000         
  CLKFBIN  {0.000 45.000}       90.000          11.111          
  clk      {0.000 4.238}        8.477           117.967         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_hw                                                                                                                                                       3.000        0.000                       0                     7  
  CLKFBIN                                                                                                                                                      10.000        0.000                       0                     2  
  clk               6.648        0.000                      0                    5        0.297        0.000                      0                    5        3.738        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_hw
  To Clock:  clk_in_hw

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_hw
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_hw }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_in_hw_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y18     bus_master0/state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y18     bus_master0/state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X16Y18     bus_master0/state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y18     bus_master0/state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y18     bus_master0/state_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y18     bus_master0/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y18     bus_master0/state_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y18     bus_master0/state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y18     bus_master0/state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X16Y18     bus_master0/state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.477ns  (clk rise@8.477ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.580ns (36.099%)  route 1.027ns (63.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 16.819 - 8.477 ) 
    Source Clock Delay      (SCD):    9.113ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.498ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.043    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.139 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.571     5.711    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.799 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.455    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.551 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.562     9.113    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     9.569 r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=4, routed)           1.027    10.596    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124    10.720 r  bus_master0/clock_generator0/binary_counter0/q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.720    bus_master0/clock_generator0/binary_counter0/plusOp[1]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.477     8.477 r  
    L5                                                0.000     8.477 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     8.477    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     9.846 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.233    12.079    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.170 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.453    13.623    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.706 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.285    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.376 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.443    16.819    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                         clock pessimism              0.771    17.590    
                         clock uncertainty           -0.252    17.339    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029    17.368    bus_master0/clock_generator0/binary_counter0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.368    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.477ns  (clk rise@8.477ns - clk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.353%)  route 1.015ns (63.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 16.819 - 8.477 ) 
    Source Clock Delay      (SCD):    9.113ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.498ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.043    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.139 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.571     5.711    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.799 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.455    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.551 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.562     9.113    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     9.569 r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=4, routed)           1.015    10.585    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.124    10.709 r  bus_master0/clock_generator0/binary_counter0/q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.709    bus_master0/clock_generator0/binary_counter0/plusOp[3]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.477     8.477 r  
    L5                                                0.000     8.477 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     8.477    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     9.846 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.233    12.079    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.170 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.453    13.623    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.706 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.285    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.376 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.443    16.819    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
                         clock pessimism              0.771    17.590    
                         clock uncertainty           -0.252    17.339    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.031    17.370    bus_master0/clock_generator0/binary_counter0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.477ns  (clk rise@8.477ns - clk rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.606ns (37.116%)  route 1.027ns (62.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 16.819 - 8.477 ) 
    Source Clock Delay      (SCD):    9.113ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.498ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.043    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.139 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.571     5.711    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.799 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.455    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.551 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.562     9.113    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     9.569 r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=4, routed)           1.027    10.596    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.746 r  bus_master0/clock_generator0/binary_counter0/q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.746    bus_master0/clock_generator0/binary_counter0/plusOp[2]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.477     8.477 r  
    L5                                                0.000     8.477 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     8.477    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     9.846 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.233    12.079    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.170 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.453    13.623    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.706 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.285    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.376 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.443    16.819    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
                         clock pessimism              0.771    17.590    
                         clock uncertainty           -0.252    17.339    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.075    17.414    bus_master0/clock_generator0/binary_counter0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.477ns  (clk rise@8.477ns - clk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.606ns (37.373%)  route 1.015ns (62.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 16.819 - 8.477 ) 
    Source Clock Delay      (SCD):    9.113ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.498ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.043    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.139 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.571     5.711    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.799 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.455    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.551 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.562     9.113    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     9.569 r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/Q
                         net (fo=4, routed)           1.015    10.585    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[1]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.150    10.735 r  bus_master0/clock_generator0/binary_counter0/q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.735    bus_master0/clock_generator0/binary_counter0/plusOp[4]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.477     8.477 r  
    L5                                                0.000     8.477 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     8.477    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     9.846 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.233    12.079    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.170 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.453    13.623    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.706 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.285    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.376 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.443    16.819    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
                         clock pessimism              0.771    17.590    
                         clock uncertainty           -0.252    17.339    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.075    17.414    bus_master0/clock_generator0/binary_counter0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.477ns  (clk rise@8.477ns - clk rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.133%)  route 0.677ns (53.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 16.819 - 8.477 ) 
    Source Clock Delay      (SCD):    9.113ns
    Clock Pessimism Removal (CPR):    0.771ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.498ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.043    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.139 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.571     5.711    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.799 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     7.455    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.551 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.562     9.113    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     9.569 f  bus_master0/clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=5, routed)           0.677    10.247    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124    10.371 r  bus_master0/clock_generator0/binary_counter0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.371    bus_master0/clock_generator0/binary_counter0/plusOp[0]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.477     8.477 r  
    L5                                                0.000     8.477 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     8.477    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         1.369     9.846 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           2.233    12.079    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.170 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.453    13.623    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.706 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    15.285    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.376 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           1.443    16.819    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                         clock pessimism              0.771    17.590    
                         clock uncertainty           -0.252    17.339    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.031    17.370    bus_master0/clock_generator0/binary_counter0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  6.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.264    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.547     1.837    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.887 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.372    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.398 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.560     2.958    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.128     3.086 r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/Q
                         net (fo=3, routed)           0.173     3.258    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[2]
    SLICE_X16Y46         LUT5 (Prop_lut5_I1_O)        0.103     3.361 r  bus_master0/clock_generator0/binary_counter0/q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.361    bus_master0/clock_generator0/binary_counter0/plusOp[4]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.626    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.655 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.815     2.470    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.523 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.050    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.079 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.831     3.910    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
                         clock pessimism             -0.952     2.958    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.107     3.065    bus_master0/clock_generator0/binary_counter0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.264    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.547     1.837    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.887 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.372    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.398 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.560     2.958    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.128     3.086 r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/Q
                         net (fo=3, routed)           0.173     3.258    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[2]
    SLICE_X16Y46         LUT4 (Prop_lut4_I3_O)        0.099     3.357 r  bus_master0/clock_generator0/binary_counter0/q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.357    bus_master0/clock_generator0/binary_counter0/plusOp[3]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.626    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.655 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.815     2.470    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.523 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.050    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.079 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.831     3.910    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
                         clock pessimism             -0.952     2.958    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.092     3.050    bus_master0/clock_generator0/binary_counter0/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.264    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.547     1.837    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.887 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.372    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.398 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.560     2.958    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     3.099 f  bus_master0/clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=5, routed)           0.241     3.340    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     3.385 r  bus_master0/clock_generator0/binary_counter0/q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.385    bus_master0/clock_generator0/binary_counter0/plusOp[0]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.626    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.655 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.815     2.470    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.523 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.050    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.079 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.831     3.910    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                         clock pessimism             -0.952     2.958    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.092     3.050    bus_master0/clock_generator0/binary_counter0/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.185ns (36.923%)  route 0.316ns (63.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.264    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.547     1.837    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.887 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.372    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.398 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.560     2.958    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     3.099 r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=5, routed)           0.316     3.415    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y46         LUT3 (Prop_lut3_I2_O)        0.044     3.459 r  bus_master0/clock_generator0/binary_counter0/q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.459    bus_master0/clock_generator0/binary_counter0/plusOp[2]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.626    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.655 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.815     2.470    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.523 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.050    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.079 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.831     3.910    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
                         clock pessimism             -0.952     2.958    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.107     3.065    bus_master0/clock_generator0/binary_counter0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Destination:            bus_master0/clock_generator0/binary_counter0/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.238ns period=8.477ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.049%)  route 0.316ns (62.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.264    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.290 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.547     1.837    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.887 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     2.372    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.398 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.560     2.958    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     3.099 r  bus_master0/clock_generator0/binary_counter0/q_reg[0]/Q
                         net (fo=5, routed)           0.316     3.415    bus_master0/clock_generator0/binary_counter0/q_reg_n_0_[0]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.045     3.460 r  bus_master0/clock_generator0/binary_counter0/q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.460    bus_master0/clock_generator0/binary_counter0/plusOp[1]
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L5                                                0.000     0.000 r  clk_in_hw (IN)
                         net (fo=0)                   0.000     0.000    clk_in_hw
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_in_hw_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.626    clk_in_hw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.655 r  clk_in_hw_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.815     2.470    bus_master0/clock_generator0/clock_module_TE02770/clk_in_hw_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.523 r  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     3.050    bus_master0/clock_generator0/clock_module_TE02770/CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.079 r  bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/O
                         net (fo=5, routed)           0.831     3.910    bus_master0/clock_generator0/binary_counter0/CLK
    SLICE_X16Y46         FDRE                                         r  bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
                         clock pessimism             -0.952     2.958    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     3.049    bus_master0/clock_generator0/binary_counter0/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.411    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.238 }
Period(ns):         8.477
Sources:            { bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.477       6.322      BUFGCTRL_X0Y3    bus_master0/clock_generator0/clock_module_TE02770/CLK_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.477       7.228      MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.477       7.477      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.477       7.477      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.477       7.477      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.477       7.477      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.477       7.477      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.477       204.883    MMCME2_ADV_X1Y0  bus_master0/clock_generator0/clock_module_TE02770/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.238       3.738      SLICE_X16Y46     bus_master0/clock_generator0/binary_counter0/q_reg[4]/C



