Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 20 16:41:51 2024
| Host         : DESKTOP-LUOGMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.274        0.000                      0                 6210        0.064        0.000                      0                 6210        3.000        0.000                       0                  2159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 7.143}      14.286          70.000          
  clkfbout_sys_clk_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.274        0.000                      0                 6210        0.195        0.000                      0                 6210        6.643        0.000                       0                  2155  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.276        0.000                      0                 6210        0.195        0.000                      0                 6210        6.643        0.000                       0                  2155  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.274        0.000                      0                 6210        0.064        0.000                      0                 6210  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.274        0.000                      0                 6210        0.064        0.000                      0                 6210  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 4.258ns (31.961%)  route 9.064ns (68.039%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 13.508 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.804    12.998    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.126    13.508    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.287    13.795    
                         clock uncertainty           -0.132    13.664    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.314    13.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.306ns  (logic 4.258ns (32.002%)  route 9.048ns (67.998%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.787    12.981    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/sigma_tile/riscv/clk_out1
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.373    13.372    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 3.806ns (28.528%)  route 9.535ns (71.472%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         1.459     4.178    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.097     4.275 r  sigma/sigma_tile/riscv/mult_result_w_i_250/O
                         net (fo=1, routed)           0.000     4.275    sigma/sigma_tile/riscv/mult_result_w_i_250_n_0
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     4.442 r  sigma/sigma_tile/riscv/mult_result_w_i_196/O
                         net (fo=1, routed)           0.000     4.442    sigma/sigma_tile/riscv/mult_result_w_i_196_n_0
    SLICE_X39Y123        MUXF8 (Prop_muxf8_I1_O)      0.072     4.514 r  sigma/sigma_tile/riscv/mult_result_w_i_133/O
                         net (fo=1, routed)           0.505     5.019    sigma/sigma_tile/riscv/mult_result_w_i_133_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.239     5.258 r  sigma/sigma_tile/riscv/mult_result_w_i_97/O
                         net (fo=1, routed)           0.733     5.991    sigma/sigma_tile/riscv/mult_result_w_i_97_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.088 f  sigma/sigma_tile/riscv/mult_result_w_i_71/O
                         net (fo=16, routed)          0.579     6.667    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_182_n_0
    SLICE_X36Y103        LUT4 (Prop_lut4_I3_O)        0.111     6.778 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259/O
                         net (fo=1, routed)           0.712     7.490    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.239     7.729 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177/O
                         net (fo=3, routed)           0.666     8.395    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.097     8.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=2, routed)           0.573     9.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.162 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82/O
                         net (fo=1, routed)           0.597     9.759    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.097     9.856 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40/O
                         net (fo=2, routed)           0.311    10.167    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I0_O)        0.111    10.278 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8/O
                         net (fo=4, routed)           1.041    11.319    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I4_O)        0.245    11.564 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_18/O
                         net (fo=1, routed)           0.595    12.160    sigma/sigma_tile/riscv/xif\\.addr[29]
    SLICE_X35Y86         LUT5 (Prop_lut5_I1_O)        0.097    12.257 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=3, routed)           0.183    12.440    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.097    12.537 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.480    13.017    sigma/sigma_tile_n_8
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.314    13.431    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.168%)  route 0.145ns (43.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/Q
                         net (fo=3, routed)           0.145    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[21]
    SLICE_X58Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.120    -0.468    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.432%)  route 0.092ns (30.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.566    -0.598    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/Q
                         net (fo=2, routed)           0.092    -0.342    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause_n_0_][1]
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.807%)  route 0.141ns (43.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X47Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.317    sigma/udm/udm_controller/in45[5]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  sigma/udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg[5]
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.091    -0.470    sigma/udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y84         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[4]
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/Q
                         net (fo=5, routed)           0.119    -0.323    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[14]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.059    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.569%)  route 0.132ns (41.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.287 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.562    -0.602    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y88         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.159    -0.302    sigma/udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  sigma/udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    sigma/udm/udm_controller/tr_length[13]
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y82         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  sigma/udm/uart_rx/clk_counter_reg[29]/Q
                         net (fo=4, routed)           0.129    -0.342    sigma/udm/uart_rx/clk_counter_reg_n_0_[29]
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.833    -0.840    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.013    -0.552    sigma/udm/uart_rx/bitperiod_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.674%)  route 0.102ns (29.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.102    -0.354    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.098    -0.256 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.863%)  route 0.159ns (46.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/Q
                         net (fo=3, routed)           0.159    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[30]
    SLICE_X58Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121    -0.471    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y88     sigma/gpio_bi_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y89     sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y88     sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y88     sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X51Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y93     sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y93     sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X51Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y87     sigma/csr_resp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X41Y79     sigma/udm/uart_tx/clk_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.290    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.290    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.290    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.290    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.349    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.349    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.130    13.663    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.349    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.349    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 4.258ns (31.961%)  route 9.064ns (68.039%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 13.508 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.804    12.998    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.126    13.508    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.287    13.795    
                         clock uncertainty           -0.130    13.665    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.314    13.351    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.306ns  (logic 4.258ns (32.002%)  route 9.048ns (67.998%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.787    12.981    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/sigma_tile/riscv/clk_out1
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.130    13.747    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.373    13.374    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 3.806ns (28.528%)  route 9.535ns (71.472%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         1.459     4.178    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.097     4.275 r  sigma/sigma_tile/riscv/mult_result_w_i_250/O
                         net (fo=1, routed)           0.000     4.275    sigma/sigma_tile/riscv/mult_result_w_i_250_n_0
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     4.442 r  sigma/sigma_tile/riscv/mult_result_w_i_196/O
                         net (fo=1, routed)           0.000     4.442    sigma/sigma_tile/riscv/mult_result_w_i_196_n_0
    SLICE_X39Y123        MUXF8 (Prop_muxf8_I1_O)      0.072     4.514 r  sigma/sigma_tile/riscv/mult_result_w_i_133/O
                         net (fo=1, routed)           0.505     5.019    sigma/sigma_tile/riscv/mult_result_w_i_133_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.239     5.258 r  sigma/sigma_tile/riscv/mult_result_w_i_97/O
                         net (fo=1, routed)           0.733     5.991    sigma/sigma_tile/riscv/mult_result_w_i_97_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.088 f  sigma/sigma_tile/riscv/mult_result_w_i_71/O
                         net (fo=16, routed)          0.579     6.667    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_182_n_0
    SLICE_X36Y103        LUT4 (Prop_lut4_I3_O)        0.111     6.778 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259/O
                         net (fo=1, routed)           0.712     7.490    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.239     7.729 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177/O
                         net (fo=3, routed)           0.666     8.395    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.097     8.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=2, routed)           0.573     9.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.162 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82/O
                         net (fo=1, routed)           0.597     9.759    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.097     9.856 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40/O
                         net (fo=2, routed)           0.311    10.167    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I0_O)        0.111    10.278 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8/O
                         net (fo=4, routed)           1.041    11.319    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I4_O)        0.245    11.564 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_18/O
                         net (fo=1, routed)           0.595    12.160    sigma/sigma_tile/riscv/xif\\.addr[29]
    SLICE_X35Y86         LUT5 (Prop_lut5_I1_O)        0.097    12.257 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=3, routed)           0.183    12.440    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.097    12.537 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.480    13.017    sigma/sigma_tile_n_8
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.130    13.747    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.314    13.433    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.433    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.168%)  route 0.145ns (43.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/Q
                         net (fo=3, routed)           0.145    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[21]
    SLICE_X58Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.120    -0.468    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.432%)  route 0.092ns (30.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.566    -0.598    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/Q
                         net (fo=2, routed)           0.092    -0.342    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause_n_0_][1]
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092    -0.493    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.807%)  route 0.141ns (43.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X47Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.317    sigma/udm/udm_controller/in45[5]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  sigma/udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg[5]
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.091    -0.470    sigma/udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y84         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[4]
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/Q
                         net (fo=5, routed)           0.119    -0.323    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[14]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.059    -0.529    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.569%)  route 0.132ns (41.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.287 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092    -0.496    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.562    -0.602    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y88         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.159    -0.302    sigma/udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  sigma/udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    sigma/udm/udm_controller/tr_length[13]
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y82         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  sigma/udm/uart_rx/clk_counter_reg[29]/Q
                         net (fo=4, routed)           0.129    -0.342    sigma/udm/uart_rx/clk_counter_reg_n_0_[29]
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.833    -0.840    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.013    -0.552    sigma/udm/uart_rx/bitperiod_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.674%)  route 0.102ns (29.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.102    -0.354    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.098    -0.256 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.863%)  route 0.159ns (46.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/Q
                         net (fo=3, routed)           0.159    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[30]
    SLICE_X58Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/C
                         clock pessimism              0.251    -0.592    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121    -0.471    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y22     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         14.286      12.052     RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X49Y88     sigma/gpio_bi_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y89     sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y88     sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X48Y88     sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X51Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y93     sigma/udm/udm_controller/RD_DATA_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X50Y93     sigma/udm/udm_controller/RD_DATA_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X51Y92     sigma/udm/udm_controller/RD_DATA_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X34Y84     sigma/csr_rdata_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X39Y81     sigma/udm/uart_tx/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X33Y87     sigma/csr_rdata_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X31Y87     sigma/csr_resp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.143       6.643      SLICE_X41Y79     sigma/udm/uart_tx/clk_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 4.258ns (31.961%)  route 9.064ns (68.039%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 13.508 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.804    12.998    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.126    13.508    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.287    13.795    
                         clock uncertainty           -0.132    13.664    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.314    13.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.306ns  (logic 4.258ns (32.002%)  route 9.048ns (67.998%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.787    12.981    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/sigma_tile/riscv/clk_out1
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.373    13.372    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk rise@14.286ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 3.806ns (28.528%)  route 9.535ns (71.472%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         1.459     4.178    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.097     4.275 r  sigma/sigma_tile/riscv/mult_result_w_i_250/O
                         net (fo=1, routed)           0.000     4.275    sigma/sigma_tile/riscv/mult_result_w_i_250_n_0
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     4.442 r  sigma/sigma_tile/riscv/mult_result_w_i_196/O
                         net (fo=1, routed)           0.000     4.442    sigma/sigma_tile/riscv/mult_result_w_i_196_n_0
    SLICE_X39Y123        MUXF8 (Prop_muxf8_I1_O)      0.072     4.514 r  sigma/sigma_tile/riscv/mult_result_w_i_133/O
                         net (fo=1, routed)           0.505     5.019    sigma/sigma_tile/riscv/mult_result_w_i_133_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.239     5.258 r  sigma/sigma_tile/riscv/mult_result_w_i_97/O
                         net (fo=1, routed)           0.733     5.991    sigma/sigma_tile/riscv/mult_result_w_i_97_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.088 f  sigma/sigma_tile/riscv/mult_result_w_i_71/O
                         net (fo=16, routed)          0.579     6.667    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_182_n_0
    SLICE_X36Y103        LUT4 (Prop_lut4_I3_O)        0.111     6.778 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259/O
                         net (fo=1, routed)           0.712     7.490    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.239     7.729 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177/O
                         net (fo=3, routed)           0.666     8.395    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.097     8.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=2, routed)           0.573     9.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.162 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82/O
                         net (fo=1, routed)           0.597     9.759    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.097     9.856 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40/O
                         net (fo=2, routed)           0.311    10.167    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I0_O)        0.111    10.278 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8/O
                         net (fo=4, routed)           1.041    11.319    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I4_O)        0.245    11.564 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_18/O
                         net (fo=1, routed)           0.595    12.160    sigma/sigma_tile/riscv/xif\\.addr[29]
    SLICE_X35Y86         LUT5 (Prop_lut5_I1_O)        0.097    12.257 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=3, routed)           0.183    12.440    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.097    12.537 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.480    13.017    sigma/sigma_tile_n_8
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.314    13.431    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.168%)  route 0.145ns (43.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/Q
                         net (fo=3, routed)           0.145    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[21]
    SLICE_X58Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.120    -0.337    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.432%)  route 0.092ns (30.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.566    -0.598    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/Q
                         net (fo=2, routed)           0.092    -0.342    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause_n_0_][1]
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.132    -0.454    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092    -0.362    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.807%)  route 0.141ns (43.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X47Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.317    sigma/udm/udm_controller/in45[5]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  sigma/udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg[5]
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.091    -0.339    sigma/udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y84         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[4]
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/Q
                         net (fo=5, routed)           0.119    -0.323    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[14]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.059    -0.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.569%)  route 0.132ns (41.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.287 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092    -0.365    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.562    -0.602    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y88         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.159    -0.302    sigma/udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  sigma/udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    sigma/udm/udm_controller/tr_length[13]
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y82         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  sigma/udm/uart_rx/clk_counter_reg[29]/Q
                         net (fo=4, routed)           0.129    -0.342    sigma/udm/uart_rx/clk_counter_reg_n_0_[29]
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.833    -0.840    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.434    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.013    -0.421    sigma/udm/uart_rx/bitperiod_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.674%)  route 0.102ns (29.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.102    -0.354    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.098    -0.256 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.863%)  route 0.159ns (46.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/Q
                         net (fo=3, routed)           0.159    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[30]
    SLICE_X58Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.132    -0.461    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121    -0.340    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][27]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][11]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][8]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X46Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.373    13.289    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][jump_req_done][0]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][0]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][12]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 4.258ns (31.921%)  route 9.081ns (68.079%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 13.506 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.820    13.015    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.124    13.506    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]/C
                         clock pessimism              0.287    13.793    
                         clock uncertainty           -0.132    13.662    
    SLICE_X47Y100        FDRE (Setup_fdre_C_R)       -0.314    13.348    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][1]
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.322ns  (logic 4.258ns (31.961%)  route 9.064ns (68.039%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 13.508 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.804    12.998    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.126    13.508    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y100        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]/C
                         clock pessimism              0.287    13.795    
                         clock uncertainty           -0.132    13.664    
    SLICE_X43Y100        FDRE (Setup_fdre_C_R)       -0.314    13.350    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][21]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.306ns  (logic 4.258ns (32.002%)  route 9.048ns (67.998%))
  Logic Levels:           20  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         0.724     3.443    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.097     3.540 r  sigma/sigma_tile/riscv/mult_result_w_i_186/O
                         net (fo=11, routed)          1.261     4.801    sigma/sigma_tile/riscv/mult_result_w_i_186_n_0
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.097     4.898 f  sigma/sigma_tile/riscv/mult_result_w__1_i_147/O
                         net (fo=1, routed)           0.383     5.281    sigma/sigma_tile/riscv/mult_result_w__1_i_147_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I3_O)        0.097     5.378 f  sigma/sigma_tile/riscv/mult_result_w__1_i_71/O
                         net (fo=1, routed)           0.719     6.096    sigma/sigma_tile/riscv/mult_result_w__1_i_71_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I5_O)        0.097     6.193 r  sigma/sigma_tile/riscv/mult_result_w__1_i_50/O
                         net (fo=15, routed)          0.569     6.763    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_LOCAL[alu_op1_wide][1]
    SLICE_X35Y98         LUT3 (Prop_lut3_I2_O)        0.097     6.860 r  sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14/O
                         net (fo=1, routed)           0.000     6.860    sigma/sigma_tile/riscv/bus1_addr_buf[3]_i_14_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.272 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.272    sigma/sigma_tile/riscv/bus1_addr_buf_reg[3]_i_6_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.361 r  sigma/sigma_tile/riscv/ram_reg_0_i_69/CO[3]
                         net (fo=1, routed)           0.001     7.361    sigma/sigma_tile/riscv/ram_reg_0_i_69_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.450 r  sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.450    sigma/sigma_tile/riscv/bus1_addr_buf_reg[9]_i_27_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.539 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.539    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[15]_i_19_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.628 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.628    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_119_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.787 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148/O[0]
                         net (fo=1, routed)           0.317     8.105    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd_reg[31]_i_148_n_7
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.224     8.329 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102/O
                         net (fo=1, routed)           0.600     8.928    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_102_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.097     9.025 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45/O
                         net (fo=3, routed)           0.305     9.330    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_45_n_0
    SLICE_X32Y93         LUT2 (Prop_lut2_I0_O)        0.097     9.427 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4/O
                         net (fo=5, routed)           0.373     9.800    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[20]_i_4_n_0
    SLICE_X33Y93         LUT6 (Prop_lut6_I5_O)        0.097     9.897 f  sigma/sigma_tile/riscv/bus1_be_buf[2]_i_2/O
                         net (fo=6, routed)           0.326    10.223    sigma/udm/udm_controller/ram_reg_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.097    10.320 r  sigma/udm/udm_controller/ram_reg_0_i_42/O
                         net (fo=3, routed)           0.571    10.891    sigma/sigma_tile/ram/dmem_if\\.req
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.097    10.988 f  sigma/sigma_tile/ram/p1_wb_i_2/O
                         net (fo=11, routed)          0.596    11.584    sigma/sigma_tile/riscv/p1_wb_reg
    SLICE_X43Y93         LUT6 (Prop_lut6_I2_O)        0.097    11.681 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6/O
                         net (fo=3, routed)           0.416    12.097    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_6_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.097    12.194 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_instr_mem][resp_done][0]_i_1/O
                         net (fo=116, routed)         0.787    12.981    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/sigma_tile/riscv/clk_out1
    SLICE_X42Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.373    13.372    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_instr_mem][rdata][25]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_sys_clk_1 rise@14.286ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        13.341ns  (logic 3.806ns (28.528%)  route 9.535ns (71.472%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 13.529 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.292    -0.325    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y17         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.846     1.521 r  sigma/sigma_tile/ram/ram_dual/ram_reg_4/DOBDO[0]
                         net (fo=2, routed)           1.100     2.622    sigma/sigma_tile/riscv/dat0_o[16]
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.097     2.719 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11/O
                         net (fo=244, routed)         1.459     4.178    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MIRQEN[0]_i_11_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I2_O)        0.097     4.275 r  sigma/sigma_tile/riscv/mult_result_w_i_250/O
                         net (fo=1, routed)           0.000     4.275    sigma/sigma_tile/riscv/mult_result_w_i_250_n_0
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     4.442 r  sigma/sigma_tile/riscv/mult_result_w_i_196/O
                         net (fo=1, routed)           0.000     4.442    sigma/sigma_tile/riscv/mult_result_w_i_196_n_0
    SLICE_X39Y123        MUXF8 (Prop_muxf8_I1_O)      0.072     4.514 r  sigma/sigma_tile/riscv/mult_result_w_i_133/O
                         net (fo=1, routed)           0.505     5.019    sigma/sigma_tile/riscv/mult_result_w_i_133_n_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I5_O)        0.239     5.258 r  sigma/sigma_tile/riscv/mult_result_w_i_97/O
                         net (fo=1, routed)           0.733     5.991    sigma/sigma_tile/riscv/mult_result_w_i_97_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.097     6.088 f  sigma/sigma_tile/riscv/mult_result_w_i_71/O
                         net (fo=16, routed)          0.579     6.667    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_182_n_0
    SLICE_X36Y103        LUT4 (Prop_lut4_I3_O)        0.111     6.778 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259/O
                         net (fo=1, routed)           0.712     7.490    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_259_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.239     7.729 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177/O
                         net (fo=3, routed)           0.666     8.395    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_177_n_0
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.097     8.492 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11/O
                         net (fo=2, routed)           0.573     9.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[30]_i_11_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I3_O)        0.097     9.162 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82/O
                         net (fo=1, routed)           0.597     9.759    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_82_n_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.097     9.856 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40/O
                         net (fo=2, routed)           0.311    10.167    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_40_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I0_O)        0.111    10.278 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8/O
                         net (fo=4, routed)           1.041    11.319    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[29]_i_8_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I4_O)        0.245    11.564 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_18/O
                         net (fo=1, routed)           0.595    12.160    sigma/sigma_tile/riscv/xif\\.addr[29]
    SLICE_X35Y86         LUT5 (Prop_lut5_I1_O)        0.097    12.257 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=3, routed)           0.183    12.440    sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5_n_0
    SLICE_X35Y86         LUT6 (Prop_lut6_I4_O)        0.097    12.537 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.480    13.017    sigma/sigma_tile_n_8
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    14.286    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    15.549 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    16.465    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    11.075 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    12.310    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.382 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        1.147    13.529    sigma/clk_out1
    SLICE_X35Y86         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348    13.876    
                         clock uncertainty           -0.132    13.745    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.314    13.431    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                         -13.017    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.168%)  route 0.145ns (43.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[21]/Q
                         net (fo=3, routed)           0.145    -0.318    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[21]
    SLICE_X58Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.273 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[21]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y106        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.120    -0.337    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.432%)  route 0.092ns (30.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.566    -0.598    sigma/sigma_tile/riscv/clk_out1
    SLICE_X50Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][1]/Q
                         net (fo=2, routed)           0.092    -0.342    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause_n_0_][1]
    SLICE_X51Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.836    -0.837    sigma/sigma_tile/riscv/clk_out1
    SLICE_X51Y98         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.132    -0.454    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092    -0.362    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_CSR_MCAUSE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.807%)  route 0.141ns (43.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X47Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/RD_DATA_reg_reg[13]/Q
                         net (fo=1, routed)           0.141    -0.317    sigma/udm/udm_controller/in45[5]
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  sigma/udm/udm_controller/RD_DATA_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    sigma/udm/udm_controller/RD_DATA_reg[5]
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.132    -0.430    
    SLICE_X45Y91         FDRE (Hold_fdre_C_D)         0.091    -0.339    sigma/udm/udm_controller/RD_DATA_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.874%)  route 0.147ns (44.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X45Y84         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.312    sigma/udm/uart_tx/tx_dout_bo_0[4]
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.267 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    sigma/udm/uart_tx/databuf[4]
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/uart_tx/clk_out1
    SLICE_X42Y82         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.041%)  route 0.119ns (41.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[15]/Q
                         net (fo=5, routed)           0.119    -0.323    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[14]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.059    -0.398    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.569%)  route 0.132ns (41.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X61Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.132    -0.332    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.045    -0.287 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y103        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092    -0.365    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.562    -0.602    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y88         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sigma/udm/udm_controller/tr_length_reg[21]/Q
                         net (fo=4, routed)           0.159    -0.302    sigma/udm/udm_controller/tr_length_reg_n_0_[21]
    SLICE_X54Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.257 r  sigma/udm/udm_controller/tr_length[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    sigma/udm/udm_controller/tr_length[13]
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X54Y87         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[13]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/udm/udm_controller/tr_length_reg[13]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/clk_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/udm/uart_rx/bitperiod_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.740%)  route 0.129ns (50.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.565    -0.599    sigma/udm/uart_rx/clk_out1
    SLICE_X32Y82         FDRE                                         r  sigma/udm/uart_rx/clk_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  sigma/udm/uart_rx/clk_counter_reg[29]/Q
                         net (fo=4, routed)           0.129    -0.342    sigma/udm/uart_rx/clk_counter_reg_n_0_[29]
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.833    -0.840    sigma/udm/uart_rx/clk_out1
    SLICE_X35Y82         FDRE                                         r  sigma/udm/uart_rx/bitperiod_o_reg[26]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.132    -0.434    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.013    -0.421    sigma/udm/uart_rx/bitperiod_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.674%)  route 0.102ns (29.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.560    -0.604    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X60Y105        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[9]/Q
                         net (fo=3, routed)           0.102    -0.354    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[9]
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.098    -0.256 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[9]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.831    -0.842    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y104        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.132    -0.457    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.121    -0.336    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.863%)  route 0.159ns (46.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X59Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[30]/Q
                         net (fo=3, routed)           0.159    -0.305    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[30]
    SLICE_X58Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.260 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[30]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2157, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X58Y107        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]/C
                         clock pessimism              0.251    -0.592    
                         clock uncertainty            0.132    -0.461    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121    -0.340    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.080    





