Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jul  1 20:09:43 2024
| Host         : LAPTOP-U64NKUOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DSP_PROCESSOR_timing_summary_routed.rpt -pb DSP_PROCESSOR_timing_summary_routed.pb -rpx DSP_PROCESSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP_PROCESSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/rx_data_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_check
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 4.296ns (39.377%)  route 6.613ns (60.623%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE                         0.000     0.000 r  u1/rx_data_buffer_reg[1]/C
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u1/rx_data_buffer_reg[1]/Q
                         net (fo=1, routed)           0.796     1.314    u1/rx_data[1]
    SLICE_X14Y144        LUT4 (Prop_lut4_I3_O)        0.124     1.438 f  u1/uart_check_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.798     2.236    u1/uart_check_OBUF_inst_i_2_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I1_O)        0.124     2.360 r  u1/uart_check_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.019     7.379    uart_check_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.909 r  uart_check_OBUF_inst/O
                         net (fo=0)                   0.000    10.909    uart_check
    H5                                                                r  uart_check (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.048ns  (logic 1.723ns (34.126%)  route 3.326ns (65.874%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           1.262     4.924    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  u1/clock_count[8]_i_2/O
                         net (fo=1, routed)           0.000     5.048    u1/clock_count[8]_i_2_n_0
    SLICE_X12Y146        FDRE                                         r  u1/clock_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 1.723ns (37.174%)  route 2.912ns (62.826%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           0.848     4.510    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.634 r  u1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     4.634    u1/clock_count[4]_i_1_n_0
    SLICE_X12Y146        FDRE                                         r  u1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.476ns  (logic 1.723ns (38.488%)  route 2.753ns (61.512%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           0.690     4.352    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X12Y147        LUT6 (Prop_lut6_I0_O)        0.124     4.476 r  u1/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.476    u1/clock_count[1]_i_1_n_0
    SLICE_X12Y147        FDRE                                         r  u1/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.472ns  (logic 1.723ns (38.522%)  route 2.749ns (61.478%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           0.686     4.348    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.472 r  u1/clock_count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.472    u1/clock_count[6]_i_1_n_0
    SLICE_X12Y146        FDRE                                         r  u1/clock_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.465ns  (logic 1.723ns (38.583%)  route 2.742ns (61.417%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           0.679     4.341    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X12Y147        LUT6 (Prop_lut6_I0_O)        0.124     4.465 r  u1/clock_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.465    u1/clock_count[2]_i_1_n_0
    SLICE_X12Y147        FDRE                                         r  u1/clock_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.301ns  (logic 1.723ns (40.060%)  route 2.578ns (59.940%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.063     3.538    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.662 r  u1/FSM_onehot_uart_rx_state[0]_i_2/O
                         net (fo=6, routed)           0.514     4.177    u1/FSM_onehot_uart_rx_state[0]_i_2_n_0
    SLICE_X14Y146        LUT4 (Prop_lut4_I3_O)        0.124     4.301 r  u1/FSM_onehot_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.301    u1/FSM_onehot_uart_rx_state[0]_i_1_n_0
    SLICE_X14Y146        FDRE                                         r  u1/FSM_onehot_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.282ns  (logic 1.599ns (37.340%)  route 2.683ns (62.660%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.082     3.557    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.681 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.601     4.282    u1/clock_count[9]_i_1_n_0
    SLICE_X14Y147        FDSE                                         r  u1/clock_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.242ns  (logic 1.599ns (37.694%)  route 2.643ns (62.306%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.082     3.557    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.681 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.560     4.242    u1/clock_count[9]_i_1_n_0
    SLICE_X13Y147        FDSE                                         r  u1/clock_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_serial
                            (input port)
  Destination:            u1/clock_count_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.225ns  (logic 1.599ns (37.838%)  route 2.627ns (62.162%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  rx_serial (IN)
                         net (fo=0)                   0.000     0.000    rx_serial
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rx_serial_IBUF_inst/O
                         net (fo=14, routed)          2.082     3.557    u1/rx_serial_IBUF
    SLICE_X14Y146        LUT6 (Prop_lut6_I0_O)        0.124     3.681 r  u1/clock_count[9]_i_1/O
                         net (fo=5, routed)           0.544     4.225    u1/clock_count[9]_i_1_n_0
    SLICE_X13Y146        FDSE                                         r  u1/clock_count_reg[0]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (63.992%)  route 0.118ns (36.008%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[3]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/FSM_onehot_uart_rx_state_reg[3]/Q
                         net (fo=11, routed)          0.118     0.282    u1/FSM_onehot_uart_rx_state_reg_n_0_[3]
    SLICE_X15Y145        LUT2 (Prop_lut2_I0_O)        0.045     0.327 r  u1/FSM_onehot_uart_rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    u1/FSM_onehot_uart_rx_state[4]_i_1_n_0
    SLICE_X15Y145        FDRE                                         r  u1/FSM_onehot_uart_rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/rx_done_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.212ns (64.320%)  route 0.118ns (35.680%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[3]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/FSM_onehot_uart_rx_state_reg[3]/Q
                         net (fo=11, routed)          0.118     0.282    u1/FSM_onehot_uart_rx_state_reg_n_0_[3]
    SLICE_X15Y145        LUT5 (Prop_lut5_I3_O)        0.048     0.330 r  u1/rx_done_flag_i_1/O
                         net (fo=1, routed)           0.000     0.330    u1/rx_done_flag_i_1_n_0
    SLICE_X15Y145        FDRE                                         r  u1/rx_done_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u1/clock_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y146        FDSE                         0.000     0.000 r  u1/clock_count_reg[0]/C
    SLICE_X13Y146        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  u1/clock_count_reg[0]/Q
                         net (fo=9, routed)           0.179     0.320    u1/clock_count_reg_n_0_[0]
    SLICE_X13Y146        LUT5 (Prop_lut5_I4_O)        0.042     0.362 r  u1/clock_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u1/clock_count[0]_i_1_n_0
    SLICE_X13Y146        FDSE                                         r  u1/clock_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE                         0.000     0.000 r  u1/clock_count_reg[8]/C
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/clock_count_reg[8]/Q
                         net (fo=5, routed)           0.160     0.324    u1/clock_count_reg_n_0_[8]
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.369 r  u1/clock_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.369    u1/clock_count[8]_i_2_n_0
    SLICE_X12Y146        FDRE                                         r  u1/clock_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.284%)  route 0.162ns (43.716%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE                         0.000     0.000 r  u1/clock_count_reg[1]/C
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/clock_count_reg[1]/Q
                         net (fo=8, routed)           0.162     0.326    u1/clock_count_reg_n_0_[1]
    SLICE_X12Y147        LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  u1/clock_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u1/clock_count[1]_i_1_n_0
    SLICE_X12Y147        FDRE                                         r  u1/clock_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.208ns (54.817%)  route 0.171ns (45.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/bit_index_reg[1]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/bit_index_reg[1]/Q
                         net (fo=12, routed)          0.171     0.335    u1/bit_index_reg_n_0_[1]
    SLICE_X14Y145        LUT5 (Prop_lut5_I3_O)        0.044     0.379 r  u1/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    u1/bit_index[2]_i_1_n_0
    SLICE_X14Y145        FDRE                                         r  u1/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/bit_index_reg[1]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/bit_index_reg[1]/Q
                         net (fo=12, routed)          0.171     0.335    u1/bit_index_reg_n_0_[1]
    SLICE_X14Y145        LUT4 (Prop_lut4_I0_O)        0.045     0.380 r  u1/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    u1/bit_index[1]_i_1_n_0
    SLICE_X14Y145        FDRE                                         r  u1/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/clock_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        FDRE                         0.000     0.000 r  u1/clock_count_reg[4]/C
    SLICE_X12Y146        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/clock_count_reg[4]/Q
                         net (fo=7, routed)           0.187     0.351    u1/clock_count_reg_n_0_[4]
    SLICE_X12Y146        LUT6 (Prop_lut6_I4_O)        0.045     0.396 r  u1/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.396    u1/clock_count[4]_i_1_n_0
    SLICE_X12Y146        FDRE                                         r  u1/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/clock_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.209ns (52.222%)  route 0.191ns (47.778%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[2]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/FSM_onehot_uart_rx_state_reg[2]/Q
                         net (fo=11, routed)          0.191     0.355    u1/FSM_onehot_uart_rx_state_reg_n_0_[2]
    SLICE_X13Y146        LUT5 (Prop_lut5_I1_O)        0.045     0.400 r  u1/clock_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.400    u1/clock_count[9]_i_2_n_0
    SLICE_X13Y146        FDSE                                         r  u1/clock_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y145        FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[3]/C
    SLICE_X14Y145        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u1/FSM_onehot_uart_rx_state_reg[3]/Q
                         net (fo=11, routed)          0.199     0.363    u1/FSM_onehot_uart_rx_state_reg_n_0_[3]
    SLICE_X14Y145        LUT6 (Prop_lut6_I0_O)        0.045     0.408 r  u1/FSM_onehot_uart_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.408    u1/FSM_onehot_uart_rx_state[3]_i_1_n_0
    SLICE_X14Y145        FDRE                                         r  u1/FSM_onehot_uart_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





