
---------- Begin Simulation Statistics ----------
final_tick                               296036835779                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674132                       # Number of bytes of host memory used
host_op_rate                                   231237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   796.67                       # Real time elapsed on the host
host_tick_rate                              371594007                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.296037                       # Number of seconds simulated
sim_ticks                                296036835779                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.438333                       # CPI: cycles per instruction
system.cpu.discardedOps                          4421                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       226098928                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225310                       # IPC: instructions per cycle
system.cpu.numCycles                        443833337                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       217734409                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1307975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2624256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1316061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2632504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            210                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658323                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650051                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1466                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650193                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648787                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986798                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2729                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              179                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749421                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749473                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749473                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631238                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 330216913944                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 330216913944                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 330216913944                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 330216913944                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 125499.593133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 125499.593133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 125498.686909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 125498.686909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315662                       # number of writebacks
system.cpu.dcache.writebacks::total           1315662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316085                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316085                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 160336490848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 160336490848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 160337530701                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160337530701                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121829.203517                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121829.203517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121829.160503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121829.160503                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21188589                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21188589                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 99946.174528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 99946.174528                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18993492                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18993492                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 99965.747368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99965.747368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631007                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 330195725355                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 330195725355                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125501.652164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125501.652164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 160317497356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 160317497356                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121832.360369                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121832.360369                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.267606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.267606                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1039853                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1039853                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.126761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.126761                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115539.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115539.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.917929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316085                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635359                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            229448                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.917929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999679                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174077643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174077643                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071323                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086537                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169216                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32004602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32004602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32004602                       # number of overall hits
system.cpu.icache.overall_hits::total        32004602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          358                       # number of overall misses
system.cpu.icache.overall_misses::total           358                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32785051                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32785051                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32785051                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32785051                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32004960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32004960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32004960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32004960                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91578.354749                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91578.354749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91578.354749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91578.354749                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          232                       # number of writebacks
system.cpu.icache.writebacks::total               232                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32307479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32307479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32307479                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32307479                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90244.354749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90244.354749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90244.354749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90244.354749                       # average overall mshr miss latency
system.cpu.icache.replacements                    232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32004602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32004602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32785051                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32785051                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32004960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32004960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91578.354749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91578.354749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32307479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32307479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90244.354749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90244.354749                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           124.300522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32004960                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          89399.329609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            109388                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   124.300522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64010278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64010278                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 296036835779                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   87                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   53                       # number of demand (read+write) hits
system.l2.demand_hits::total                      140                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  87                       # number of overall hits
system.l2.overall_hits::.cpu.data                  53                       # number of overall hits
system.l2.overall_hits::total                     140                       # number of overall hits
system.l2.demand_misses::.cpu.inst                271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316032                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316303                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               271                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316032                       # number of overall misses
system.l2.overall_misses::total               1316303                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30004328                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 157703080134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     157733084462                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30004328                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 157703080134                       # number of overall miss cycles
system.l2.overall_miss_latency::total    157733084462                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316085                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316443                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316085                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316443                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.756983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999894                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.756983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999894                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110717.077491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119832.253421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119830.376792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 110717.077491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119832.253421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119830.376792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1307703                       # number of writebacks
system.l2.writebacks::total                   1307703                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26217024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 139619290680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139645507704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26217024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 139619290680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 139645507704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97100.088889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 106091.831739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106089.987339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97100.088889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 106091.831739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106089.987339                       # average overall mshr miss latency
system.l2.replacements                        1308173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315662                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              220                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          220                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 157684237384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  157684237384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119832.231317                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119832.231317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 139603263230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139603263230                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 106091.584102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106091.584102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30004328                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30004328                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.756983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110717.077491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110717.077491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26217024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26217024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97100.088889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97100.088889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18842750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18842750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.788945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.788945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120017.515924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120017.515924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16027450                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16027450                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.743719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.743719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108293.581081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108293.581081                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8075.215964                       # Cycle average of tags in use
system.l2.tags.total_refs                     2632436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316365                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999777                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     95000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.411034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.638767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8071.166163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22375933                       # Number of tag accesses
system.l2.tags.data_accesses                 22375933                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5230812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000278761370                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7747684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4954020                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316293                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1307703                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265172                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5230812                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265172                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5230812                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 161264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 166765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 280132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 284134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 284395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 287748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 287752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 287751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 287751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 284401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 284392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 171022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 167033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       284383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.514370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.281699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.872805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       284381    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.393488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.370080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.972526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              477      0.17%      0.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              227      0.08%      0.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           233846     82.23%     82.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1889      0.66%     83.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            42806     15.05%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1739      0.61%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.00%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3377      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336971008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334771968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1138.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1130.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  296036783753                       # Total gap between requests
system.mem_ctrls.avgGap                     112819.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        69120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336901888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334770240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 233484.457493661612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1138040430.385855674744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1130839812.954613685608                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1080                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264092                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5230812                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47762712                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 283839351598                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7002228636441                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     44224.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53919.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1338650.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        69120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336901888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336971008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        69120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334771968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334771968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1307703                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1307703                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       233484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1138040430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1138273915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       233484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       233484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1130845650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1130845650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1130845650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       233484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1138040430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2269119565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5230785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       326964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       326996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       326948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       326940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       326904                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            185165139310                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       283887114310                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35167.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53917.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4763229                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4658269                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1074457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   625.190600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   456.712049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   400.110953                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9424      0.88%      0.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       230838     21.48%     22.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       230129     21.42%     43.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        18337      1.71%     45.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20745      1.93%     47.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          501      0.05%     47.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        60948      5.67%     53.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20740      1.93%     55.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       482795     44.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1074457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336971008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334770240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1138.273915                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1130.839813                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3836500500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2039140785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799734240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13654888380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 23368612800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  69907490970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  54808679040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  186415046715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   629.702200                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 138975962700                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9885200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 147175673079                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3835136760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2038423530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793593840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13649778000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 23368612800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  69922825110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  54795766080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  186404136120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   629.665344                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 138943006279                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9885200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 147208629500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1307703                       # Transaction distribution
system.membus.trans_dist::CleanEvict              260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315875                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           418                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3940549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3940549                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    671742976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               671742976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316293                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         24360073479                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22766506985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2623365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315886                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          948                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947999                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948947                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       151040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673727232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673878272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1308173                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334771968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2624616                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010104                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2624348     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    268      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2624616                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 296036835779                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8777490552                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2149740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7900464249                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
