{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550280045651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550280045660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:20:45 2019 " "Processing started: Fri Feb 15 17:20:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550280045660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550280045660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDCounter -c BCDCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDCounter -c BCDCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550280045660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550280046817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550280046817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCounter-a " "Found design unit 1: BCDCounter-a" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550280060369 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCounter " "Found entity 1: BCDCounter" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550280060369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550280060369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDCounter " "Elaborating entity \"BCDCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550280060440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY3 BCDCounter.vhd(65) " "VHDL Process Statement warning at BCDCounter.vhd(65): signal \"KEY3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060450 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(66) " "VHDL Process Statement warning at BCDCounter.vhd(66): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(67) " "VHDL Process Statement warning at BCDCounter.vhd(67): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY2 BCDCounter.vhd(69) " "VHDL Process Statement warning at BCDCounter.vhd(69): signal \"KEY2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(70) " "VHDL Process Statement warning at BCDCounter.vhd(70): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(71) " "VHDL Process Statement warning at BCDCounter.vhd(71): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY1 BCDCounter.vhd(73) " "VHDL Process Statement warning at BCDCounter.vhd(73): signal \"KEY1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(74) " "VHDL Process Statement warning at BCDCounter.vhd(74): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TIMESET BCDCounter.vhd(75) " "VHDL Process Statement warning at BCDCounter.vhd(75): signal \"TIMESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1550280060451 "|BCDCounter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[0\] HighDigit_S\[0\]~_emulated HighDigit_S\[0\]~1 " "Register \"HighDigit_S\[0\]\" is converted into an equivalent circuit using register \"HighDigit_S\[0\]~_emulated\" and latch \"HighDigit_S\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[1\] HighDigit_S\[1\]~_emulated HighDigit_S\[1\]~5 " "Register \"HighDigit_S\[1\]\" is converted into an equivalent circuit using register \"HighDigit_S\[1\]~_emulated\" and latch \"HighDigit_S\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[2\] HighDigit_S\[2\]~_emulated HighDigit_S\[2\]~9 " "Register \"HighDigit_S\[2\]\" is converted into an equivalent circuit using register \"HighDigit_S\[2\]~_emulated\" and latch \"HighDigit_S\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_S\[3\] HighDigit_S\[3\]~_emulated HighDigit_S\[3\]~13 " "Register \"HighDigit_S\[3\]\" is converted into an equivalent circuit using register \"HighDigit_S\[3\]~_emulated\" and latch \"HighDigit_S\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[0\] LowDigit_S\[0\]~_emulated LowDigit_S\[0\]~1 " "Register \"LowDigit_S\[0\]\" is converted into an equivalent circuit using register \"LowDigit_S\[0\]~_emulated\" and latch \"LowDigit_S\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_S[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[1\] LowDigit_S\[1\]~_emulated LowDigit_S\[1\]~5 " "Register \"LowDigit_S\[1\]\" is converted into an equivalent circuit using register \"LowDigit_S\[1\]~_emulated\" and latch \"LowDigit_S\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_S[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[2\] LowDigit_S\[2\]~_emulated LowDigit_S\[2\]~9 " "Register \"LowDigit_S\[2\]\" is converted into an equivalent circuit using register \"LowDigit_S\[2\]~_emulated\" and latch \"LowDigit_S\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_S[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_S\[3\] LowDigit_S\[3\]~_emulated LowDigit_S\[3\]~13 " "Register \"LowDigit_S\[3\]\" is converted into an equivalent circuit using register \"LowDigit_S\[3\]~_emulated\" and latch \"LowDigit_S\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_S[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[0\] HighDigit_M\[0\]~_emulated HighDigit_M\[0\]~1 " "Register \"HighDigit_M\[0\]\" is converted into an equivalent circuit using register \"HighDigit_M\[0\]~_emulated\" and latch \"HighDigit_M\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[1\] HighDigit_M\[1\]~_emulated HighDigit_M\[1\]~5 " "Register \"HighDigit_M\[1\]\" is converted into an equivalent circuit using register \"HighDigit_M\[1\]~_emulated\" and latch \"HighDigit_M\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[2\] HighDigit_M\[2\]~_emulated HighDigit_M\[2\]~9 " "Register \"HighDigit_M\[2\]\" is converted into an equivalent circuit using register \"HighDigit_M\[2\]~_emulated\" and latch \"HighDigit_M\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_M\[3\] HighDigit_M\[3\]~_emulated HighDigit_M\[3\]~13 " "Register \"HighDigit_M\[3\]\" is converted into an equivalent circuit using register \"HighDigit_M\[3\]~_emulated\" and latch \"HighDigit_M\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[0\] LowDigit_M\[0\]~_emulated LowDigit_M\[0\]~1 " "Register \"LowDigit_M\[0\]\" is converted into an equivalent circuit using register \"LowDigit_M\[0\]~_emulated\" and latch \"LowDigit_M\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[1\] LowDigit_M\[1\]~_emulated LowDigit_M\[1\]~5 " "Register \"LowDigit_M\[1\]\" is converted into an equivalent circuit using register \"LowDigit_M\[1\]~_emulated\" and latch \"LowDigit_M\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[2\] LowDigit_M\[2\]~_emulated LowDigit_M\[2\]~9 " "Register \"LowDigit_M\[2\]\" is converted into an equivalent circuit using register \"LowDigit_M\[2\]~_emulated\" and latch \"LowDigit_M\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_M[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_M\[3\] LowDigit_M\[3\]~_emulated LowDigit_M\[3\]~13 " "Register \"LowDigit_M\[3\]\" is converted into an equivalent circuit using register \"LowDigit_M\[3\]~_emulated\" and latch \"LowDigit_M\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_M[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[0\] HighDigit_H\[0\]~_emulated HighDigit_H\[0\]~1 " "Register \"HighDigit_H\[0\]\" is converted into an equivalent circuit using register \"HighDigit_H\[0\]~_emulated\" and latch \"HighDigit_H\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[1\] HighDigit_H\[1\]~_emulated HighDigit_H\[1\]~5 " "Register \"HighDigit_H\[1\]\" is converted into an equivalent circuit using register \"HighDigit_H\[1\]~_emulated\" and latch \"HighDigit_H\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[2\] HighDigit_H\[2\]~_emulated HighDigit_H\[2\]~9 " "Register \"HighDigit_H\[2\]\" is converted into an equivalent circuit using register \"HighDigit_H\[2\]~_emulated\" and latch \"HighDigit_H\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HighDigit_H\[3\] HighDigit_H\[3\]~_emulated HighDigit_H\[3\]~13 " "Register \"HighDigit_H\[3\]\" is converted into an equivalent circuit using register \"HighDigit_H\[3\]~_emulated\" and latch \"HighDigit_H\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|HighDigit_H[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[0\] LowDigit_H\[0\]~_emulated LowDigit_H\[0\]~1 " "Register \"LowDigit_H\[0\]\" is converted into an equivalent circuit using register \"LowDigit_H\[0\]~_emulated\" and latch \"LowDigit_H\[0\]~1\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_H[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[1\] LowDigit_H\[1\]~_emulated LowDigit_H\[1\]~5 " "Register \"LowDigit_H\[1\]\" is converted into an equivalent circuit using register \"LowDigit_H\[1\]~_emulated\" and latch \"LowDigit_H\[1\]~5\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_H[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[2\] LowDigit_H\[2\]~_emulated LowDigit_H\[2\]~9 " "Register \"LowDigit_H\[2\]\" is converted into an equivalent circuit using register \"LowDigit_H\[2\]~_emulated\" and latch \"LowDigit_H\[2\]~9\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_H[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LowDigit_H\[3\] LowDigit_H\[3\]~_emulated LowDigit_H\[3\]~13 " "Register \"LowDigit_H\[3\]\" is converted into an equivalent circuit using register \"LowDigit_H\[3\]~_emulated\" and latch \"LowDigit_H\[3\]~13\"" {  } { { "BCDCounter.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 3/BCDCounter.vhd" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1550280061151 "|BCDCounter|LowDigit_H[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1550280061151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550280061307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550280061894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550280061894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550280062013 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550280062013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550280062013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550280062013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550280062031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:21:02 2019 " "Processing ended: Fri Feb 15 17:21:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550280062031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550280062031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550280062031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550280062031 ""}
