module pipo(q,clk,rst,p);
input [3:0]p,clk,rst;
output reg[3:0]q;
always@(posedge clk or posedge rst)
if(rst)
q<=4'b0000;
else 
begin
q<=p;
end
endmodule
