Version 3.2 HI-TECH Software Intermediate Code
"532 picuno.h
[s S848 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S848 . bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 ]
"530
[u S847 `S848 1 `uc 1 ]
[n S847 . Bit Byte ]
"548
[s S850 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S850 . hold press idle stateChange reserved ]
"546
[u S849 `S850 1 ]
[n S849 . s ]
"16896 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f45k22.h
[s S818 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S818 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"16906
[s S819 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S819 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"16916
[s S820 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S820 . . GIEL GIEH ]
"16895
[u S817 `S818 1 `S819 1 `S820 1 ]
[n S817 . . . . ]
"16922
[v _INTCONbits `VS817 ~T0 @X0 0 e@4082 ]
"16190
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"16170
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"18768
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"11252
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"19538
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"19540
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"11179
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"18742
[v _RC2IF `Vb ~T0 @X0 0 e@32037 ]
"5126
[v _RCREG2 `Vuc ~T0 @X0 0 e@3956 ]
"19494
[v _TX2IE `Vb ~T0 @X0 0 e@32028 ]
"19496
[v _TX2IF `Vb ~T0 @X0 0 e@32036 ]
"5088
[v _TXREG2 `Vuc ~T0 @X0 0 e@3955 ]
"16010
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"15953
[v _OSCCON2 `Vuc ~T0 @X0 0 e@4050 ]
"9062
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"18680
[v _PLLRDY `Vb ~T0 @X0 0 e@32407 ]
"50
[v _ANSELA `Vuc ~T0 @X0 0 e@3896 ]
"95
[v _ANSELB `Vuc ~T0 @X0 0 e@3897 ]
"145
[v _ANSELC `Vuc ~T0 @X0 0 e@3898 ]
"196
[v _ANSELD `Vuc ~T0 @X0 0 e@3899 ]
"258
[v _ANSELE `Vuc ~T0 @X0 0 e@3900 ]
"692
[v _VREFCON0 `Vuc ~T0 @X0 0 e@3906 ]
"13507
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"13436
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"7558
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"7670
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"7782
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"7894
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"8006
[v _LATE `Vuc ~T0 @X0 0 e@3981 ]
"16093
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"19290
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"19288
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"19292
[v _TMR0IP `Vb ~T0 @X0 0 e@32650 ]
"18666
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"15798
[s S745 :1 `uc 1 ]
[n S745 . NOT_BOR ]
"15801
[s S746 :1 `uc 1 :1 `uc 1 ]
[n S746 . . NOT_POR ]
"15805
[s S747 :2 `uc 1 :1 `uc 1 ]
[n S747 . . NOT_PD ]
"15809
[s S748 :3 `uc 1 :1 `uc 1 ]
[n S748 . . NOT_TO ]
"15813
[s S749 :4 `uc 1 :1 `uc 1 ]
[n S749 . . NOT_RI ]
"15817
[s S750 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S750 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"15827
[s S751 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S751 . BOR POR PD TO RI ]
"15797
[u S744 `S745 1 `S746 1 `S747 1 `S748 1 `S749 1 `S750 1 `S751 1 ]
[n S744 . . . . . . . . ]
"15835
[v _RCONbits `VS744 ~T0 @X0 0 e@4048 ]
[p mainexit ]
"572 picuno.h
[v _setup `(v ~T0 @X0 0 ef ]
"573
[v _loop `(v ~T0 @X0 0 ef ]
"8069 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f45k22.h
[s S390 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S390 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"8079
[s S391 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S391 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"8068
[u S389 `S390 1 `S391 1 ]
[n S389 . . . ]
"8090
[v _TRISAbits `VS389 ~T0 @X0 0 e@3986 ]
"7564
[s S375 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S375 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"7574
[s S376 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S376 . LA0 LA1 LA2 LA3 LA4 LA5 LA6 LA7 ]
"7563
[u S374 `S375 1 `S376 1 ]
[n S374 . . . ]
"7585
[v _LATAbits `VS374 ~T0 @X0 0 e@3977 ]
"8291
[s S396 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"8301
[s S397 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S397 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"8290
[u S395 `S396 1 `S397 1 ]
[n S395 . . . ]
"8312
[v _TRISBbits `VS395 ~T0 @X0 0 e@3987 ]
"7676
[s S378 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S378 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"7686
[s S379 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S379 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"7675
[u S377 `S378 1 `S379 1 ]
[n S377 . . . ]
"7697
[v _LATBbits `VS377 ~T0 @X0 0 e@3978 ]
"8513
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"8523
[s S403 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S403 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"8512
[u S401 `S402 1 `S403 1 ]
[n S401 . . . ]
"8534
[v _TRISCbits `VS401 ~T0 @X0 0 e@3988 ]
"7788
[s S381 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S381 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"7798
[s S382 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S382 . LC0 LC1 LC2 LC3 LC4 LC5 LC6 LC7 ]
"7787
[u S380 `S381 1 `S382 1 ]
[n S380 . . . ]
"7809
[v _LATCbits `VS380 ~T0 @X0 0 e@3979 ]
"8735
[s S408 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S408 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"8745
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"8734
[u S407 `S408 1 `S409 1 ]
[n S407 . . . ]
"8756
[v _TRISDbits `VS407 ~T0 @X0 0 e@3989 ]
"7900
[s S384 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S384 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"7910
[s S385 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S385 . LD0 LD1 LD2 LD3 LD4 LD5 LD6 LD7 ]
"7899
[u S383 `S384 1 `S385 1 ]
[n S383 . . . ]
"7921
[v _LATDbits `VS383 ~T0 @X0 0 e@3980 ]
"8957
[s S414 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S414 . TRISE0 TRISE1 TRISE2 . WPUE3 ]
"8964
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . RE0 RE1 RE2 ]
"8956
[u S413 `S414 1 `S415 1 ]
[n S413 . . . ]
"8970
[v _TRISEbits `VS413 ~T0 @X0 0 e@3990 ]
"8012
[s S387 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S387 . LATE0 LATE1 LATE2 ]
"8017
[s S388 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S388 . LE0 LE1 LE2 ]
"8011
[u S386 `S387 1 `S388 1 ]
[n S386 . . . ]
"8023
[v _LATEbits `VS386 ~T0 @X0 0 e@3981 ]
"6284
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"6294
[s S328 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S328 . AN0 AN1 AN2 AN3 . AN4 ]
"6302
[s S329 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S329 . C12IN0M C12IN1M C2INP C1INP C1OUT C2OUT ]
"6310
[s S330 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S330 . C12IN0N C12IN1N VREFM VREFP T0CKI SS ]
"6318
[s S331 :5 `uc 1 :1 `uc 1 ]
[n S331 . . NOT_SS ]
"6322
[s S332 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S332 . . VREFN . SRQ nSS ]
"6329
[s S333 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S333 . . CVREF . LVDIN ]
"6335
[s S334 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S334 . . DACOUT . HLVDIN ]
"6341
[s S335 :5 `uc 1 :1 `uc 1 ]
[n S335 . . SS1 ]
"6345
[s S336 :5 `uc 1 :1 `uc 1 ]
[n S336 . . NOT_SS1 ]
"6349
[s S337 :5 `uc 1 :1 `uc 1 ]
[n S337 . . nSS1 ]
"6353
[s S338 :5 `uc 1 :1 `uc 1 ]
[n S338 . . SRNQ ]
"6357
[s S339 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S339 . ULPWUIN . RJPU ]
"6283
[u S326 `S327 1 `S328 1 `S329 1 `S330 1 `S331 1 `S332 1 `S333 1 `S334 1 `S335 1 `S336 1 `S337 1 `S338 1 `S339 1 ]
[n S326 . . . . . . . . . . . . . . ]
"6363
[v _PORTAbits `VS326 ~T0 @X0 0 e@3968 ]
"6569
[s S341 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S341 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"6579
[s S342 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S342 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"6589
[s S343 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S343 . AN12 AN10 AN8 AN9 AN11 AN13 PGC PGD ]
"6599
[s S344 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S344 . FLT0 C12IN3M . C12IN2M T5G T1G ]
"6607
[s S345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S345 . SRI C12IN3N . C12IN2N . CCP3 ]
"6615
[s S346 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S346 . . CTED1 CTED2 . T3CKI ]
"6622
[s S347 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . . P2A . P3A ]
"6628
[s S348 :3 `uc 1 :1 `uc 1 ]
[n S348 . . CCP2_PA2 ]
"6568
[u S340 `S341 1 `S342 1 `S343 1 `S344 1 `S345 1 `S346 1 `S347 1 `S348 1 ]
[n S340 . . . . . . . . . ]
"6633
[v _PORTBbits `VS340 ~T0 @X0 0 e@3969 ]
"6839
[s S350 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S350 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"6849
[s S351 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S351 . T1OSO T1OSI T5CKI SCK SDI SDO TX RX ]
"6859
[s S352 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S352 . P2B P2A P1A SCL SDA . CK DT ]
"6869
[s S353 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S353 . T1CKI CCP2 CCP1 SCK1 SDI1 SDO1 TX1 RX1 ]
"6879
[s S354 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S354 . T3CKI . CTPLS SCL1 SDA1 . CK1 DT1 ]
"6889
[s S355 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S355 . T3G . AN14 AN15 AN16 AN17 AN18 AN19 ]
"6899
[s S356 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S356 . . PA2 PA1 ]
"6838
[u S349 `S350 1 `S351 1 `S352 1 `S353 1 `S354 1 `S355 1 `S356 1 ]
[n S349 . . . . . . . . ]
"6905
[v _PORTCbits `VS349 ~T0 @X0 0 e@3970 ]
"7146
[s S358 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S358 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"7156
[s S359 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S359 . . P2B P2C P2D P1B P1C P1D ]
"7165
[s S360 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S360 . . CCP4 . TX2 RX2 ]
"7172
[s S361 :3 `uc 1 :1 `uc 1 ]
[n S361 . . NOT_SS2 ]
"7176
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . SCK2 SDI2 . nSS2 SDO2 . CK2 DT2 ]
"7186
[s S363 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S363 . SCL2 SDA2 . SS2 ]
"7192
[s S364 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S364 . AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 ]
"7145
[u S357 `S358 1 `S359 1 `S360 1 `S361 1 `S362 1 `S363 1 `S364 1 ]
[n S357 . . . . . . . . ]
"7203
[v _PORTDbits `VS357 ~T0 @X0 0 e@3971 ]
"7389
[s S366 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S366 . RE0 RE1 RE2 RE3 ]
"7395
[s S367 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S367 . AN5 AN6 AN7 MCLR ]
"7401
[s S368 :3 `uc 1 :1 `uc 1 ]
[n S368 . . NOT_MCLR ]
"7405
[s S369 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S369 . P3A P3B CCP5 nMCLR ]
"7411
[s S370 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S370 . CCP3 . VPP ]
"7416
[s S371 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S371 . PD2 PC2 CCP10 CCP9E ]
"7422
[s S372 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S372 . RDE WRE CS PC3E ]
"7428
[s S373 :2 `uc 1 :1 `uc 1 ]
[n S373 . . PB2 ]
"7388
[u S365 `S366 1 `S367 1 `S368 1 `S369 1 `S370 1 `S371 1 `S372 1 `S373 1 ]
[n S365 . . . . . . . . . ]
"7433
[v _PORTEbits `VS365 ~T0 @X0 0 e@3972 ]
"13575
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"13581 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f45k22.h
[s S640 :1 `uc 1 :1 `uc 1 ]
[n S640 . . GO_NOT_DONE ]
"13585
[s S641 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S641 . ADON GO_nDONE CHS ]
"13590
[s S642 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S642 . . GO CHS0 CHS1 CHS2 CHS3 CHS4 ]
"13599
[s S643 :1 `uc 1 :1 `uc 1 ]
[n S643 . . DONE ]
"13603
[s S644 :1 `uc 1 :1 `uc 1 ]
[n S644 . . NOT_DONE ]
"13607
[s S645 :1 `uc 1 :1 `uc 1 ]
[n S645 . . nDONE ]
"13611
[s S646 :1 `uc 1 :1 `uc 1 ]
[n S646 . . GO_DONE ]
"13615
[s S647 :1 `uc 1 :1 `uc 1 ]
[n S647 . . GODONE ]
"13580
[u S639 `S640 1 `S641 1 `S642 1 `S643 1 `S644 1 `S645 1 `S646 1 `S647 1 ]
[n S639 . . . . . . . . . ]
"13620
[v _ADCON0bits `VS639 ~T0 @X0 0 e@4034 ]
"13727
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"13707
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"135 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v _Read_b_eep `(uc ~T0 @X0 0 ef1`ui ]
"136
[v _Busy_eep `(v ~T0 @X0 0 ef ]
"137
[v _Write_b_eep `(v ~T0 @X0 0 ef2`ui`uc ]
"704 picuno.h
[v _i2c_out `(v ~T0 @X0 0 ef2`uc`uc ]
"702
[v _i2c_init `(v ~T0 @X0 0 ef1`ul ]
"11413 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f45k22.h
[v _SPBRGH `Vuc ~T0 @X0 0 e@4016 ]
"11330
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"5202
[v _SPBRGH2 `Vuc ~T0 @X0 0 e@3958 ]
"5164
[v _SPBRG2 `Vuc ~T0 @X0 0 e@3957 ]
"12391
[s S581 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S581 . ABDEN WUE . BRG16 CKTXP DTRXP RCIDL ABDOVF ]
"12401
[s S582 :4 `uc 1 :1 `uc 1 ]
[n S582 . . SCKP ]
"12405
[s S583 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S583 . ABDEN1 WUE1 . BRG161 SCKP1 DTRXP1 RCIDL1 ABDOVF1 ]
"12415
[s S584 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S584 . . TXCKP RXDTP RCMT ]
"12421
[s S585 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S585 . . TXCKP1 RXDTP1 RCMT1 ]
"12427
[s S586 :5 `uc 1 :1 `uc 1 ]
[n S586 . . RXCKP ]
"12431
[s S587 :1 `uc 1 :1 `uc 1 ]
[n S587 . . W4E ]
"12390
[u S580 `S581 1 `S582 1 `S583 1 `S584 1 `S585 1 `S586 1 `S587 1 ]
[n S580 . . . . . . . . ]
"12436
[v _BAUDCON1bits `VS580 ~T0 @X0 0 e@4024 ]
"10804
[v _TXSTA `Vuc ~T0 @X0 0 e@4012 ]
"10348
[v _RCSTA `Vuc ~T0 @X0 0 e@4011 ]
"18766
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"19542
[v _TXIP `Vb ~T0 @X0 0 e@31996 ]
"18770
[v _RCIP `Vb ~T0 @X0 0 e@31997 ]
"4297
[s S203 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S203 . ABDEN WUE . BRG16 CKTXP DTRXP RCIDL ABDOVF ]
"4307
[s S204 :4 `uc 1 :1 `uc 1 ]
[n S204 . . SCKP ]
"4311
[s S205 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S205 . ABDEN2 WUE2 . BRG162 SCKP2 DTRXP2 RCIDL2 ABDOVF2 ]
"4321
[s S206 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S206 . . TXCKP2 RXDTP2 RCMT2 ]
"4296
[u S202 `S203 1 `S204 1 `S205 1 `S206 1 ]
[n S202 . . . . . ]
"4328
[v _BAUDCON2bits `VS202 ~T0 @X0 0 e@3952 ]
"4836
[v _TXSTA2 `Vuc ~T0 @X0 0 e@3954 ]
"4548
[v _RCSTA2 `Vuc ~T0 @X0 0 e@3953 ]
"18740
[v _RC2IE `Vb ~T0 @X0 0 e@32029 ]
"9907
[s S454 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S454 . TMR1GIE TMR3GIE TMR5GIE CTMUIE TX2IE RC2IE BCL2IE SSP2IE ]
"9917
[s S455 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S455 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ]
"9924
[s S456 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S456 . . RXBNIE . TXBNIE ]
"9906
[u S453 `S454 1 `S455 1 `S456 1 ]
[n S453 . . . . ]
"9931
[v _PIE3bits `VS453 ~T0 @X0 0 e@4003 ]
"19498
[v _TX2IP `Vb ~T0 @X0 0 e@32044 ]
"18744
[v _RC2IP `Vb ~T0 @X0 0 e@32045 ]
"14225
[s S667 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S667 . SSPM CKP SSPEN SSPOV WCOL ]
"14232
[s S668 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S668 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"14238
[s S669 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S669 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"14224
[u S666 `S667 1 `S668 1 `S669 1 ]
[n S666 . . . . ]
"14249
[v _SSPCON1bits `VS666 ~T0 @X0 0 e@4038 ]
"14659
[s S688 :2 `uc 1 :1 `uc 1 ]
[n S688 . . R_NOT_W ]
"14663
[s S689 :5 `uc 1 :1 `uc 1 ]
[n S689 . . D_NOT_A ]
"14667
[s S690 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S690 . BF UA R_nW S P D_nA CKE SMP ]
"14677
[s S691 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S691 . . R . D ]
"14683
[s S692 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S692 . . W . A ]
"14689
[s S693 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S693 . . nW . nA ]
"14695
[s S694 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S694 . . R_W . D_A ]
"14701
[s S695 :2 `uc 1 :1 `uc 1 ]
[n S695 . . NOT_WRITE ]
"14705
[s S696 :5 `uc 1 :1 `uc 1 ]
[n S696 . . NOT_ADDRESS ]
"14709
[s S697 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S697 . . nWRITE . nADDRESS ]
"14715
[s S698 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S698 . BF1 UA1 I2C_READ I2C_START I2C_STOP DA CKE1 SMP1 ]
"14725
[s S699 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S699 . . READ_WRITE START STOP DA1 ]
"14732
[s S700 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S700 . . RW START1 STOP1 DATA_ADDRESS ]
"14739
[s S701 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S701 . . RW1 . I2C_DAT ]
"14745
[s S702 :2 `uc 1 :1 `uc 1 ]
[n S702 . . NOT_W ]
"14749
[s S703 :5 `uc 1 :1 `uc 1 ]
[n S703 . . NOT_A ]
"14658
[u S687 `S688 1 `S689 1 `S690 1 `S691 1 `S692 1 `S693 1 `S694 1 `S695 1 `S696 1 `S697 1 `S698 1 `S699 1 `S700 1 `S701 1 `S702 1 `S703 1 ]
[n S687 . . . . . . . . . . . . . . . . . ]
"14754
[v _SSPSTATbits `VS687 ~T0 @X0 0 e@4039 ]
"15223
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"14974
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
"13929
[s S658 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S658 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"13939
[s S659 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S659 . SEN1 ADMSK1 ADMSK2 ADMSK3 ACKEN1 ACKDT1 ACKSTAT1 GCEN1 ]
"13949
[s S660 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S660 . . ADMSK11 ADMSK21 ADMSK31 ADMSK4 ADMSK5 ]
"13957
[s S661 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S661 . . RSEN1 PEN1 RCEN1 ADMSK41 ADMSK51 ]
"13928
[u S657 `S658 1 `S659 1 `S660 1 `S661 1 ]
[n S657 . . . . . ]
"13966
[v _SSPCON2bits `VS657 ~T0 @X0 0 e@4037 ]
"13752
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
"13267
[v _PR2 `Vuc ~T0 @X0 0 e@4027 ]
"13287
[v _TMR2 `Vuc ~T0 @X0 0 e@4028 ]
"9495
[s S436 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"9504
[s S437 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S437 . . SSPIF TXIF RCIF ]
"9494
[u S435 `S436 1 `S437 1 ]
[n S435 . . . ]
"9511
[v _PIR1bits `VS435 ~T0 @X0 0 e@3998 ]
"13196
[v _T2CON `Vuc ~T0 @X0 0 e@4026 ]
"3270
[v _CCP2CON `Vuc ~T0 @X0 0 e@3942 ]
"2958
[v _ECCP2AS `Vuc ~T0 @X0 0 e@3940 ]
"3200
[v _PWM2CON `Vuc ~T0 @X0 0 e@3941 ]
"2818
[v _PSTR2CON `Vuc ~T0 @X0 0 e@3939 ]
"3359
[v _CCPR2L `Vuc ~T0 @X0 0 e@3943 ]
"3379
[v _CCPR2H `Vuc ~T0 @X0 0 e@3944 ]
"1393
[s S62 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S62 . C1TSEL . C2TSEL . C3TSEL ]
"1400
[s S63 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S63 . C1TSEL0 C1TSEL1 . C2TSEL0 C2TSEL1 . C3TSEL0 C3TSEL1 ]
"1392
[u S61 `S62 1 `S63 1 ]
[n S61 . . . ]
"1411
[v _CCPTMRS0bits `VS61 ~T0 @X0 0 e@3913 ]
"2544
[v _CCP3CON `Vuc ~T0 @X0 0 e@3933 ]
"2232
[v _ECCP3AS `Vuc ~T0 @X0 0 e@3931 ]
"2474
[v _PWM3CON `Vuc ~T0 @X0 0 e@3932 ]
"2156
[v _PSTR3CON `Vuc ~T0 @X0 0 e@3930 ]
"2653
[v _CCPR3H `Vuc ~T0 @X0 0 e@3935 ]
"2633
[v _CCPR3L `Vuc ~T0 @X0 0 e@3934 ]
"13202
[s S619 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S619 . T2CKPS TMR2ON T2OUTPS ]
"13207
[s S620 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S620 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
"13201
[u S618 `S619 1 `S620 1 ]
[n S618 . . . ]
"13217
[v _T2CONbits `VS618 ~T0 @X0 0 e@4026 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f45k22.h: 50: extern volatile unsigned char ANSELA @ 0xF38;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f45k22.h
[; ;pic18f45k22.h: 52: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f45k22.h: 55: typedef union {
[; ;pic18f45k22.h: 56: struct {
[; ;pic18f45k22.h: 57: unsigned ANSA0 :1;
[; ;pic18f45k22.h: 58: unsigned ANSA1 :1;
[; ;pic18f45k22.h: 59: unsigned ANSA2 :1;
[; ;pic18f45k22.h: 60: unsigned ANSA3 :1;
[; ;pic18f45k22.h: 61: unsigned :1;
[; ;pic18f45k22.h: 62: unsigned ANSA5 :1;
[; ;pic18f45k22.h: 63: };
[; ;pic18f45k22.h: 64: } ANSELAbits_t;
[; ;pic18f45k22.h: 65: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f45k22.h: 95: extern volatile unsigned char ANSELB @ 0xF39;
"97
[; ;pic18f45k22.h: 97: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f45k22.h: 100: typedef union {
[; ;pic18f45k22.h: 101: struct {
[; ;pic18f45k22.h: 102: unsigned ANSB0 :1;
[; ;pic18f45k22.h: 103: unsigned ANSB1 :1;
[; ;pic18f45k22.h: 104: unsigned ANSB2 :1;
[; ;pic18f45k22.h: 105: unsigned ANSB3 :1;
[; ;pic18f45k22.h: 106: unsigned ANSB4 :1;
[; ;pic18f45k22.h: 107: unsigned ANSB5 :1;
[; ;pic18f45k22.h: 108: };
[; ;pic18f45k22.h: 109: } ANSELBbits_t;
[; ;pic18f45k22.h: 110: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f45k22.h: 145: extern volatile unsigned char ANSELC @ 0xF3A;
"147
[; ;pic18f45k22.h: 147: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f45k22.h: 150: typedef union {
[; ;pic18f45k22.h: 151: struct {
[; ;pic18f45k22.h: 152: unsigned :2;
[; ;pic18f45k22.h: 153: unsigned ANSC2 :1;
[; ;pic18f45k22.h: 154: unsigned ANSC3 :1;
[; ;pic18f45k22.h: 155: unsigned ANSC4 :1;
[; ;pic18f45k22.h: 156: unsigned ANSC5 :1;
[; ;pic18f45k22.h: 157: unsigned ANSC6 :1;
[; ;pic18f45k22.h: 158: unsigned ANSC7 :1;
[; ;pic18f45k22.h: 159: };
[; ;pic18f45k22.h: 160: } ANSELCbits_t;
[; ;pic18f45k22.h: 161: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f45k22.h: 196: extern volatile unsigned char ANSELD @ 0xF3B;
"198
[; ;pic18f45k22.h: 198: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18f45k22.h: 201: typedef union {
[; ;pic18f45k22.h: 202: struct {
[; ;pic18f45k22.h: 203: unsigned ANSD0 :1;
[; ;pic18f45k22.h: 204: unsigned ANSD1 :1;
[; ;pic18f45k22.h: 205: unsigned ANSD2 :1;
[; ;pic18f45k22.h: 206: unsigned ANSD3 :1;
[; ;pic18f45k22.h: 207: unsigned ANSD4 :1;
[; ;pic18f45k22.h: 208: unsigned ANSD5 :1;
[; ;pic18f45k22.h: 209: unsigned ANSD6 :1;
[; ;pic18f45k22.h: 210: unsigned ANSD7 :1;
[; ;pic18f45k22.h: 211: };
[; ;pic18f45k22.h: 212: } ANSELDbits_t;
[; ;pic18f45k22.h: 213: extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
[; ;pic18f45k22.h: 258: extern volatile unsigned char ANSELE @ 0xF3C;
"260
[; ;pic18f45k22.h: 260: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18f45k22.h: 263: typedef union {
[; ;pic18f45k22.h: 264: struct {
[; ;pic18f45k22.h: 265: unsigned ANSE0 :1;
[; ;pic18f45k22.h: 266: unsigned ANSE1 :1;
[; ;pic18f45k22.h: 267: unsigned ANSE2 :1;
[; ;pic18f45k22.h: 268: };
[; ;pic18f45k22.h: 269: } ANSELEbits_t;
[; ;pic18f45k22.h: 270: extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
[; ;pic18f45k22.h: 290: extern volatile unsigned char PMD2 @ 0xF3D;
"292
[; ;pic18f45k22.h: 292: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f45k22.h: 295: typedef union {
[; ;pic18f45k22.h: 296: struct {
[; ;pic18f45k22.h: 297: unsigned ADCMD :1;
[; ;pic18f45k22.h: 298: unsigned CMP1MD :1;
[; ;pic18f45k22.h: 299: unsigned CMP2MD :1;
[; ;pic18f45k22.h: 300: unsigned CTMUMD :1;
[; ;pic18f45k22.h: 301: };
[; ;pic18f45k22.h: 302: } PMD2bits_t;
[; ;pic18f45k22.h: 303: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f45k22.h: 328: extern volatile unsigned char PMD1 @ 0xF3E;
"330
[; ;pic18f45k22.h: 330: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f45k22.h: 333: typedef union {
[; ;pic18f45k22.h: 334: struct {
[; ;pic18f45k22.h: 335: unsigned CCP1MD :1;
[; ;pic18f45k22.h: 336: unsigned CCP2MD :1;
[; ;pic18f45k22.h: 337: unsigned CCP3MD :1;
[; ;pic18f45k22.h: 338: unsigned CCP4MD :1;
[; ;pic18f45k22.h: 339: unsigned CCP5MD :1;
[; ;pic18f45k22.h: 340: unsigned :1;
[; ;pic18f45k22.h: 341: unsigned MSSP1MD :1;
[; ;pic18f45k22.h: 342: unsigned MSSP2MD :1;
[; ;pic18f45k22.h: 343: };
[; ;pic18f45k22.h: 344: struct {
[; ;pic18f45k22.h: 345: unsigned EMBMD :1;
[; ;pic18f45k22.h: 346: };
[; ;pic18f45k22.h: 347: } PMD1bits_t;
[; ;pic18f45k22.h: 348: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f45k22.h: 393: extern volatile unsigned char PMD0 @ 0xF3F;
"395
[; ;pic18f45k22.h: 395: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f45k22.h: 398: typedef union {
[; ;pic18f45k22.h: 399: struct {
[; ;pic18f45k22.h: 400: unsigned TMR1MD :1;
[; ;pic18f45k22.h: 401: unsigned TMR2MD :1;
[; ;pic18f45k22.h: 402: unsigned TMR3MD :1;
[; ;pic18f45k22.h: 403: unsigned TMR4MD :1;
[; ;pic18f45k22.h: 404: unsigned TMR5MD :1;
[; ;pic18f45k22.h: 405: unsigned TMR6MD :1;
[; ;pic18f45k22.h: 406: unsigned UART1MD :1;
[; ;pic18f45k22.h: 407: unsigned UART2MD :1;
[; ;pic18f45k22.h: 408: };
[; ;pic18f45k22.h: 409: struct {
[; ;pic18f45k22.h: 410: unsigned :1;
[; ;pic18f45k22.h: 411: unsigned SPI1MD :1;
[; ;pic18f45k22.h: 412: unsigned SPI2MD :1;
[; ;pic18f45k22.h: 413: };
[; ;pic18f45k22.h: 414: } PMD0bits_t;
[; ;pic18f45k22.h: 415: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f45k22.h: 470: extern volatile unsigned char VREFCON2 @ 0xF40;
"472
[; ;pic18f45k22.h: 472: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f45k22.h: 475: extern volatile unsigned char DACCON1 @ 0xF40;
"477
[; ;pic18f45k22.h: 477: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f45k22.h: 480: typedef union {
[; ;pic18f45k22.h: 481: struct {
[; ;pic18f45k22.h: 482: unsigned DACR :5;
[; ;pic18f45k22.h: 483: };
[; ;pic18f45k22.h: 484: struct {
[; ;pic18f45k22.h: 485: unsigned DACR0 :1;
[; ;pic18f45k22.h: 486: unsigned DACR1 :1;
[; ;pic18f45k22.h: 487: unsigned DACR2 :1;
[; ;pic18f45k22.h: 488: unsigned DACR3 :1;
[; ;pic18f45k22.h: 489: unsigned DACR4 :1;
[; ;pic18f45k22.h: 490: };
[; ;pic18f45k22.h: 491: } VREFCON2bits_t;
[; ;pic18f45k22.h: 492: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f45k22.h: 525: typedef union {
[; ;pic18f45k22.h: 526: struct {
[; ;pic18f45k22.h: 527: unsigned DACR :5;
[; ;pic18f45k22.h: 528: };
[; ;pic18f45k22.h: 529: struct {
[; ;pic18f45k22.h: 530: unsigned DACR0 :1;
[; ;pic18f45k22.h: 531: unsigned DACR1 :1;
[; ;pic18f45k22.h: 532: unsigned DACR2 :1;
[; ;pic18f45k22.h: 533: unsigned DACR3 :1;
[; ;pic18f45k22.h: 534: unsigned DACR4 :1;
[; ;pic18f45k22.h: 535: };
[; ;pic18f45k22.h: 536: } DACCON1bits_t;
[; ;pic18f45k22.h: 537: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f45k22.h: 572: extern volatile unsigned char VREFCON1 @ 0xF41;
"574
[; ;pic18f45k22.h: 574: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f45k22.h: 577: extern volatile unsigned char DACCON0 @ 0xF41;
"579
[; ;pic18f45k22.h: 579: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f45k22.h: 582: typedef union {
[; ;pic18f45k22.h: 583: struct {
[; ;pic18f45k22.h: 584: unsigned DACNSS :1;
[; ;pic18f45k22.h: 585: unsigned :1;
[; ;pic18f45k22.h: 586: unsigned DACPSS :2;
[; ;pic18f45k22.h: 587: unsigned :1;
[; ;pic18f45k22.h: 588: unsigned DACOE :1;
[; ;pic18f45k22.h: 589: unsigned DACLPS :1;
[; ;pic18f45k22.h: 590: unsigned DACEN :1;
[; ;pic18f45k22.h: 591: };
[; ;pic18f45k22.h: 592: struct {
[; ;pic18f45k22.h: 593: unsigned :2;
[; ;pic18f45k22.h: 594: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 595: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 596: };
[; ;pic18f45k22.h: 597: } VREFCON1bits_t;
[; ;pic18f45k22.h: 598: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f45k22.h: 636: typedef union {
[; ;pic18f45k22.h: 637: struct {
[; ;pic18f45k22.h: 638: unsigned DACNSS :1;
[; ;pic18f45k22.h: 639: unsigned :1;
[; ;pic18f45k22.h: 640: unsigned DACPSS :2;
[; ;pic18f45k22.h: 641: unsigned :1;
[; ;pic18f45k22.h: 642: unsigned DACOE :1;
[; ;pic18f45k22.h: 643: unsigned DACLPS :1;
[; ;pic18f45k22.h: 644: unsigned DACEN :1;
[; ;pic18f45k22.h: 645: };
[; ;pic18f45k22.h: 646: struct {
[; ;pic18f45k22.h: 647: unsigned :2;
[; ;pic18f45k22.h: 648: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 649: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 650: };
[; ;pic18f45k22.h: 651: } DACCON0bits_t;
[; ;pic18f45k22.h: 652: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f45k22.h: 692: extern volatile unsigned char VREFCON0 @ 0xF42;
"694
[; ;pic18f45k22.h: 694: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f45k22.h: 697: extern volatile unsigned char FVRCON @ 0xF42;
"699
[; ;pic18f45k22.h: 699: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f45k22.h: 702: typedef union {
[; ;pic18f45k22.h: 703: struct {
[; ;pic18f45k22.h: 704: unsigned :4;
[; ;pic18f45k22.h: 705: unsigned FVRS :2;
[; ;pic18f45k22.h: 706: unsigned FVRST :1;
[; ;pic18f45k22.h: 707: unsigned FVREN :1;
[; ;pic18f45k22.h: 708: };
[; ;pic18f45k22.h: 709: struct {
[; ;pic18f45k22.h: 710: unsigned :4;
[; ;pic18f45k22.h: 711: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 712: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 713: };
[; ;pic18f45k22.h: 714: } VREFCON0bits_t;
[; ;pic18f45k22.h: 715: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f45k22.h: 743: typedef union {
[; ;pic18f45k22.h: 744: struct {
[; ;pic18f45k22.h: 745: unsigned :4;
[; ;pic18f45k22.h: 746: unsigned FVRS :2;
[; ;pic18f45k22.h: 747: unsigned FVRST :1;
[; ;pic18f45k22.h: 748: unsigned FVREN :1;
[; ;pic18f45k22.h: 749: };
[; ;pic18f45k22.h: 750: struct {
[; ;pic18f45k22.h: 751: unsigned :4;
[; ;pic18f45k22.h: 752: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 753: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 754: };
[; ;pic18f45k22.h: 755: } FVRCONbits_t;
[; ;pic18f45k22.h: 756: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f45k22.h: 786: extern volatile unsigned char CTMUICON @ 0xF43;
"788
[; ;pic18f45k22.h: 788: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f45k22.h: 791: extern volatile unsigned char CTMUICONH @ 0xF43;
"793
[; ;pic18f45k22.h: 793: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f45k22.h: 796: typedef union {
[; ;pic18f45k22.h: 797: struct {
[; ;pic18f45k22.h: 798: unsigned IRNG :2;
[; ;pic18f45k22.h: 799: unsigned ITRIM :6;
[; ;pic18f45k22.h: 800: };
[; ;pic18f45k22.h: 801: struct {
[; ;pic18f45k22.h: 802: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 803: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 804: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 805: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 806: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 807: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 808: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 809: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 810: };
[; ;pic18f45k22.h: 811: } CTMUICONbits_t;
[; ;pic18f45k22.h: 812: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f45k22.h: 865: typedef union {
[; ;pic18f45k22.h: 866: struct {
[; ;pic18f45k22.h: 867: unsigned IRNG :2;
[; ;pic18f45k22.h: 868: unsigned ITRIM :6;
[; ;pic18f45k22.h: 869: };
[; ;pic18f45k22.h: 870: struct {
[; ;pic18f45k22.h: 871: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 872: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 873: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 874: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 875: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 876: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 877: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 878: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 879: };
[; ;pic18f45k22.h: 880: } CTMUICONHbits_t;
[; ;pic18f45k22.h: 881: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f45k22.h: 936: extern volatile unsigned char CTMUCONL @ 0xF44;
"938
[; ;pic18f45k22.h: 938: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f45k22.h: 941: extern volatile unsigned char CTMUCON1 @ 0xF44;
"943
[; ;pic18f45k22.h: 943: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f45k22.h: 946: typedef union {
[; ;pic18f45k22.h: 947: struct {
[; ;pic18f45k22.h: 948: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 949: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 950: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 951: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 952: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 953: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 954: };
[; ;pic18f45k22.h: 955: struct {
[; ;pic18f45k22.h: 956: unsigned :2;
[; ;pic18f45k22.h: 957: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 958: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 959: unsigned :1;
[; ;pic18f45k22.h: 960: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 961: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 962: };
[; ;pic18f45k22.h: 963: } CTMUCONLbits_t;
[; ;pic18f45k22.h: 964: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f45k22.h: 1017: typedef union {
[; ;pic18f45k22.h: 1018: struct {
[; ;pic18f45k22.h: 1019: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 1020: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 1021: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 1022: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 1023: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 1024: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 1025: };
[; ;pic18f45k22.h: 1026: struct {
[; ;pic18f45k22.h: 1027: unsigned :2;
[; ;pic18f45k22.h: 1028: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 1029: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 1030: unsigned :1;
[; ;pic18f45k22.h: 1031: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 1032: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 1033: };
[; ;pic18f45k22.h: 1034: } CTMUCON1bits_t;
[; ;pic18f45k22.h: 1035: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f45k22.h: 1090: extern volatile unsigned char CTMUCONH @ 0xF45;
"1092
[; ;pic18f45k22.h: 1092: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f45k22.h: 1095: extern volatile unsigned char CTMUCON0 @ 0xF45;
"1097
[; ;pic18f45k22.h: 1097: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f45k22.h: 1100: typedef union {
[; ;pic18f45k22.h: 1101: struct {
[; ;pic18f45k22.h: 1102: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1103: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1104: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1105: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1106: unsigned TGEN :1;
[; ;pic18f45k22.h: 1107: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1108: unsigned :1;
[; ;pic18f45k22.h: 1109: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1110: };
[; ;pic18f45k22.h: 1111: } CTMUCONHbits_t;
[; ;pic18f45k22.h: 1112: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f45k22.h: 1150: typedef union {
[; ;pic18f45k22.h: 1151: struct {
[; ;pic18f45k22.h: 1152: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1153: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1154: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1155: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1156: unsigned TGEN :1;
[; ;pic18f45k22.h: 1157: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1158: unsigned :1;
[; ;pic18f45k22.h: 1159: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1160: };
[; ;pic18f45k22.h: 1161: } CTMUCON0bits_t;
[; ;pic18f45k22.h: 1162: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f45k22.h: 1202: extern volatile unsigned char SRCON1 @ 0xF46;
"1204
[; ;pic18f45k22.h: 1204: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f45k22.h: 1207: typedef union {
[; ;pic18f45k22.h: 1208: struct {
[; ;pic18f45k22.h: 1209: unsigned SRRC1E :1;
[; ;pic18f45k22.h: 1210: unsigned SRRC2E :1;
[; ;pic18f45k22.h: 1211: unsigned SRRCKE :1;
[; ;pic18f45k22.h: 1212: unsigned SRRPE :1;
[; ;pic18f45k22.h: 1213: unsigned SRSC1E :1;
[; ;pic18f45k22.h: 1214: unsigned SRSC2E :1;
[; ;pic18f45k22.h: 1215: unsigned SRSCKE :1;
[; ;pic18f45k22.h: 1216: unsigned SRSPE :1;
[; ;pic18f45k22.h: 1217: };
[; ;pic18f45k22.h: 1218: } SRCON1bits_t;
[; ;pic18f45k22.h: 1219: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f45k22.h: 1264: extern volatile unsigned char SRCON0 @ 0xF47;
"1266
[; ;pic18f45k22.h: 1266: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f45k22.h: 1269: typedef union {
[; ;pic18f45k22.h: 1270: struct {
[; ;pic18f45k22.h: 1271: unsigned SRPR :1;
[; ;pic18f45k22.h: 1272: unsigned SRPS :1;
[; ;pic18f45k22.h: 1273: unsigned SRNQEN :1;
[; ;pic18f45k22.h: 1274: unsigned SRQEN :1;
[; ;pic18f45k22.h: 1275: unsigned SRCLK :3;
[; ;pic18f45k22.h: 1276: unsigned SRLEN :1;
[; ;pic18f45k22.h: 1277: };
[; ;pic18f45k22.h: 1278: struct {
[; ;pic18f45k22.h: 1279: unsigned :4;
[; ;pic18f45k22.h: 1280: unsigned SRCLK0 :1;
[; ;pic18f45k22.h: 1281: unsigned SRCLK1 :1;
[; ;pic18f45k22.h: 1282: unsigned SRCLK2 :1;
[; ;pic18f45k22.h: 1283: };
[; ;pic18f45k22.h: 1284: } SRCON0bits_t;
[; ;pic18f45k22.h: 1285: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f45k22.h: 1335: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1337
[; ;pic18f45k22.h: 1337: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f45k22.h: 1340: typedef union {
[; ;pic18f45k22.h: 1341: struct {
[; ;pic18f45k22.h: 1342: unsigned C4TSEL :2;
[; ;pic18f45k22.h: 1343: unsigned C5TSEL :2;
[; ;pic18f45k22.h: 1344: };
[; ;pic18f45k22.h: 1345: struct {
[; ;pic18f45k22.h: 1346: unsigned C4TSEL0 :1;
[; ;pic18f45k22.h: 1347: unsigned C4TSEL1 :1;
[; ;pic18f45k22.h: 1348: unsigned C5TSEL0 :1;
[; ;pic18f45k22.h: 1349: unsigned C5TSEL1 :1;
[; ;pic18f45k22.h: 1350: };
[; ;pic18f45k22.h: 1351: } CCPTMRS1bits_t;
[; ;pic18f45k22.h: 1352: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f45k22.h: 1387: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1389
[; ;pic18f45k22.h: 1389: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f45k22.h: 1392: typedef union {
[; ;pic18f45k22.h: 1393: struct {
[; ;pic18f45k22.h: 1394: unsigned C1TSEL :2;
[; ;pic18f45k22.h: 1395: unsigned :1;
[; ;pic18f45k22.h: 1396: unsigned C2TSEL :2;
[; ;pic18f45k22.h: 1397: unsigned :1;
[; ;pic18f45k22.h: 1398: unsigned C3TSEL :2;
[; ;pic18f45k22.h: 1399: };
[; ;pic18f45k22.h: 1400: struct {
[; ;pic18f45k22.h: 1401: unsigned C1TSEL0 :1;
[; ;pic18f45k22.h: 1402: unsigned C1TSEL1 :1;
[; ;pic18f45k22.h: 1403: unsigned :1;
[; ;pic18f45k22.h: 1404: unsigned C2TSEL0 :1;
[; ;pic18f45k22.h: 1405: unsigned C2TSEL1 :1;
[; ;pic18f45k22.h: 1406: unsigned :1;
[; ;pic18f45k22.h: 1407: unsigned C3TSEL0 :1;
[; ;pic18f45k22.h: 1408: unsigned C3TSEL1 :1;
[; ;pic18f45k22.h: 1409: };
[; ;pic18f45k22.h: 1410: } CCPTMRS0bits_t;
[; ;pic18f45k22.h: 1411: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f45k22.h: 1461: extern volatile unsigned char T6CON @ 0xF4A;
"1463
[; ;pic18f45k22.h: 1463: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f45k22.h: 1466: typedef union {
[; ;pic18f45k22.h: 1467: struct {
[; ;pic18f45k22.h: 1468: unsigned T6CKPS :2;
[; ;pic18f45k22.h: 1469: unsigned TMR6ON :1;
[; ;pic18f45k22.h: 1470: unsigned T6OUTPS :4;
[; ;pic18f45k22.h: 1471: };
[; ;pic18f45k22.h: 1472: struct {
[; ;pic18f45k22.h: 1473: unsigned T6CKPS0 :1;
[; ;pic18f45k22.h: 1474: unsigned T6CKPS1 :1;
[; ;pic18f45k22.h: 1475: unsigned :1;
[; ;pic18f45k22.h: 1476: unsigned T6OUTPS0 :1;
[; ;pic18f45k22.h: 1477: unsigned T6OUTPS1 :1;
[; ;pic18f45k22.h: 1478: unsigned T6OUTPS2 :1;
[; ;pic18f45k22.h: 1479: unsigned T6OUTPS3 :1;
[; ;pic18f45k22.h: 1480: };
[; ;pic18f45k22.h: 1481: } T6CONbits_t;
[; ;pic18f45k22.h: 1482: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f45k22.h: 1532: extern volatile unsigned char PR6 @ 0xF4B;
"1534
[; ;pic18f45k22.h: 1534: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f45k22.h: 1537: typedef union {
[; ;pic18f45k22.h: 1538: struct {
[; ;pic18f45k22.h: 1539: unsigned PR6 :8;
[; ;pic18f45k22.h: 1540: };
[; ;pic18f45k22.h: 1541: } PR6bits_t;
[; ;pic18f45k22.h: 1542: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f45k22.h: 1552: extern volatile unsigned char TMR6 @ 0xF4C;
"1554
[; ;pic18f45k22.h: 1554: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f45k22.h: 1557: typedef union {
[; ;pic18f45k22.h: 1558: struct {
[; ;pic18f45k22.h: 1559: unsigned TMR6 :8;
[; ;pic18f45k22.h: 1560: };
[; ;pic18f45k22.h: 1561: } TMR6bits_t;
[; ;pic18f45k22.h: 1562: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f45k22.h: 1572: extern volatile unsigned char T5GCON @ 0xF4D;
"1574
[; ;pic18f45k22.h: 1574: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f45k22.h: 1577: typedef union {
[; ;pic18f45k22.h: 1578: struct {
[; ;pic18f45k22.h: 1579: unsigned :3;
[; ;pic18f45k22.h: 1580: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 1581: };
[; ;pic18f45k22.h: 1582: struct {
[; ;pic18f45k22.h: 1583: unsigned T5GSS :2;
[; ;pic18f45k22.h: 1584: unsigned T5GVAL :1;
[; ;pic18f45k22.h: 1585: unsigned T5GGO_nDONE :1;
[; ;pic18f45k22.h: 1586: unsigned T5GSPM :1;
[; ;pic18f45k22.h: 1587: unsigned T5GTM :1;
[; ;pic18f45k22.h: 1588: unsigned T5GPOL :1;
[; ;pic18f45k22.h: 1589: unsigned TMR5GE :1;
[; ;pic18f45k22.h: 1590: };
[; ;pic18f45k22.h: 1591: struct {
[; ;pic18f45k22.h: 1592: unsigned T5GSS0 :1;
[; ;pic18f45k22.h: 1593: unsigned T5GSS1 :1;
[; ;pic18f45k22.h: 1594: unsigned :1;
[; ;pic18f45k22.h: 1595: unsigned T5GGO :1;
[; ;pic18f45k22.h: 1596: };
[; ;pic18f45k22.h: 1597: struct {
[; ;pic18f45k22.h: 1598: unsigned :3;
[; ;pic18f45k22.h: 1599: unsigned T5G_DONE :1;
[; ;pic18f45k22.h: 1600: };
[; ;pic18f45k22.h: 1601: } T5GCONbits_t;
[; ;pic18f45k22.h: 1602: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f45k22.h: 1667: extern volatile unsigned char T5CON @ 0xF4E;
"1669
[; ;pic18f45k22.h: 1669: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f45k22.h: 1672: typedef union {
[; ;pic18f45k22.h: 1673: struct {
[; ;pic18f45k22.h: 1674: unsigned :2;
[; ;pic18f45k22.h: 1675: unsigned NOT_T5SYNC :1;
[; ;pic18f45k22.h: 1676: };
[; ;pic18f45k22.h: 1677: struct {
[; ;pic18f45k22.h: 1678: unsigned TMR5ON :1;
[; ;pic18f45k22.h: 1679: unsigned T5RD16 :1;
[; ;pic18f45k22.h: 1680: unsigned nT5SYNC :1;
[; ;pic18f45k22.h: 1681: unsigned T5SOSCEN :1;
[; ;pic18f45k22.h: 1682: unsigned T5CKPS :2;
[; ;pic18f45k22.h: 1683: unsigned TMR5CS :2;
[; ;pic18f45k22.h: 1684: };
[; ;pic18f45k22.h: 1685: struct {
[; ;pic18f45k22.h: 1686: unsigned :2;
[; ;pic18f45k22.h: 1687: unsigned T5SYNC :1;
[; ;pic18f45k22.h: 1688: unsigned :1;
[; ;pic18f45k22.h: 1689: unsigned T5CKPS0 :1;
[; ;pic18f45k22.h: 1690: unsigned T5CKPS1 :1;
[; ;pic18f45k22.h: 1691: unsigned TMR5CS0 :1;
[; ;pic18f45k22.h: 1692: unsigned TMR5CS1 :1;
[; ;pic18f45k22.h: 1693: };
[; ;pic18f45k22.h: 1694: struct {
[; ;pic18f45k22.h: 1695: unsigned :1;
[; ;pic18f45k22.h: 1696: unsigned RD165 :1;
[; ;pic18f45k22.h: 1697: unsigned :1;
[; ;pic18f45k22.h: 1698: unsigned SOSCEN5 :1;
[; ;pic18f45k22.h: 1699: };
[; ;pic18f45k22.h: 1700: } T5CONbits_t;
[; ;pic18f45k22.h: 1701: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f45k22.h: 1776: extern volatile unsigned short TMR5 @ 0xF4F;
"1778
[; ;pic18f45k22.h: 1778: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1783: extern volatile unsigned char TMR5L @ 0xF4F;
"1785
[; ;pic18f45k22.h: 1785: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1788: typedef union {
[; ;pic18f45k22.h: 1789: struct {
[; ;pic18f45k22.h: 1790: unsigned TMR5L :8;
[; ;pic18f45k22.h: 1791: };
[; ;pic18f45k22.h: 1792: } TMR5Lbits_t;
[; ;pic18f45k22.h: 1793: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f45k22.h: 1803: extern volatile unsigned char TMR5H @ 0xF50;
"1805
[; ;pic18f45k22.h: 1805: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f45k22.h: 1808: typedef union {
[; ;pic18f45k22.h: 1809: struct {
[; ;pic18f45k22.h: 1810: unsigned TMR5H :8;
[; ;pic18f45k22.h: 1811: };
[; ;pic18f45k22.h: 1812: } TMR5Hbits_t;
[; ;pic18f45k22.h: 1813: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f45k22.h: 1823: extern volatile unsigned char T4CON @ 0xF51;
"1825
[; ;pic18f45k22.h: 1825: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f45k22.h: 1828: typedef union {
[; ;pic18f45k22.h: 1829: struct {
[; ;pic18f45k22.h: 1830: unsigned T4CKPS :2;
[; ;pic18f45k22.h: 1831: unsigned TMR4ON :1;
[; ;pic18f45k22.h: 1832: unsigned T4OUTPS :4;
[; ;pic18f45k22.h: 1833: };
[; ;pic18f45k22.h: 1834: struct {
[; ;pic18f45k22.h: 1835: unsigned T4CKPS0 :1;
[; ;pic18f45k22.h: 1836: unsigned T4CKPS1 :1;
[; ;pic18f45k22.h: 1837: unsigned :1;
[; ;pic18f45k22.h: 1838: unsigned T4OUTPS0 :1;
[; ;pic18f45k22.h: 1839: unsigned T4OUTPS1 :1;
[; ;pic18f45k22.h: 1840: unsigned T4OUTPS2 :1;
[; ;pic18f45k22.h: 1841: unsigned T4OUTPS3 :1;
[; ;pic18f45k22.h: 1842: };
[; ;pic18f45k22.h: 1843: } T4CONbits_t;
[; ;pic18f45k22.h: 1844: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f45k22.h: 1894: extern volatile unsigned char PR4 @ 0xF52;
"1896
[; ;pic18f45k22.h: 1896: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f45k22.h: 1899: typedef union {
[; ;pic18f45k22.h: 1900: struct {
[; ;pic18f45k22.h: 1901: unsigned PR4 :8;
[; ;pic18f45k22.h: 1902: };
[; ;pic18f45k22.h: 1903: } PR4bits_t;
[; ;pic18f45k22.h: 1904: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f45k22.h: 1914: extern volatile unsigned char TMR4 @ 0xF53;
"1916
[; ;pic18f45k22.h: 1916: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f45k22.h: 1919: typedef union {
[; ;pic18f45k22.h: 1920: struct {
[; ;pic18f45k22.h: 1921: unsigned TMR4 :8;
[; ;pic18f45k22.h: 1922: };
[; ;pic18f45k22.h: 1923: } TMR4bits_t;
[; ;pic18f45k22.h: 1924: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f45k22.h: 1934: extern volatile unsigned char CCP5CON @ 0xF54;
"1936
[; ;pic18f45k22.h: 1936: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f45k22.h: 1939: typedef union {
[; ;pic18f45k22.h: 1940: struct {
[; ;pic18f45k22.h: 1941: unsigned CCP5M :4;
[; ;pic18f45k22.h: 1942: unsigned DC5B :2;
[; ;pic18f45k22.h: 1943: };
[; ;pic18f45k22.h: 1944: struct {
[; ;pic18f45k22.h: 1945: unsigned CCP5M0 :1;
[; ;pic18f45k22.h: 1946: unsigned CCP5M1 :1;
[; ;pic18f45k22.h: 1947: unsigned CCP5M2 :1;
[; ;pic18f45k22.h: 1948: unsigned CCP5M3 :1;
[; ;pic18f45k22.h: 1949: unsigned DC5B0 :1;
[; ;pic18f45k22.h: 1950: unsigned DC5B1 :1;
[; ;pic18f45k22.h: 1951: };
[; ;pic18f45k22.h: 1952: } CCP5CONbits_t;
[; ;pic18f45k22.h: 1953: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f45k22.h: 1998: extern volatile unsigned short CCPR5 @ 0xF55;
"2000
[; ;pic18f45k22.h: 2000: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f45k22.h: 2005: extern volatile unsigned char CCPR5L @ 0xF55;
"2007
[; ;pic18f45k22.h: 2007: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f45k22.h: 2010: typedef union {
[; ;pic18f45k22.h: 2011: struct {
[; ;pic18f45k22.h: 2012: unsigned CCPR5L :8;
[; ;pic18f45k22.h: 2013: };
[; ;pic18f45k22.h: 2014: } CCPR5Lbits_t;
[; ;pic18f45k22.h: 2015: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f45k22.h: 2025: extern volatile unsigned char CCPR5H @ 0xF56;
"2027
[; ;pic18f45k22.h: 2027: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f45k22.h: 2030: typedef union {
[; ;pic18f45k22.h: 2031: struct {
[; ;pic18f45k22.h: 2032: unsigned CCPR5H :8;
[; ;pic18f45k22.h: 2033: };
[; ;pic18f45k22.h: 2034: } CCPR5Hbits_t;
[; ;pic18f45k22.h: 2035: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f45k22.h: 2045: extern volatile unsigned char CCP4CON @ 0xF57;
"2047
[; ;pic18f45k22.h: 2047: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f45k22.h: 2050: typedef union {
[; ;pic18f45k22.h: 2051: struct {
[; ;pic18f45k22.h: 2052: unsigned CCP4M :4;
[; ;pic18f45k22.h: 2053: unsigned DC4B :2;
[; ;pic18f45k22.h: 2054: };
[; ;pic18f45k22.h: 2055: struct {
[; ;pic18f45k22.h: 2056: unsigned CCP4M0 :1;
[; ;pic18f45k22.h: 2057: unsigned CCP4M1 :1;
[; ;pic18f45k22.h: 2058: unsigned CCP4M2 :1;
[; ;pic18f45k22.h: 2059: unsigned CCP4M3 :1;
[; ;pic18f45k22.h: 2060: unsigned DC4B0 :1;
[; ;pic18f45k22.h: 2061: unsigned DC4B1 :1;
[; ;pic18f45k22.h: 2062: };
[; ;pic18f45k22.h: 2063: } CCP4CONbits_t;
[; ;pic18f45k22.h: 2064: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f45k22.h: 2109: extern volatile unsigned short CCPR4 @ 0xF58;
"2111
[; ;pic18f45k22.h: 2111: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f45k22.h: 2116: extern volatile unsigned char CCPR4L @ 0xF58;
"2118
[; ;pic18f45k22.h: 2118: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f45k22.h: 2121: typedef union {
[; ;pic18f45k22.h: 2122: struct {
[; ;pic18f45k22.h: 2123: unsigned CCPR4L :8;
[; ;pic18f45k22.h: 2124: };
[; ;pic18f45k22.h: 2125: } CCPR4Lbits_t;
[; ;pic18f45k22.h: 2126: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f45k22.h: 2136: extern volatile unsigned char CCPR4H @ 0xF59;
"2138
[; ;pic18f45k22.h: 2138: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f45k22.h: 2141: typedef union {
[; ;pic18f45k22.h: 2142: struct {
[; ;pic18f45k22.h: 2143: unsigned CCPR4H :8;
[; ;pic18f45k22.h: 2144: };
[; ;pic18f45k22.h: 2145: } CCPR4Hbits_t;
[; ;pic18f45k22.h: 2146: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f45k22.h: 2156: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2158
[; ;pic18f45k22.h: 2158: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f45k22.h: 2161: typedef union {
[; ;pic18f45k22.h: 2162: struct {
[; ;pic18f45k22.h: 2163: unsigned STR3A :1;
[; ;pic18f45k22.h: 2164: unsigned STR3B :1;
[; ;pic18f45k22.h: 2165: unsigned STR3C :1;
[; ;pic18f45k22.h: 2166: unsigned STR3D :1;
[; ;pic18f45k22.h: 2167: unsigned STR3SYNC :1;
[; ;pic18f45k22.h: 2168: };
[; ;pic18f45k22.h: 2169: struct {
[; ;pic18f45k22.h: 2170: unsigned STRA3 :1;
[; ;pic18f45k22.h: 2171: unsigned STRB3 :1;
[; ;pic18f45k22.h: 2172: unsigned STRC3 :1;
[; ;pic18f45k22.h: 2173: unsigned STRD3 :1;
[; ;pic18f45k22.h: 2174: unsigned STRSYNC3 :1;
[; ;pic18f45k22.h: 2175: };
[; ;pic18f45k22.h: 2176: } PSTR3CONbits_t;
[; ;pic18f45k22.h: 2177: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f45k22.h: 2232: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2234
[; ;pic18f45k22.h: 2234: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2237: extern volatile unsigned char CCP3AS @ 0xF5B;
"2239
[; ;pic18f45k22.h: 2239: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2242: typedef union {
[; ;pic18f45k22.h: 2243: struct {
[; ;pic18f45k22.h: 2244: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2245: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2246: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2247: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2248: };
[; ;pic18f45k22.h: 2249: struct {
[; ;pic18f45k22.h: 2250: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2251: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2252: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2253: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2254: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2255: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2256: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2257: };
[; ;pic18f45k22.h: 2258: struct {
[; ;pic18f45k22.h: 2259: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2260: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2261: };
[; ;pic18f45k22.h: 2262: struct {
[; ;pic18f45k22.h: 2263: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2264: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2265: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2266: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2267: };
[; ;pic18f45k22.h: 2268: } ECCP3ASbits_t;
[; ;pic18f45k22.h: 2269: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2357: typedef union {
[; ;pic18f45k22.h: 2358: struct {
[; ;pic18f45k22.h: 2359: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2360: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2361: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2362: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2363: };
[; ;pic18f45k22.h: 2364: struct {
[; ;pic18f45k22.h: 2365: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2366: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2367: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2368: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2369: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2370: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2371: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2372: };
[; ;pic18f45k22.h: 2373: struct {
[; ;pic18f45k22.h: 2374: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2375: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2376: };
[; ;pic18f45k22.h: 2377: struct {
[; ;pic18f45k22.h: 2378: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2379: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2380: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2381: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2382: };
[; ;pic18f45k22.h: 2383: } CCP3ASbits_t;
[; ;pic18f45k22.h: 2384: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2474: extern volatile unsigned char PWM3CON @ 0xF5C;
"2476
[; ;pic18f45k22.h: 2476: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f45k22.h: 2479: typedef union {
[; ;pic18f45k22.h: 2480: struct {
[; ;pic18f45k22.h: 2481: unsigned P3DC :7;
[; ;pic18f45k22.h: 2482: unsigned P3RSEN :1;
[; ;pic18f45k22.h: 2483: };
[; ;pic18f45k22.h: 2484: struct {
[; ;pic18f45k22.h: 2485: unsigned P3DC0 :1;
[; ;pic18f45k22.h: 2486: unsigned P3DC1 :1;
[; ;pic18f45k22.h: 2487: unsigned P3DC2 :1;
[; ;pic18f45k22.h: 2488: unsigned P3DC3 :1;
[; ;pic18f45k22.h: 2489: unsigned P3DC4 :1;
[; ;pic18f45k22.h: 2490: unsigned P3DC5 :1;
[; ;pic18f45k22.h: 2491: unsigned P3DC6 :1;
[; ;pic18f45k22.h: 2492: };
[; ;pic18f45k22.h: 2493: } PWM3CONbits_t;
[; ;pic18f45k22.h: 2494: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f45k22.h: 2544: extern volatile unsigned char CCP3CON @ 0xF5D;
"2546
[; ;pic18f45k22.h: 2546: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f45k22.h: 2549: typedef union {
[; ;pic18f45k22.h: 2550: struct {
[; ;pic18f45k22.h: 2551: unsigned CCP3M :4;
[; ;pic18f45k22.h: 2552: unsigned DC3B :2;
[; ;pic18f45k22.h: 2553: unsigned P3M :2;
[; ;pic18f45k22.h: 2554: };
[; ;pic18f45k22.h: 2555: struct {
[; ;pic18f45k22.h: 2556: unsigned CCP3M0 :1;
[; ;pic18f45k22.h: 2557: unsigned CCP3M1 :1;
[; ;pic18f45k22.h: 2558: unsigned CCP3M2 :1;
[; ;pic18f45k22.h: 2559: unsigned CCP3M3 :1;
[; ;pic18f45k22.h: 2560: unsigned DC3B0 :1;
[; ;pic18f45k22.h: 2561: unsigned DC3B1 :1;
[; ;pic18f45k22.h: 2562: unsigned P3M0 :1;
[; ;pic18f45k22.h: 2563: unsigned P3M1 :1;
[; ;pic18f45k22.h: 2564: };
[; ;pic18f45k22.h: 2565: } CCP3CONbits_t;
[; ;pic18f45k22.h: 2566: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f45k22.h: 2626: extern volatile unsigned short CCPR3 @ 0xF5E;
"2628
[; ;pic18f45k22.h: 2628: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2633: extern volatile unsigned char CCPR3L @ 0xF5E;
"2635
[; ;pic18f45k22.h: 2635: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2638: typedef union {
[; ;pic18f45k22.h: 2639: struct {
[; ;pic18f45k22.h: 2640: unsigned CCPR3L :8;
[; ;pic18f45k22.h: 2641: };
[; ;pic18f45k22.h: 2642: } CCPR3Lbits_t;
[; ;pic18f45k22.h: 2643: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f45k22.h: 2653: extern volatile unsigned char CCPR3H @ 0xF5F;
"2655
[; ;pic18f45k22.h: 2655: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f45k22.h: 2658: typedef union {
[; ;pic18f45k22.h: 2659: struct {
[; ;pic18f45k22.h: 2660: unsigned CCPR3H :8;
[; ;pic18f45k22.h: 2661: };
[; ;pic18f45k22.h: 2662: } CCPR3Hbits_t;
[; ;pic18f45k22.h: 2663: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f45k22.h: 2673: extern volatile unsigned char SLRCON @ 0xF60;
"2675
[; ;pic18f45k22.h: 2675: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f45k22.h: 2678: typedef union {
[; ;pic18f45k22.h: 2679: struct {
[; ;pic18f45k22.h: 2680: unsigned SLRA :1;
[; ;pic18f45k22.h: 2681: unsigned SLRB :1;
[; ;pic18f45k22.h: 2682: unsigned SLRC :1;
[; ;pic18f45k22.h: 2683: unsigned SLRD :1;
[; ;pic18f45k22.h: 2684: unsigned SLRE :1;
[; ;pic18f45k22.h: 2685: };
[; ;pic18f45k22.h: 2686: } SLRCONbits_t;
[; ;pic18f45k22.h: 2687: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f45k22.h: 2717: extern volatile unsigned char WPUB @ 0xF61;
"2719
[; ;pic18f45k22.h: 2719: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f45k22.h: 2722: typedef union {
[; ;pic18f45k22.h: 2723: struct {
[; ;pic18f45k22.h: 2724: unsigned WPUB0 :1;
[; ;pic18f45k22.h: 2725: unsigned WPUB1 :1;
[; ;pic18f45k22.h: 2726: unsigned WPUB2 :1;
[; ;pic18f45k22.h: 2727: unsigned WPUB3 :1;
[; ;pic18f45k22.h: 2728: unsigned WPUB4 :1;
[; ;pic18f45k22.h: 2729: unsigned WPUB5 :1;
[; ;pic18f45k22.h: 2730: unsigned WPUB6 :1;
[; ;pic18f45k22.h: 2731: unsigned WPUB7 :1;
[; ;pic18f45k22.h: 2732: };
[; ;pic18f45k22.h: 2733: } WPUBbits_t;
[; ;pic18f45k22.h: 2734: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f45k22.h: 2779: extern volatile unsigned char IOCB @ 0xF62;
"2781
[; ;pic18f45k22.h: 2781: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f45k22.h: 2784: typedef union {
[; ;pic18f45k22.h: 2785: struct {
[; ;pic18f45k22.h: 2786: unsigned :4;
[; ;pic18f45k22.h: 2787: unsigned IOCB4 :1;
[; ;pic18f45k22.h: 2788: unsigned IOCB5 :1;
[; ;pic18f45k22.h: 2789: unsigned IOCB6 :1;
[; ;pic18f45k22.h: 2790: unsigned IOCB7 :1;
[; ;pic18f45k22.h: 2791: };
[; ;pic18f45k22.h: 2792: } IOCBbits_t;
[; ;pic18f45k22.h: 2793: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f45k22.h: 2818: extern volatile unsigned char PSTR2CON @ 0xF63;
"2820
[; ;pic18f45k22.h: 2820: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f45k22.h: 2823: typedef union {
[; ;pic18f45k22.h: 2824: struct {
[; ;pic18f45k22.h: 2825: unsigned STR2A :1;
[; ;pic18f45k22.h: 2826: unsigned STR2B :1;
[; ;pic18f45k22.h: 2827: unsigned STR2C :1;
[; ;pic18f45k22.h: 2828: unsigned STR2D :1;
[; ;pic18f45k22.h: 2829: unsigned STR2SYNC :1;
[; ;pic18f45k22.h: 2830: };
[; ;pic18f45k22.h: 2831: struct {
[; ;pic18f45k22.h: 2832: unsigned P2DC02 :1;
[; ;pic18f45k22.h: 2833: unsigned P2DC12 :1;
[; ;pic18f45k22.h: 2834: unsigned P2DC22 :1;
[; ;pic18f45k22.h: 2835: unsigned P2DC32 :1;
[; ;pic18f45k22.h: 2836: unsigned P2DC42 :1;
[; ;pic18f45k22.h: 2837: };
[; ;pic18f45k22.h: 2838: struct {
[; ;pic18f45k22.h: 2839: unsigned P2DC0CON :1;
[; ;pic18f45k22.h: 2840: unsigned P2DC1CON :1;
[; ;pic18f45k22.h: 2841: unsigned P2DC2CON :1;
[; ;pic18f45k22.h: 2842: unsigned P2DC3CON :1;
[; ;pic18f45k22.h: 2843: unsigned P2DC4CON :1;
[; ;pic18f45k22.h: 2844: };
[; ;pic18f45k22.h: 2845: struct {
[; ;pic18f45k22.h: 2846: unsigned STRA2 :1;
[; ;pic18f45k22.h: 2847: unsigned STRB2 :1;
[; ;pic18f45k22.h: 2848: unsigned STRC2 :1;
[; ;pic18f45k22.h: 2849: unsigned STRD2 :1;
[; ;pic18f45k22.h: 2850: unsigned STRSYNC2 :1;
[; ;pic18f45k22.h: 2851: };
[; ;pic18f45k22.h: 2852: } PSTR2CONbits_t;
[; ;pic18f45k22.h: 2853: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f45k22.h: 2958: extern volatile unsigned char ECCP2AS @ 0xF64;
"2960
[; ;pic18f45k22.h: 2960: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2963: extern volatile unsigned char CCP2AS @ 0xF64;
"2965
[; ;pic18f45k22.h: 2965: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2968: typedef union {
[; ;pic18f45k22.h: 2969: struct {
[; ;pic18f45k22.h: 2970: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 2971: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 2972: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 2973: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 2974: };
[; ;pic18f45k22.h: 2975: struct {
[; ;pic18f45k22.h: 2976: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 2977: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 2978: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 2979: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 2980: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 2981: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 2982: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 2983: };
[; ;pic18f45k22.h: 2984: struct {
[; ;pic18f45k22.h: 2985: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 2986: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 2987: };
[; ;pic18f45k22.h: 2988: struct {
[; ;pic18f45k22.h: 2989: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 2990: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 2991: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 2992: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 2993: };
[; ;pic18f45k22.h: 2994: } ECCP2ASbits_t;
[; ;pic18f45k22.h: 2995: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3083: typedef union {
[; ;pic18f45k22.h: 3084: struct {
[; ;pic18f45k22.h: 3085: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 3086: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 3087: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 3088: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 3089: };
[; ;pic18f45k22.h: 3090: struct {
[; ;pic18f45k22.h: 3091: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 3092: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 3093: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 3094: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 3095: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 3096: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 3097: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 3098: };
[; ;pic18f45k22.h: 3099: struct {
[; ;pic18f45k22.h: 3100: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 3101: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 3102: };
[; ;pic18f45k22.h: 3103: struct {
[; ;pic18f45k22.h: 3104: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 3105: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 3106: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 3107: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 3108: };
[; ;pic18f45k22.h: 3109: } CCP2ASbits_t;
[; ;pic18f45k22.h: 3110: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3200: extern volatile unsigned char PWM2CON @ 0xF65;
"3202
[; ;pic18f45k22.h: 3202: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f45k22.h: 3205: typedef union {
[; ;pic18f45k22.h: 3206: struct {
[; ;pic18f45k22.h: 3207: unsigned P2DC :7;
[; ;pic18f45k22.h: 3208: unsigned P2RSEN :1;
[; ;pic18f45k22.h: 3209: };
[; ;pic18f45k22.h: 3210: struct {
[; ;pic18f45k22.h: 3211: unsigned P2DC0 :1;
[; ;pic18f45k22.h: 3212: unsigned P2DC1 :1;
[; ;pic18f45k22.h: 3213: unsigned P2DC2 :1;
[; ;pic18f45k22.h: 3214: unsigned P2DC3 :1;
[; ;pic18f45k22.h: 3215: unsigned P2DC4 :1;
[; ;pic18f45k22.h: 3216: unsigned P2DC5 :1;
[; ;pic18f45k22.h: 3217: unsigned P2DC6 :1;
[; ;pic18f45k22.h: 3218: };
[; ;pic18f45k22.h: 3219: } PWM2CONbits_t;
[; ;pic18f45k22.h: 3220: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f45k22.h: 3270: extern volatile unsigned char CCP2CON @ 0xF66;
"3272
[; ;pic18f45k22.h: 3272: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f45k22.h: 3275: typedef union {
[; ;pic18f45k22.h: 3276: struct {
[; ;pic18f45k22.h: 3277: unsigned CCP2M :4;
[; ;pic18f45k22.h: 3278: unsigned DC2B :2;
[; ;pic18f45k22.h: 3279: unsigned P2M :2;
[; ;pic18f45k22.h: 3280: };
[; ;pic18f45k22.h: 3281: struct {
[; ;pic18f45k22.h: 3282: unsigned CCP2M0 :1;
[; ;pic18f45k22.h: 3283: unsigned CCP2M1 :1;
[; ;pic18f45k22.h: 3284: unsigned CCP2M2 :1;
[; ;pic18f45k22.h: 3285: unsigned CCP2M3 :1;
[; ;pic18f45k22.h: 3286: unsigned DC2B0 :1;
[; ;pic18f45k22.h: 3287: unsigned DC2B1 :1;
[; ;pic18f45k22.h: 3288: unsigned P2M0 :1;
[; ;pic18f45k22.h: 3289: unsigned P2M1 :1;
[; ;pic18f45k22.h: 3290: };
[; ;pic18f45k22.h: 3291: } CCP2CONbits_t;
[; ;pic18f45k22.h: 3292: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f45k22.h: 3352: extern volatile unsigned short CCPR2 @ 0xF67;
"3354
[; ;pic18f45k22.h: 3354: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f45k22.h: 3359: extern volatile unsigned char CCPR2L @ 0xF67;
"3361
[; ;pic18f45k22.h: 3361: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f45k22.h: 3364: typedef union {
[; ;pic18f45k22.h: 3365: struct {
[; ;pic18f45k22.h: 3366: unsigned CCPR2L :8;
[; ;pic18f45k22.h: 3367: };
[; ;pic18f45k22.h: 3368: } CCPR2Lbits_t;
[; ;pic18f45k22.h: 3369: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f45k22.h: 3379: extern volatile unsigned char CCPR2H @ 0xF68;
"3381
[; ;pic18f45k22.h: 3381: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f45k22.h: 3384: typedef union {
[; ;pic18f45k22.h: 3385: struct {
[; ;pic18f45k22.h: 3386: unsigned CCPR2H :8;
[; ;pic18f45k22.h: 3387: };
[; ;pic18f45k22.h: 3388: } CCPR2Hbits_t;
[; ;pic18f45k22.h: 3389: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f45k22.h: 3399: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3401
[; ;pic18f45k22.h: 3401: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f45k22.h: 3404: typedef union {
[; ;pic18f45k22.h: 3405: struct {
[; ;pic18f45k22.h: 3406: unsigned DHEN :1;
[; ;pic18f45k22.h: 3407: unsigned AHEN :1;
[; ;pic18f45k22.h: 3408: unsigned SBCDE :1;
[; ;pic18f45k22.h: 3409: unsigned SDAHT :1;
[; ;pic18f45k22.h: 3410: unsigned BOEN :1;
[; ;pic18f45k22.h: 3411: unsigned SCIE :1;
[; ;pic18f45k22.h: 3412: unsigned PCIE :1;
[; ;pic18f45k22.h: 3413: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 3414: };
[; ;pic18f45k22.h: 3415: } SSP2CON3bits_t;
[; ;pic18f45k22.h: 3416: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f45k22.h: 3461: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3463
[; ;pic18f45k22.h: 3463: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f45k22.h: 3466: typedef union {
[; ;pic18f45k22.h: 3467: struct {
[; ;pic18f45k22.h: 3468: unsigned MSK0 :1;
[; ;pic18f45k22.h: 3469: unsigned MSK1 :1;
[; ;pic18f45k22.h: 3470: unsigned MSK2 :1;
[; ;pic18f45k22.h: 3471: unsigned MSK3 :1;
[; ;pic18f45k22.h: 3472: unsigned MSK4 :1;
[; ;pic18f45k22.h: 3473: unsigned MSK5 :1;
[; ;pic18f45k22.h: 3474: unsigned MSK6 :1;
[; ;pic18f45k22.h: 3475: unsigned MSK7 :1;
[; ;pic18f45k22.h: 3476: };
[; ;pic18f45k22.h: 3477: struct {
[; ;pic18f45k22.h: 3478: unsigned MSK :8;
[; ;pic18f45k22.h: 3479: };
[; ;pic18f45k22.h: 3480: } SSP2MSKbits_t;
[; ;pic18f45k22.h: 3481: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f45k22.h: 3531: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3533
[; ;pic18f45k22.h: 3533: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f45k22.h: 3536: typedef union {
[; ;pic18f45k22.h: 3537: struct {
[; ;pic18f45k22.h: 3538: unsigned SEN :1;
[; ;pic18f45k22.h: 3539: unsigned RSEN :1;
[; ;pic18f45k22.h: 3540: unsigned PEN :1;
[; ;pic18f45k22.h: 3541: unsigned RCEN :1;
[; ;pic18f45k22.h: 3542: unsigned ACKEN :1;
[; ;pic18f45k22.h: 3543: unsigned ACKDT :1;
[; ;pic18f45k22.h: 3544: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 3545: unsigned GCEN :1;
[; ;pic18f45k22.h: 3546: };
[; ;pic18f45k22.h: 3547: struct {
[; ;pic18f45k22.h: 3548: unsigned SEN2 :1;
[; ;pic18f45k22.h: 3549: unsigned ADMSK12 :1;
[; ;pic18f45k22.h: 3550: unsigned ADMSK22 :1;
[; ;pic18f45k22.h: 3551: unsigned ADMSK32 :1;
[; ;pic18f45k22.h: 3552: unsigned ACKEN2 :1;
[; ;pic18f45k22.h: 3553: unsigned ACKDT2 :1;
[; ;pic18f45k22.h: 3554: unsigned ACKSTAT2 :1;
[; ;pic18f45k22.h: 3555: unsigned GCEN2 :1;
[; ;pic18f45k22.h: 3556: };
[; ;pic18f45k22.h: 3557: struct {
[; ;pic18f45k22.h: 3558: unsigned :1;
[; ;pic18f45k22.h: 3559: unsigned RSEN2 :1;
[; ;pic18f45k22.h: 3560: unsigned PEN2 :1;
[; ;pic18f45k22.h: 3561: unsigned RCEN2 :1;
[; ;pic18f45k22.h: 3562: unsigned ADMSK42 :1;
[; ;pic18f45k22.h: 3563: unsigned ADMSK52 :1;
[; ;pic18f45k22.h: 3564: };
[; ;pic18f45k22.h: 3565: } SSP2CON2bits_t;
[; ;pic18f45k22.h: 3566: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f45k22.h: 3676: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3678
[; ;pic18f45k22.h: 3678: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f45k22.h: 3681: typedef union {
[; ;pic18f45k22.h: 3682: struct {
[; ;pic18f45k22.h: 3683: unsigned SSPM :4;
[; ;pic18f45k22.h: 3684: unsigned CKP :1;
[; ;pic18f45k22.h: 3685: unsigned SSPEN :1;
[; ;pic18f45k22.h: 3686: unsigned SSPOV :1;
[; ;pic18f45k22.h: 3687: unsigned WCOL :1;
[; ;pic18f45k22.h: 3688: };
[; ;pic18f45k22.h: 3689: struct {
[; ;pic18f45k22.h: 3690: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 3691: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 3692: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 3693: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 3694: };
[; ;pic18f45k22.h: 3695: struct {
[; ;pic18f45k22.h: 3696: unsigned SSPM02 :1;
[; ;pic18f45k22.h: 3697: unsigned SSPM12 :1;
[; ;pic18f45k22.h: 3698: unsigned SSPM22 :1;
[; ;pic18f45k22.h: 3699: unsigned SSPM32 :1;
[; ;pic18f45k22.h: 3700: unsigned CKP2 :1;
[; ;pic18f45k22.h: 3701: unsigned SSPEN2 :1;
[; ;pic18f45k22.h: 3702: unsigned SSPOV2 :1;
[; ;pic18f45k22.h: 3703: unsigned WCOL2 :1;
[; ;pic18f45k22.h: 3704: };
[; ;pic18f45k22.h: 3705: } SSP2CON1bits_t;
[; ;pic18f45k22.h: 3706: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f45k22.h: 3796: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3798
[; ;pic18f45k22.h: 3798: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f45k22.h: 3801: typedef union {
[; ;pic18f45k22.h: 3802: struct {
[; ;pic18f45k22.h: 3803: unsigned :2;
[; ;pic18f45k22.h: 3804: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 3805: };
[; ;pic18f45k22.h: 3806: struct {
[; ;pic18f45k22.h: 3807: unsigned :5;
[; ;pic18f45k22.h: 3808: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 3809: };
[; ;pic18f45k22.h: 3810: struct {
[; ;pic18f45k22.h: 3811: unsigned BF :1;
[; ;pic18f45k22.h: 3812: unsigned UA :1;
[; ;pic18f45k22.h: 3813: unsigned R_nW :1;
[; ;pic18f45k22.h: 3814: unsigned S :1;
[; ;pic18f45k22.h: 3815: unsigned P :1;
[; ;pic18f45k22.h: 3816: unsigned D_nA :1;
[; ;pic18f45k22.h: 3817: unsigned CKE :1;
[; ;pic18f45k22.h: 3818: unsigned SMP :1;
[; ;pic18f45k22.h: 3819: };
[; ;pic18f45k22.h: 3820: struct {
[; ;pic18f45k22.h: 3821: unsigned :2;
[; ;pic18f45k22.h: 3822: unsigned R :1;
[; ;pic18f45k22.h: 3823: unsigned :2;
[; ;pic18f45k22.h: 3824: unsigned D :1;
[; ;pic18f45k22.h: 3825: };
[; ;pic18f45k22.h: 3826: struct {
[; ;pic18f45k22.h: 3827: unsigned :2;
[; ;pic18f45k22.h: 3828: unsigned W :1;
[; ;pic18f45k22.h: 3829: unsigned :2;
[; ;pic18f45k22.h: 3830: unsigned A :1;
[; ;pic18f45k22.h: 3831: };
[; ;pic18f45k22.h: 3832: struct {
[; ;pic18f45k22.h: 3833: unsigned :2;
[; ;pic18f45k22.h: 3834: unsigned nW :1;
[; ;pic18f45k22.h: 3835: unsigned :2;
[; ;pic18f45k22.h: 3836: unsigned nA :1;
[; ;pic18f45k22.h: 3837: };
[; ;pic18f45k22.h: 3838: struct {
[; ;pic18f45k22.h: 3839: unsigned :2;
[; ;pic18f45k22.h: 3840: unsigned R_W :1;
[; ;pic18f45k22.h: 3841: unsigned :2;
[; ;pic18f45k22.h: 3842: unsigned D_A :1;
[; ;pic18f45k22.h: 3843: };
[; ;pic18f45k22.h: 3844: struct {
[; ;pic18f45k22.h: 3845: unsigned :2;
[; ;pic18f45k22.h: 3846: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 3847: };
[; ;pic18f45k22.h: 3848: struct {
[; ;pic18f45k22.h: 3849: unsigned :5;
[; ;pic18f45k22.h: 3850: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 3851: };
[; ;pic18f45k22.h: 3852: struct {
[; ;pic18f45k22.h: 3853: unsigned :2;
[; ;pic18f45k22.h: 3854: unsigned nWRITE :1;
[; ;pic18f45k22.h: 3855: unsigned :2;
[; ;pic18f45k22.h: 3856: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 3857: };
[; ;pic18f45k22.h: 3858: struct {
[; ;pic18f45k22.h: 3859: unsigned BF2 :1;
[; ;pic18f45k22.h: 3860: unsigned UA2 :1;
[; ;pic18f45k22.h: 3861: unsigned I2C_READ2 :1;
[; ;pic18f45k22.h: 3862: unsigned I2C_START2 :1;
[; ;pic18f45k22.h: 3863: unsigned I2C_STOP2 :1;
[; ;pic18f45k22.h: 3864: unsigned DA2 :1;
[; ;pic18f45k22.h: 3865: unsigned CKE2 :1;
[; ;pic18f45k22.h: 3866: unsigned SMP2 :1;
[; ;pic18f45k22.h: 3867: };
[; ;pic18f45k22.h: 3868: struct {
[; ;pic18f45k22.h: 3869: unsigned :2;
[; ;pic18f45k22.h: 3870: unsigned READ_WRITE2 :1;
[; ;pic18f45k22.h: 3871: unsigned S2 :1;
[; ;pic18f45k22.h: 3872: unsigned P2 :1;
[; ;pic18f45k22.h: 3873: unsigned DATA_ADDRESS2 :1;
[; ;pic18f45k22.h: 3874: };
[; ;pic18f45k22.h: 3875: struct {
[; ;pic18f45k22.h: 3876: unsigned :2;
[; ;pic18f45k22.h: 3877: unsigned RW2 :1;
[; ;pic18f45k22.h: 3878: unsigned START2 :1;
[; ;pic18f45k22.h: 3879: unsigned STOP2 :1;
[; ;pic18f45k22.h: 3880: unsigned D_A2 :1;
[; ;pic18f45k22.h: 3881: };
[; ;pic18f45k22.h: 3882: struct {
[; ;pic18f45k22.h: 3883: unsigned :5;
[; ;pic18f45k22.h: 3884: unsigned D_NOT_A2 :1;
[; ;pic18f45k22.h: 3885: };
[; ;pic18f45k22.h: 3886: struct {
[; ;pic18f45k22.h: 3887: unsigned :2;
[; ;pic18f45k22.h: 3888: unsigned R_W2 :1;
[; ;pic18f45k22.h: 3889: unsigned :2;
[; ;pic18f45k22.h: 3890: unsigned D_nA2 :1;
[; ;pic18f45k22.h: 3891: };
[; ;pic18f45k22.h: 3892: struct {
[; ;pic18f45k22.h: 3893: unsigned :2;
[; ;pic18f45k22.h: 3894: unsigned R_NOT_W2 :1;
[; ;pic18f45k22.h: 3895: };
[; ;pic18f45k22.h: 3896: struct {
[; ;pic18f45k22.h: 3897: unsigned :2;
[; ;pic18f45k22.h: 3898: unsigned R_nW2 :1;
[; ;pic18f45k22.h: 3899: unsigned :2;
[; ;pic18f45k22.h: 3900: unsigned I2C_DAT2 :1;
[; ;pic18f45k22.h: 3901: };
[; ;pic18f45k22.h: 3902: struct {
[; ;pic18f45k22.h: 3903: unsigned :2;
[; ;pic18f45k22.h: 3904: unsigned NOT_W2 :1;
[; ;pic18f45k22.h: 3905: };
[; ;pic18f45k22.h: 3906: struct {
[; ;pic18f45k22.h: 3907: unsigned :5;
[; ;pic18f45k22.h: 3908: unsigned NOT_A2 :1;
[; ;pic18f45k22.h: 3909: };
[; ;pic18f45k22.h: 3910: struct {
[; ;pic18f45k22.h: 3911: unsigned :2;
[; ;pic18f45k22.h: 3912: unsigned nW2 :1;
[; ;pic18f45k22.h: 3913: unsigned :2;
[; ;pic18f45k22.h: 3914: unsigned nA2 :1;
[; ;pic18f45k22.h: 3915: };
[; ;pic18f45k22.h: 3916: struct {
[; ;pic18f45k22.h: 3917: unsigned :2;
[; ;pic18f45k22.h: 3918: unsigned NOT_WRITE2 :1;
[; ;pic18f45k22.h: 3919: };
[; ;pic18f45k22.h: 3920: struct {
[; ;pic18f45k22.h: 3921: unsigned :5;
[; ;pic18f45k22.h: 3922: unsigned NOT_ADDRESS2 :1;
[; ;pic18f45k22.h: 3923: };
[; ;pic18f45k22.h: 3924: struct {
[; ;pic18f45k22.h: 3925: unsigned :2;
[; ;pic18f45k22.h: 3926: unsigned nWRITE2 :1;
[; ;pic18f45k22.h: 3927: unsigned :2;
[; ;pic18f45k22.h: 3928: unsigned nADDRESS2 :1;
[; ;pic18f45k22.h: 3929: };
[; ;pic18f45k22.h: 3930: } SSP2STATbits_t;
[; ;pic18f45k22.h: 3931: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f45k22.h: 4196: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4198
[; ;pic18f45k22.h: 4198: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f45k22.h: 4201: typedef union {
[; ;pic18f45k22.h: 4202: struct {
[; ;pic18f45k22.h: 4203: unsigned SSPADD :8;
[; ;pic18f45k22.h: 4204: };
[; ;pic18f45k22.h: 4205: struct {
[; ;pic18f45k22.h: 4206: unsigned MSK02 :1;
[; ;pic18f45k22.h: 4207: unsigned MSK12 :1;
[; ;pic18f45k22.h: 4208: unsigned MSK22 :1;
[; ;pic18f45k22.h: 4209: unsigned MSK32 :1;
[; ;pic18f45k22.h: 4210: unsigned MSK42 :1;
[; ;pic18f45k22.h: 4211: unsigned MSK52 :1;
[; ;pic18f45k22.h: 4212: unsigned MSK62 :1;
[; ;pic18f45k22.h: 4213: unsigned MSK72 :1;
[; ;pic18f45k22.h: 4214: };
[; ;pic18f45k22.h: 4215: } SSP2ADDbits_t;
[; ;pic18f45k22.h: 4216: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f45k22.h: 4266: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4268
[; ;pic18f45k22.h: 4268: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f45k22.h: 4271: typedef union {
[; ;pic18f45k22.h: 4272: struct {
[; ;pic18f45k22.h: 4273: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 4274: };
[; ;pic18f45k22.h: 4275: } SSP2BUFbits_t;
[; ;pic18f45k22.h: 4276: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f45k22.h: 4286: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4288
[; ;pic18f45k22.h: 4288: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f45k22.h: 4291: extern volatile unsigned char BAUD2CON @ 0xF70;
"4293
[; ;pic18f45k22.h: 4293: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f45k22.h: 4296: typedef union {
[; ;pic18f45k22.h: 4297: struct {
[; ;pic18f45k22.h: 4298: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4299: unsigned WUE :1;
[; ;pic18f45k22.h: 4300: unsigned :1;
[; ;pic18f45k22.h: 4301: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4302: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4303: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4304: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4305: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4306: };
[; ;pic18f45k22.h: 4307: struct {
[; ;pic18f45k22.h: 4308: unsigned :4;
[; ;pic18f45k22.h: 4309: unsigned SCKP :1;
[; ;pic18f45k22.h: 4310: };
[; ;pic18f45k22.h: 4311: struct {
[; ;pic18f45k22.h: 4312: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4313: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4314: unsigned :1;
[; ;pic18f45k22.h: 4315: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4316: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4317: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4318: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4319: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4320: };
[; ;pic18f45k22.h: 4321: struct {
[; ;pic18f45k22.h: 4322: unsigned :4;
[; ;pic18f45k22.h: 4323: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4324: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4325: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4326: };
[; ;pic18f45k22.h: 4327: } BAUDCON2bits_t;
[; ;pic18f45k22.h: 4328: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f45k22.h: 4421: typedef union {
[; ;pic18f45k22.h: 4422: struct {
[; ;pic18f45k22.h: 4423: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4424: unsigned WUE :1;
[; ;pic18f45k22.h: 4425: unsigned :1;
[; ;pic18f45k22.h: 4426: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4427: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4428: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4429: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4430: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4431: };
[; ;pic18f45k22.h: 4432: struct {
[; ;pic18f45k22.h: 4433: unsigned :4;
[; ;pic18f45k22.h: 4434: unsigned SCKP :1;
[; ;pic18f45k22.h: 4435: };
[; ;pic18f45k22.h: 4436: struct {
[; ;pic18f45k22.h: 4437: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4438: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4439: unsigned :1;
[; ;pic18f45k22.h: 4440: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4441: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4442: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4443: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4444: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4445: };
[; ;pic18f45k22.h: 4446: struct {
[; ;pic18f45k22.h: 4447: unsigned :4;
[; ;pic18f45k22.h: 4448: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4449: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4450: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4451: };
[; ;pic18f45k22.h: 4452: } BAUD2CONbits_t;
[; ;pic18f45k22.h: 4453: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f45k22.h: 4548: extern volatile unsigned char RCSTA2 @ 0xF71;
"4550
[; ;pic18f45k22.h: 4550: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f45k22.h: 4553: extern volatile unsigned char RC2STA @ 0xF71;
"4555
[; ;pic18f45k22.h: 4555: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f45k22.h: 4558: typedef union {
[; ;pic18f45k22.h: 4559: struct {
[; ;pic18f45k22.h: 4560: unsigned RX9D :1;
[; ;pic18f45k22.h: 4561: unsigned OERR :1;
[; ;pic18f45k22.h: 4562: unsigned FERR :1;
[; ;pic18f45k22.h: 4563: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4564: unsigned CREN :1;
[; ;pic18f45k22.h: 4565: unsigned SREN :1;
[; ;pic18f45k22.h: 4566: unsigned RX9 :1;
[; ;pic18f45k22.h: 4567: unsigned SPEN :1;
[; ;pic18f45k22.h: 4568: };
[; ;pic18f45k22.h: 4569: struct {
[; ;pic18f45k22.h: 4570: unsigned :3;
[; ;pic18f45k22.h: 4571: unsigned ADEN :1;
[; ;pic18f45k22.h: 4572: };
[; ;pic18f45k22.h: 4573: struct {
[; ;pic18f45k22.h: 4574: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4575: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4576: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4577: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4578: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4579: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4580: unsigned RX92 :1;
[; ;pic18f45k22.h: 4581: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4582: };
[; ;pic18f45k22.h: 4583: struct {
[; ;pic18f45k22.h: 4584: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4585: unsigned :5;
[; ;pic18f45k22.h: 4586: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4587: };
[; ;pic18f45k22.h: 4588: struct {
[; ;pic18f45k22.h: 4589: unsigned :6;
[; ;pic18f45k22.h: 4590: unsigned RC92 :1;
[; ;pic18f45k22.h: 4591: };
[; ;pic18f45k22.h: 4592: } RCSTA2bits_t;
[; ;pic18f45k22.h: 4593: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f45k22.h: 4696: typedef union {
[; ;pic18f45k22.h: 4697: struct {
[; ;pic18f45k22.h: 4698: unsigned RX9D :1;
[; ;pic18f45k22.h: 4699: unsigned OERR :1;
[; ;pic18f45k22.h: 4700: unsigned FERR :1;
[; ;pic18f45k22.h: 4701: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4702: unsigned CREN :1;
[; ;pic18f45k22.h: 4703: unsigned SREN :1;
[; ;pic18f45k22.h: 4704: unsigned RX9 :1;
[; ;pic18f45k22.h: 4705: unsigned SPEN :1;
[; ;pic18f45k22.h: 4706: };
[; ;pic18f45k22.h: 4707: struct {
[; ;pic18f45k22.h: 4708: unsigned :3;
[; ;pic18f45k22.h: 4709: unsigned ADEN :1;
[; ;pic18f45k22.h: 4710: };
[; ;pic18f45k22.h: 4711: struct {
[; ;pic18f45k22.h: 4712: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4713: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4714: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4715: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4716: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4717: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4718: unsigned RX92 :1;
[; ;pic18f45k22.h: 4719: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4720: };
[; ;pic18f45k22.h: 4721: struct {
[; ;pic18f45k22.h: 4722: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4723: unsigned :5;
[; ;pic18f45k22.h: 4724: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4725: };
[; ;pic18f45k22.h: 4726: struct {
[; ;pic18f45k22.h: 4727: unsigned :6;
[; ;pic18f45k22.h: 4728: unsigned RC92 :1;
[; ;pic18f45k22.h: 4729: };
[; ;pic18f45k22.h: 4730: } RC2STAbits_t;
[; ;pic18f45k22.h: 4731: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f45k22.h: 4836: extern volatile unsigned char TXSTA2 @ 0xF72;
"4838
[; ;pic18f45k22.h: 4838: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f45k22.h: 4841: extern volatile unsigned char TX2STA @ 0xF72;
"4843
[; ;pic18f45k22.h: 4843: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f45k22.h: 4846: typedef union {
[; ;pic18f45k22.h: 4847: struct {
[; ;pic18f45k22.h: 4848: unsigned TX9D :1;
[; ;pic18f45k22.h: 4849: unsigned TRMT :1;
[; ;pic18f45k22.h: 4850: unsigned BRGH :1;
[; ;pic18f45k22.h: 4851: unsigned SENDB :1;
[; ;pic18f45k22.h: 4852: unsigned SYNC :1;
[; ;pic18f45k22.h: 4853: unsigned TXEN :1;
[; ;pic18f45k22.h: 4854: unsigned TX9 :1;
[; ;pic18f45k22.h: 4855: unsigned CSRC :1;
[; ;pic18f45k22.h: 4856: };
[; ;pic18f45k22.h: 4857: struct {
[; ;pic18f45k22.h: 4858: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 4859: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 4860: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 4861: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 4862: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 4863: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 4864: unsigned TX92 :1;
[; ;pic18f45k22.h: 4865: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 4866: };
[; ;pic18f45k22.h: 4867: struct {
[; ;pic18f45k22.h: 4868: unsigned TXD82 :1;
[; ;pic18f45k22.h: 4869: unsigned :5;
[; ;pic18f45k22.h: 4870: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 4871: };
[; ;pic18f45k22.h: 4872: } TXSTA2bits_t;
[; ;pic18f45k22.h: 4873: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f45k22.h: 4966: typedef union {
[; ;pic18f45k22.h: 4967: struct {
[; ;pic18f45k22.h: 4968: unsigned TX9D :1;
[; ;pic18f45k22.h: 4969: unsigned TRMT :1;
[; ;pic18f45k22.h: 4970: unsigned BRGH :1;
[; ;pic18f45k22.h: 4971: unsigned SENDB :1;
[; ;pic18f45k22.h: 4972: unsigned SYNC :1;
[; ;pic18f45k22.h: 4973: unsigned TXEN :1;
[; ;pic18f45k22.h: 4974: unsigned TX9 :1;
[; ;pic18f45k22.h: 4975: unsigned CSRC :1;
[; ;pic18f45k22.h: 4976: };
[; ;pic18f45k22.h: 4977: struct {
[; ;pic18f45k22.h: 4978: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 4979: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 4980: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 4981: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 4982: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 4983: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 4984: unsigned TX92 :1;
[; ;pic18f45k22.h: 4985: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 4986: };
[; ;pic18f45k22.h: 4987: struct {
[; ;pic18f45k22.h: 4988: unsigned TXD82 :1;
[; ;pic18f45k22.h: 4989: unsigned :5;
[; ;pic18f45k22.h: 4990: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 4991: };
[; ;pic18f45k22.h: 4992: } TX2STAbits_t;
[; ;pic18f45k22.h: 4993: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f45k22.h: 5088: extern volatile unsigned char TXREG2 @ 0xF73;
"5090
[; ;pic18f45k22.h: 5090: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f45k22.h: 5093: extern volatile unsigned char TX2REG @ 0xF73;
"5095
[; ;pic18f45k22.h: 5095: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f45k22.h: 5098: typedef union {
[; ;pic18f45k22.h: 5099: struct {
[; ;pic18f45k22.h: 5100: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5101: };
[; ;pic18f45k22.h: 5102: } TXREG2bits_t;
[; ;pic18f45k22.h: 5103: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f45k22.h: 5111: typedef union {
[; ;pic18f45k22.h: 5112: struct {
[; ;pic18f45k22.h: 5113: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5114: };
[; ;pic18f45k22.h: 5115: } TX2REGbits_t;
[; ;pic18f45k22.h: 5116: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f45k22.h: 5126: extern volatile unsigned char RCREG2 @ 0xF74;
"5128
[; ;pic18f45k22.h: 5128: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f45k22.h: 5131: extern volatile unsigned char RC2REG @ 0xF74;
"5133
[; ;pic18f45k22.h: 5133: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f45k22.h: 5136: typedef union {
[; ;pic18f45k22.h: 5137: struct {
[; ;pic18f45k22.h: 5138: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5139: };
[; ;pic18f45k22.h: 5140: } RCREG2bits_t;
[; ;pic18f45k22.h: 5141: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f45k22.h: 5149: typedef union {
[; ;pic18f45k22.h: 5150: struct {
[; ;pic18f45k22.h: 5151: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5152: };
[; ;pic18f45k22.h: 5153: } RC2REGbits_t;
[; ;pic18f45k22.h: 5154: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f45k22.h: 5164: extern volatile unsigned char SPBRG2 @ 0xF75;
"5166
[; ;pic18f45k22.h: 5166: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f45k22.h: 5169: extern volatile unsigned char SP2BRG @ 0xF75;
"5171
[; ;pic18f45k22.h: 5171: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f45k22.h: 5174: typedef union {
[; ;pic18f45k22.h: 5175: struct {
[; ;pic18f45k22.h: 5176: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5177: };
[; ;pic18f45k22.h: 5178: } SPBRG2bits_t;
[; ;pic18f45k22.h: 5179: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f45k22.h: 5187: typedef union {
[; ;pic18f45k22.h: 5188: struct {
[; ;pic18f45k22.h: 5189: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5190: };
[; ;pic18f45k22.h: 5191: } SP2BRGbits_t;
[; ;pic18f45k22.h: 5192: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f45k22.h: 5202: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5204
[; ;pic18f45k22.h: 5204: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f45k22.h: 5207: extern volatile unsigned char SP2BRGH @ 0xF76;
"5209
[; ;pic18f45k22.h: 5209: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f45k22.h: 5212: typedef union {
[; ;pic18f45k22.h: 5213: struct {
[; ;pic18f45k22.h: 5214: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5215: };
[; ;pic18f45k22.h: 5216: } SPBRGH2bits_t;
[; ;pic18f45k22.h: 5217: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f45k22.h: 5225: typedef union {
[; ;pic18f45k22.h: 5226: struct {
[; ;pic18f45k22.h: 5227: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5228: };
[; ;pic18f45k22.h: 5229: } SP2BRGHbits_t;
[; ;pic18f45k22.h: 5230: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f45k22.h: 5240: extern volatile unsigned char CM2CON1 @ 0xF77;
"5242
[; ;pic18f45k22.h: 5242: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f45k22.h: 5245: extern volatile unsigned char CM12CON @ 0xF77;
"5247
[; ;pic18f45k22.h: 5247: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f45k22.h: 5250: typedef union {
[; ;pic18f45k22.h: 5251: struct {
[; ;pic18f45k22.h: 5252: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5253: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5254: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5255: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5256: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5257: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5258: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5259: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5260: };
[; ;pic18f45k22.h: 5261: } CM2CON1bits_t;
[; ;pic18f45k22.h: 5262: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f45k22.h: 5305: typedef union {
[; ;pic18f45k22.h: 5306: struct {
[; ;pic18f45k22.h: 5307: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5308: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5309: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5310: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5311: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5312: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5313: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5314: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5315: };
[; ;pic18f45k22.h: 5316: } CM12CONbits_t;
[; ;pic18f45k22.h: 5317: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f45k22.h: 5362: extern volatile unsigned char CM2CON0 @ 0xF78;
"5364
[; ;pic18f45k22.h: 5364: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f45k22.h: 5367: extern volatile unsigned char CM2CON @ 0xF78;
"5369
[; ;pic18f45k22.h: 5369: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f45k22.h: 5372: typedef union {
[; ;pic18f45k22.h: 5373: struct {
[; ;pic18f45k22.h: 5374: unsigned C2CH :2;
[; ;pic18f45k22.h: 5375: unsigned C2R :1;
[; ;pic18f45k22.h: 5376: unsigned C2SP :1;
[; ;pic18f45k22.h: 5377: unsigned C2POL :1;
[; ;pic18f45k22.h: 5378: unsigned C2OE :1;
[; ;pic18f45k22.h: 5379: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5380: unsigned C2ON :1;
[; ;pic18f45k22.h: 5381: };
[; ;pic18f45k22.h: 5382: struct {
[; ;pic18f45k22.h: 5383: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5384: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5385: };
[; ;pic18f45k22.h: 5386: struct {
[; ;pic18f45k22.h: 5387: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5388: };
[; ;pic18f45k22.h: 5389: struct {
[; ;pic18f45k22.h: 5390: unsigned :1;
[; ;pic18f45k22.h: 5391: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5392: };
[; ;pic18f45k22.h: 5393: struct {
[; ;pic18f45k22.h: 5394: unsigned :6;
[; ;pic18f45k22.h: 5395: unsigned COE2 :1;
[; ;pic18f45k22.h: 5396: };
[; ;pic18f45k22.h: 5397: struct {
[; ;pic18f45k22.h: 5398: unsigned :7;
[; ;pic18f45k22.h: 5399: unsigned CON2 :1;
[; ;pic18f45k22.h: 5400: };
[; ;pic18f45k22.h: 5401: struct {
[; ;pic18f45k22.h: 5402: unsigned :5;
[; ;pic18f45k22.h: 5403: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5404: };
[; ;pic18f45k22.h: 5405: struct {
[; ;pic18f45k22.h: 5406: unsigned :2;
[; ;pic18f45k22.h: 5407: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5408: };
[; ;pic18f45k22.h: 5409: struct {
[; ;pic18f45k22.h: 5410: unsigned :3;
[; ;pic18f45k22.h: 5411: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5412: };
[; ;pic18f45k22.h: 5413: struct {
[; ;pic18f45k22.h: 5414: unsigned :4;
[; ;pic18f45k22.h: 5415: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5416: };
[; ;pic18f45k22.h: 5417: } CM2CON0bits_t;
[; ;pic18f45k22.h: 5418: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f45k22.h: 5506: typedef union {
[; ;pic18f45k22.h: 5507: struct {
[; ;pic18f45k22.h: 5508: unsigned C2CH :2;
[; ;pic18f45k22.h: 5509: unsigned C2R :1;
[; ;pic18f45k22.h: 5510: unsigned C2SP :1;
[; ;pic18f45k22.h: 5511: unsigned C2POL :1;
[; ;pic18f45k22.h: 5512: unsigned C2OE :1;
[; ;pic18f45k22.h: 5513: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5514: unsigned C2ON :1;
[; ;pic18f45k22.h: 5515: };
[; ;pic18f45k22.h: 5516: struct {
[; ;pic18f45k22.h: 5517: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5518: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5519: };
[; ;pic18f45k22.h: 5520: struct {
[; ;pic18f45k22.h: 5521: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5522: };
[; ;pic18f45k22.h: 5523: struct {
[; ;pic18f45k22.h: 5524: unsigned :1;
[; ;pic18f45k22.h: 5525: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5526: };
[; ;pic18f45k22.h: 5527: struct {
[; ;pic18f45k22.h: 5528: unsigned :6;
[; ;pic18f45k22.h: 5529: unsigned COE2 :1;
[; ;pic18f45k22.h: 5530: };
[; ;pic18f45k22.h: 5531: struct {
[; ;pic18f45k22.h: 5532: unsigned :7;
[; ;pic18f45k22.h: 5533: unsigned CON2 :1;
[; ;pic18f45k22.h: 5534: };
[; ;pic18f45k22.h: 5535: struct {
[; ;pic18f45k22.h: 5536: unsigned :5;
[; ;pic18f45k22.h: 5537: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5538: };
[; ;pic18f45k22.h: 5539: struct {
[; ;pic18f45k22.h: 5540: unsigned :2;
[; ;pic18f45k22.h: 5541: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5542: };
[; ;pic18f45k22.h: 5543: struct {
[; ;pic18f45k22.h: 5544: unsigned :3;
[; ;pic18f45k22.h: 5545: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5546: };
[; ;pic18f45k22.h: 5547: struct {
[; ;pic18f45k22.h: 5548: unsigned :4;
[; ;pic18f45k22.h: 5549: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5550: };
[; ;pic18f45k22.h: 5551: } CM2CONbits_t;
[; ;pic18f45k22.h: 5552: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f45k22.h: 5642: extern volatile unsigned char CM1CON0 @ 0xF79;
"5644
[; ;pic18f45k22.h: 5644: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f45k22.h: 5647: extern volatile unsigned char CM1CON @ 0xF79;
"5649
[; ;pic18f45k22.h: 5649: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f45k22.h: 5652: typedef union {
[; ;pic18f45k22.h: 5653: struct {
[; ;pic18f45k22.h: 5654: unsigned C1CH :2;
[; ;pic18f45k22.h: 5655: unsigned C1R :1;
[; ;pic18f45k22.h: 5656: unsigned C1SP :1;
[; ;pic18f45k22.h: 5657: unsigned C1POL :1;
[; ;pic18f45k22.h: 5658: unsigned C1OE :1;
[; ;pic18f45k22.h: 5659: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5660: unsigned C1ON :1;
[; ;pic18f45k22.h: 5661: };
[; ;pic18f45k22.h: 5662: struct {
[; ;pic18f45k22.h: 5663: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5664: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5665: };
[; ;pic18f45k22.h: 5666: struct {
[; ;pic18f45k22.h: 5667: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5668: };
[; ;pic18f45k22.h: 5669: struct {
[; ;pic18f45k22.h: 5670: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5671: };
[; ;pic18f45k22.h: 5672: struct {
[; ;pic18f45k22.h: 5673: unsigned :1;
[; ;pic18f45k22.h: 5674: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5675: };
[; ;pic18f45k22.h: 5676: struct {
[; ;pic18f45k22.h: 5677: unsigned :1;
[; ;pic18f45k22.h: 5678: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5679: };
[; ;pic18f45k22.h: 5680: struct {
[; ;pic18f45k22.h: 5681: unsigned :6;
[; ;pic18f45k22.h: 5682: unsigned COE :1;
[; ;pic18f45k22.h: 5683: };
[; ;pic18f45k22.h: 5684: struct {
[; ;pic18f45k22.h: 5685: unsigned :6;
[; ;pic18f45k22.h: 5686: unsigned COE1 :1;
[; ;pic18f45k22.h: 5687: };
[; ;pic18f45k22.h: 5688: struct {
[; ;pic18f45k22.h: 5689: unsigned :7;
[; ;pic18f45k22.h: 5690: unsigned CON :1;
[; ;pic18f45k22.h: 5691: };
[; ;pic18f45k22.h: 5692: struct {
[; ;pic18f45k22.h: 5693: unsigned :7;
[; ;pic18f45k22.h: 5694: unsigned CON1 :1;
[; ;pic18f45k22.h: 5695: };
[; ;pic18f45k22.h: 5696: struct {
[; ;pic18f45k22.h: 5697: unsigned :5;
[; ;pic18f45k22.h: 5698: unsigned CPOL :1;
[; ;pic18f45k22.h: 5699: };
[; ;pic18f45k22.h: 5700: struct {
[; ;pic18f45k22.h: 5701: unsigned :5;
[; ;pic18f45k22.h: 5702: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 5703: };
[; ;pic18f45k22.h: 5704: struct {
[; ;pic18f45k22.h: 5705: unsigned :2;
[; ;pic18f45k22.h: 5706: unsigned CREF :1;
[; ;pic18f45k22.h: 5707: };
[; ;pic18f45k22.h: 5708: struct {
[; ;pic18f45k22.h: 5709: unsigned :2;
[; ;pic18f45k22.h: 5710: unsigned CREF1 :1;
[; ;pic18f45k22.h: 5711: };
[; ;pic18f45k22.h: 5712: struct {
[; ;pic18f45k22.h: 5713: unsigned :3;
[; ;pic18f45k22.h: 5714: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 5715: };
[; ;pic18f45k22.h: 5716: struct {
[; ;pic18f45k22.h: 5717: unsigned :3;
[; ;pic18f45k22.h: 5718: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 5719: };
[; ;pic18f45k22.h: 5720: struct {
[; ;pic18f45k22.h: 5721: unsigned :4;
[; ;pic18f45k22.h: 5722: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 5723: };
[; ;pic18f45k22.h: 5724: struct {
[; ;pic18f45k22.h: 5725: unsigned :4;
[; ;pic18f45k22.h: 5726: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 5727: };
[; ;pic18f45k22.h: 5728: } CM1CON0bits_t;
[; ;pic18f45k22.h: 5729: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f45k22.h: 5857: typedef union {
[; ;pic18f45k22.h: 5858: struct {
[; ;pic18f45k22.h: 5859: unsigned C1CH :2;
[; ;pic18f45k22.h: 5860: unsigned C1R :1;
[; ;pic18f45k22.h: 5861: unsigned C1SP :1;
[; ;pic18f45k22.h: 5862: unsigned C1POL :1;
[; ;pic18f45k22.h: 5863: unsigned C1OE :1;
[; ;pic18f45k22.h: 5864: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5865: unsigned C1ON :1;
[; ;pic18f45k22.h: 5866: };
[; ;pic18f45k22.h: 5867: struct {
[; ;pic18f45k22.h: 5868: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5869: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5870: };
[; ;pic18f45k22.h: 5871: struct {
[; ;pic18f45k22.h: 5872: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5873: };
[; ;pic18f45k22.h: 5874: struct {
[; ;pic18f45k22.h: 5875: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5876: };
[; ;pic18f45k22.h: 5877: struct {
[; ;pic18f45k22.h: 5878: unsigned :1;
[; ;pic18f45k22.h: 5879: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5880: };
[; ;pic18f45k22.h: 5881: struct {
[; ;pic18f45k22.h: 5882: unsigned :1;
[; ;pic18f45k22.h: 5883: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5884: };
[; ;pic18f45k22.h: 5885: struct {
[; ;pic18f45k22.h: 5886: unsigned :6;
[; ;pic18f45k22.h: 5887: unsigned COE :1;
[; ;pic18f45k22.h: 5888: };
[; ;pic18f45k22.h: 5889: struct {
[; ;pic18f45k22.h: 5890: unsigned :6;
[; ;pic18f45k22.h: 5891: unsigned COE1 :1;
[; ;pic18f45k22.h: 5892: };
[; ;pic18f45k22.h: 5893: struct {
[; ;pic18f45k22.h: 5894: unsigned :7;
[; ;pic18f45k22.h: 5895: unsigned CON :1;
[; ;pic18f45k22.h: 5896: };
[; ;pic18f45k22.h: 5897: struct {
[; ;pic18f45k22.h: 5898: unsigned :7;
[; ;pic18f45k22.h: 5899: unsigned CON1 :1;
[; ;pic18f45k22.h: 5900: };
[; ;pic18f45k22.h: 5901: struct {
[; ;pic18f45k22.h: 5902: unsigned :5;
[; ;pic18f45k22.h: 5903: unsigned CPOL :1;
[; ;pic18f45k22.h: 5904: };
[; ;pic18f45k22.h: 5905: struct {
[; ;pic18f45k22.h: 5906: unsigned :5;
[; ;pic18f45k22.h: 5907: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 5908: };
[; ;pic18f45k22.h: 5909: struct {
[; ;pic18f45k22.h: 5910: unsigned :2;
[; ;pic18f45k22.h: 5911: unsigned CREF :1;
[; ;pic18f45k22.h: 5912: };
[; ;pic18f45k22.h: 5913: struct {
[; ;pic18f45k22.h: 5914: unsigned :2;
[; ;pic18f45k22.h: 5915: unsigned CREF1 :1;
[; ;pic18f45k22.h: 5916: };
[; ;pic18f45k22.h: 5917: struct {
[; ;pic18f45k22.h: 5918: unsigned :3;
[; ;pic18f45k22.h: 5919: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 5920: };
[; ;pic18f45k22.h: 5921: struct {
[; ;pic18f45k22.h: 5922: unsigned :3;
[; ;pic18f45k22.h: 5923: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 5924: };
[; ;pic18f45k22.h: 5925: struct {
[; ;pic18f45k22.h: 5926: unsigned :4;
[; ;pic18f45k22.h: 5927: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 5928: };
[; ;pic18f45k22.h: 5929: struct {
[; ;pic18f45k22.h: 5930: unsigned :4;
[; ;pic18f45k22.h: 5931: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 5932: };
[; ;pic18f45k22.h: 5933: } CM1CONbits_t;
[; ;pic18f45k22.h: 5934: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f45k22.h: 6064: extern volatile unsigned char PIE4 @ 0xF7A;
"6066
[; ;pic18f45k22.h: 6066: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f45k22.h: 6069: typedef union {
[; ;pic18f45k22.h: 6070: struct {
[; ;pic18f45k22.h: 6071: unsigned CCP3IE :1;
[; ;pic18f45k22.h: 6072: unsigned CCP4IE :1;
[; ;pic18f45k22.h: 6073: unsigned CCP5IE :1;
[; ;pic18f45k22.h: 6074: };
[; ;pic18f45k22.h: 6075: } PIE4bits_t;
[; ;pic18f45k22.h: 6076: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f45k22.h: 6096: extern volatile unsigned char PIR4 @ 0xF7B;
"6098
[; ;pic18f45k22.h: 6098: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f45k22.h: 6101: typedef union {
[; ;pic18f45k22.h: 6102: struct {
[; ;pic18f45k22.h: 6103: unsigned CCP3IF :1;
[; ;pic18f45k22.h: 6104: unsigned CCP4IF :1;
[; ;pic18f45k22.h: 6105: unsigned CCP5IF :1;
[; ;pic18f45k22.h: 6106: };
[; ;pic18f45k22.h: 6107: } PIR4bits_t;
[; ;pic18f45k22.h: 6108: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f45k22.h: 6128: extern volatile unsigned char IPR4 @ 0xF7C;
"6130
[; ;pic18f45k22.h: 6130: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f45k22.h: 6133: typedef union {
[; ;pic18f45k22.h: 6134: struct {
[; ;pic18f45k22.h: 6135: unsigned CCP3IP :1;
[; ;pic18f45k22.h: 6136: unsigned CCP4IP :1;
[; ;pic18f45k22.h: 6137: unsigned CCP5IP :1;
[; ;pic18f45k22.h: 6138: };
[; ;pic18f45k22.h: 6139: struct {
[; ;pic18f45k22.h: 6140: unsigned CCIP3IP :1;
[; ;pic18f45k22.h: 6141: };
[; ;pic18f45k22.h: 6142: } IPR4bits_t;
[; ;pic18f45k22.h: 6143: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f45k22.h: 6168: extern volatile unsigned char PIE5 @ 0xF7D;
"6170
[; ;pic18f45k22.h: 6170: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f45k22.h: 6173: typedef union {
[; ;pic18f45k22.h: 6174: struct {
[; ;pic18f45k22.h: 6175: unsigned TMR4IE :1;
[; ;pic18f45k22.h: 6176: unsigned TMR5IE :1;
[; ;pic18f45k22.h: 6177: unsigned TMR6IE :1;
[; ;pic18f45k22.h: 6178: };
[; ;pic18f45k22.h: 6179: } PIE5bits_t;
[; ;pic18f45k22.h: 6180: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f45k22.h: 6200: extern volatile unsigned char PIR5 @ 0xF7E;
"6202
[; ;pic18f45k22.h: 6202: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f45k22.h: 6205: typedef union {
[; ;pic18f45k22.h: 6206: struct {
[; ;pic18f45k22.h: 6207: unsigned TMR4IF :1;
[; ;pic18f45k22.h: 6208: unsigned TMR5IF :1;
[; ;pic18f45k22.h: 6209: unsigned TMR6IF :1;
[; ;pic18f45k22.h: 6210: };
[; ;pic18f45k22.h: 6211: } PIR5bits_t;
[; ;pic18f45k22.h: 6212: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f45k22.h: 6232: extern volatile unsigned char IPR5 @ 0xF7F;
"6234
[; ;pic18f45k22.h: 6234: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f45k22.h: 6237: typedef union {
[; ;pic18f45k22.h: 6238: struct {
[; ;pic18f45k22.h: 6239: unsigned TMR4IP :1;
[; ;pic18f45k22.h: 6240: unsigned TMR5IP :1;
[; ;pic18f45k22.h: 6241: unsigned TMR6IP :1;
[; ;pic18f45k22.h: 6242: };
[; ;pic18f45k22.h: 6243: struct {
[; ;pic18f45k22.h: 6244: unsigned CCH05 :1;
[; ;pic18f45k22.h: 6245: unsigned CCH15 :1;
[; ;pic18f45k22.h: 6246: };
[; ;pic18f45k22.h: 6247: } IPR5bits_t;
[; ;pic18f45k22.h: 6248: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f45k22.h: 6278: extern volatile unsigned char PORTA @ 0xF80;
"6280
[; ;pic18f45k22.h: 6280: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f45k22.h: 6283: typedef union {
[; ;pic18f45k22.h: 6284: struct {
[; ;pic18f45k22.h: 6285: unsigned RA0 :1;
[; ;pic18f45k22.h: 6286: unsigned RA1 :1;
[; ;pic18f45k22.h: 6287: unsigned RA2 :1;
[; ;pic18f45k22.h: 6288: unsigned RA3 :1;
[; ;pic18f45k22.h: 6289: unsigned RA4 :1;
[; ;pic18f45k22.h: 6290: unsigned RA5 :1;
[; ;pic18f45k22.h: 6291: unsigned RA6 :1;
[; ;pic18f45k22.h: 6292: unsigned RA7 :1;
[; ;pic18f45k22.h: 6293: };
[; ;pic18f45k22.h: 6294: struct {
[; ;pic18f45k22.h: 6295: unsigned AN0 :1;
[; ;pic18f45k22.h: 6296: unsigned AN1 :1;
[; ;pic18f45k22.h: 6297: unsigned AN2 :1;
[; ;pic18f45k22.h: 6298: unsigned AN3 :1;
[; ;pic18f45k22.h: 6299: unsigned :1;
[; ;pic18f45k22.h: 6300: unsigned AN4 :1;
[; ;pic18f45k22.h: 6301: };
[; ;pic18f45k22.h: 6302: struct {
[; ;pic18f45k22.h: 6303: unsigned C12IN0M :1;
[; ;pic18f45k22.h: 6304: unsigned C12IN1M :1;
[; ;pic18f45k22.h: 6305: unsigned C2INP :1;
[; ;pic18f45k22.h: 6306: unsigned C1INP :1;
[; ;pic18f45k22.h: 6307: unsigned C1OUT :1;
[; ;pic18f45k22.h: 6308: unsigned C2OUT :1;
[; ;pic18f45k22.h: 6309: };
[; ;pic18f45k22.h: 6310: struct {
[; ;pic18f45k22.h: 6311: unsigned C12IN0N :1;
[; ;pic18f45k22.h: 6312: unsigned C12IN1N :1;
[; ;pic18f45k22.h: 6313: unsigned VREFM :1;
[; ;pic18f45k22.h: 6314: unsigned VREFP :1;
[; ;pic18f45k22.h: 6315: unsigned T0CKI :1;
[; ;pic18f45k22.h: 6316: unsigned SS :1;
[; ;pic18f45k22.h: 6317: };
[; ;pic18f45k22.h: 6318: struct {
[; ;pic18f45k22.h: 6319: unsigned :5;
[; ;pic18f45k22.h: 6320: unsigned NOT_SS :1;
[; ;pic18f45k22.h: 6321: };
[; ;pic18f45k22.h: 6322: struct {
[; ;pic18f45k22.h: 6323: unsigned :2;
[; ;pic18f45k22.h: 6324: unsigned VREFN :1;
[; ;pic18f45k22.h: 6325: unsigned :1;
[; ;pic18f45k22.h: 6326: unsigned SRQ :1;
[; ;pic18f45k22.h: 6327: unsigned nSS :1;
[; ;pic18f45k22.h: 6328: };
[; ;pic18f45k22.h: 6329: struct {
[; ;pic18f45k22.h: 6330: unsigned :2;
[; ;pic18f45k22.h: 6331: unsigned CVREF :1;
[; ;pic18f45k22.h: 6332: unsigned :2;
[; ;pic18f45k22.h: 6333: unsigned LVDIN :1;
[; ;pic18f45k22.h: 6334: };
[; ;pic18f45k22.h: 6335: struct {
[; ;pic18f45k22.h: 6336: unsigned :2;
[; ;pic18f45k22.h: 6337: unsigned DACOUT :1;
[; ;pic18f45k22.h: 6338: unsigned :2;
[; ;pic18f45k22.h: 6339: unsigned HLVDIN :1;
[; ;pic18f45k22.h: 6340: };
[; ;pic18f45k22.h: 6341: struct {
[; ;pic18f45k22.h: 6342: unsigned :5;
[; ;pic18f45k22.h: 6343: unsigned SS1 :1;
[; ;pic18f45k22.h: 6344: };
[; ;pic18f45k22.h: 6345: struct {
[; ;pic18f45k22.h: 6346: unsigned :5;
[; ;pic18f45k22.h: 6347: unsigned NOT_SS1 :1;
[; ;pic18f45k22.h: 6348: };
[; ;pic18f45k22.h: 6349: struct {
[; ;pic18f45k22.h: 6350: unsigned :5;
[; ;pic18f45k22.h: 6351: unsigned nSS1 :1;
[; ;pic18f45k22.h: 6352: };
[; ;pic18f45k22.h: 6353: struct {
[; ;pic18f45k22.h: 6354: unsigned :5;
[; ;pic18f45k22.h: 6355: unsigned SRNQ :1;
[; ;pic18f45k22.h: 6356: };
[; ;pic18f45k22.h: 6357: struct {
[; ;pic18f45k22.h: 6358: unsigned ULPWUIN :1;
[; ;pic18f45k22.h: 6359: unsigned :6;
[; ;pic18f45k22.h: 6360: unsigned RJPU :1;
[; ;pic18f45k22.h: 6361: };
[; ;pic18f45k22.h: 6362: } PORTAbits_t;
[; ;pic18f45k22.h: 6363: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f45k22.h: 6563: extern volatile unsigned char PORTB @ 0xF81;
"6565
[; ;pic18f45k22.h: 6565: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f45k22.h: 6568: typedef union {
[; ;pic18f45k22.h: 6569: struct {
[; ;pic18f45k22.h: 6570: unsigned RB0 :1;
[; ;pic18f45k22.h: 6571: unsigned RB1 :1;
[; ;pic18f45k22.h: 6572: unsigned RB2 :1;
[; ;pic18f45k22.h: 6573: unsigned RB3 :1;
[; ;pic18f45k22.h: 6574: unsigned RB4 :1;
[; ;pic18f45k22.h: 6575: unsigned RB5 :1;
[; ;pic18f45k22.h: 6576: unsigned RB6 :1;
[; ;pic18f45k22.h: 6577: unsigned RB7 :1;
[; ;pic18f45k22.h: 6578: };
[; ;pic18f45k22.h: 6579: struct {
[; ;pic18f45k22.h: 6580: unsigned INT0 :1;
[; ;pic18f45k22.h: 6581: unsigned INT1 :1;
[; ;pic18f45k22.h: 6582: unsigned INT2 :1;
[; ;pic18f45k22.h: 6583: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6584: unsigned KBI0 :1;
[; ;pic18f45k22.h: 6585: unsigned KBI1 :1;
[; ;pic18f45k22.h: 6586: unsigned KBI2 :1;
[; ;pic18f45k22.h: 6587: unsigned KBI3 :1;
[; ;pic18f45k22.h: 6588: };
[; ;pic18f45k22.h: 6589: struct {
[; ;pic18f45k22.h: 6590: unsigned AN12 :1;
[; ;pic18f45k22.h: 6591: unsigned AN10 :1;
[; ;pic18f45k22.h: 6592: unsigned AN8 :1;
[; ;pic18f45k22.h: 6593: unsigned AN9 :1;
[; ;pic18f45k22.h: 6594: unsigned AN11 :1;
[; ;pic18f45k22.h: 6595: unsigned AN13 :1;
[; ;pic18f45k22.h: 6596: unsigned PGC :1;
[; ;pic18f45k22.h: 6597: unsigned PGD :1;
[; ;pic18f45k22.h: 6598: };
[; ;pic18f45k22.h: 6599: struct {
[; ;pic18f45k22.h: 6600: unsigned FLT0 :1;
[; ;pic18f45k22.h: 6601: unsigned C12IN3M :1;
[; ;pic18f45k22.h: 6602: unsigned :1;
[; ;pic18f45k22.h: 6603: unsigned C12IN2M :1;
[; ;pic18f45k22.h: 6604: unsigned T5G :1;
[; ;pic18f45k22.h: 6605: unsigned T1G :1;
[; ;pic18f45k22.h: 6606: };
[; ;pic18f45k22.h: 6607: struct {
[; ;pic18f45k22.h: 6608: unsigned SRI :1;
[; ;pic18f45k22.h: 6609: unsigned C12IN3N :1;
[; ;pic18f45k22.h: 6610: unsigned :1;
[; ;pic18f45k22.h: 6611: unsigned C12IN2N :1;
[; ;pic18f45k22.h: 6612: unsigned :1;
[; ;pic18f45k22.h: 6613: unsigned CCP3 :1;
[; ;pic18f45k22.h: 6614: };
[; ;pic18f45k22.h: 6615: struct {
[; ;pic18f45k22.h: 6616: unsigned :2;
[; ;pic18f45k22.h: 6617: unsigned CTED1 :1;
[; ;pic18f45k22.h: 6618: unsigned CTED2 :1;
[; ;pic18f45k22.h: 6619: unsigned :1;
[; ;pic18f45k22.h: 6620: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6621: };
[; ;pic18f45k22.h: 6622: struct {
[; ;pic18f45k22.h: 6623: unsigned :3;
[; ;pic18f45k22.h: 6624: unsigned P2A :1;
[; ;pic18f45k22.h: 6625: unsigned :1;
[; ;pic18f45k22.h: 6626: unsigned P3A :1;
[; ;pic18f45k22.h: 6627: };
[; ;pic18f45k22.h: 6628: struct {
[; ;pic18f45k22.h: 6629: unsigned :3;
[; ;pic18f45k22.h: 6630: unsigned CCP2_PA2 :1;
[; ;pic18f45k22.h: 6631: };
[; ;pic18f45k22.h: 6632: } PORTBbits_t;
[; ;pic18f45k22.h: 6633: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f45k22.h: 6833: extern volatile unsigned char PORTC @ 0xF82;
"6835
[; ;pic18f45k22.h: 6835: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f45k22.h: 6838: typedef union {
[; ;pic18f45k22.h: 6839: struct {
[; ;pic18f45k22.h: 6840: unsigned RC0 :1;
[; ;pic18f45k22.h: 6841: unsigned RC1 :1;
[; ;pic18f45k22.h: 6842: unsigned RC2 :1;
[; ;pic18f45k22.h: 6843: unsigned RC3 :1;
[; ;pic18f45k22.h: 6844: unsigned RC4 :1;
[; ;pic18f45k22.h: 6845: unsigned RC5 :1;
[; ;pic18f45k22.h: 6846: unsigned RC6 :1;
[; ;pic18f45k22.h: 6847: unsigned RC7 :1;
[; ;pic18f45k22.h: 6848: };
[; ;pic18f45k22.h: 6849: struct {
[; ;pic18f45k22.h: 6850: unsigned T1OSO :1;
[; ;pic18f45k22.h: 6851: unsigned T1OSI :1;
[; ;pic18f45k22.h: 6852: unsigned T5CKI :1;
[; ;pic18f45k22.h: 6853: unsigned SCK :1;
[; ;pic18f45k22.h: 6854: unsigned SDI :1;
[; ;pic18f45k22.h: 6855: unsigned SDO :1;
[; ;pic18f45k22.h: 6856: unsigned TX :1;
[; ;pic18f45k22.h: 6857: unsigned RX :1;
[; ;pic18f45k22.h: 6858: };
[; ;pic18f45k22.h: 6859: struct {
[; ;pic18f45k22.h: 6860: unsigned P2B :1;
[; ;pic18f45k22.h: 6861: unsigned P2A :1;
[; ;pic18f45k22.h: 6862: unsigned P1A :1;
[; ;pic18f45k22.h: 6863: unsigned SCL :1;
[; ;pic18f45k22.h: 6864: unsigned SDA :1;
[; ;pic18f45k22.h: 6865: unsigned :1;
[; ;pic18f45k22.h: 6866: unsigned CK :1;
[; ;pic18f45k22.h: 6867: unsigned DT :1;
[; ;pic18f45k22.h: 6868: };
[; ;pic18f45k22.h: 6869: struct {
[; ;pic18f45k22.h: 6870: unsigned T1CKI :1;
[; ;pic18f45k22.h: 6871: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6872: unsigned CCP1 :1;
[; ;pic18f45k22.h: 6873: unsigned SCK1 :1;
[; ;pic18f45k22.h: 6874: unsigned SDI1 :1;
[; ;pic18f45k22.h: 6875: unsigned SDO1 :1;
[; ;pic18f45k22.h: 6876: unsigned TX1 :1;
[; ;pic18f45k22.h: 6877: unsigned RX1 :1;
[; ;pic18f45k22.h: 6878: };
[; ;pic18f45k22.h: 6879: struct {
[; ;pic18f45k22.h: 6880: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6881: unsigned :1;
[; ;pic18f45k22.h: 6882: unsigned CTPLS :1;
[; ;pic18f45k22.h: 6883: unsigned SCL1 :1;
[; ;pic18f45k22.h: 6884: unsigned SDA1 :1;
[; ;pic18f45k22.h: 6885: unsigned :1;
[; ;pic18f45k22.h: 6886: unsigned CK1 :1;
[; ;pic18f45k22.h: 6887: unsigned DT1 :1;
[; ;pic18f45k22.h: 6888: };
[; ;pic18f45k22.h: 6889: struct {
[; ;pic18f45k22.h: 6890: unsigned T3G :1;
[; ;pic18f45k22.h: 6891: unsigned :1;
[; ;pic18f45k22.h: 6892: unsigned AN14 :1;
[; ;pic18f45k22.h: 6893: unsigned AN15 :1;
[; ;pic18f45k22.h: 6894: unsigned AN16 :1;
[; ;pic18f45k22.h: 6895: unsigned AN17 :1;
[; ;pic18f45k22.h: 6896: unsigned AN18 :1;
[; ;pic18f45k22.h: 6897: unsigned AN19 :1;
[; ;pic18f45k22.h: 6898: };
[; ;pic18f45k22.h: 6899: struct {
[; ;pic18f45k22.h: 6900: unsigned :1;
[; ;pic18f45k22.h: 6901: unsigned PA2 :1;
[; ;pic18f45k22.h: 6902: unsigned PA1 :1;
[; ;pic18f45k22.h: 6903: };
[; ;pic18f45k22.h: 6904: } PORTCbits_t;
[; ;pic18f45k22.h: 6905: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f45k22.h: 7140: extern volatile unsigned char PORTD @ 0xF83;
"7142
[; ;pic18f45k22.h: 7142: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f45k22.h: 7145: typedef union {
[; ;pic18f45k22.h: 7146: struct {
[; ;pic18f45k22.h: 7147: unsigned RD0 :1;
[; ;pic18f45k22.h: 7148: unsigned RD1 :1;
[; ;pic18f45k22.h: 7149: unsigned RD2 :1;
[; ;pic18f45k22.h: 7150: unsigned RD3 :1;
[; ;pic18f45k22.h: 7151: unsigned RD4 :1;
[; ;pic18f45k22.h: 7152: unsigned RD5 :1;
[; ;pic18f45k22.h: 7153: unsigned RD6 :1;
[; ;pic18f45k22.h: 7154: unsigned RD7 :1;
[; ;pic18f45k22.h: 7155: };
[; ;pic18f45k22.h: 7156: struct {
[; ;pic18f45k22.h: 7157: unsigned :2;
[; ;pic18f45k22.h: 7158: unsigned P2B :1;
[; ;pic18f45k22.h: 7159: unsigned P2C :1;
[; ;pic18f45k22.h: 7160: unsigned P2D :1;
[; ;pic18f45k22.h: 7161: unsigned P1B :1;
[; ;pic18f45k22.h: 7162: unsigned P1C :1;
[; ;pic18f45k22.h: 7163: unsigned P1D :1;
[; ;pic18f45k22.h: 7164: };
[; ;pic18f45k22.h: 7165: struct {
[; ;pic18f45k22.h: 7166: unsigned :1;
[; ;pic18f45k22.h: 7167: unsigned CCP4 :1;
[; ;pic18f45k22.h: 7168: unsigned :4;
[; ;pic18f45k22.h: 7169: unsigned TX2 :1;
[; ;pic18f45k22.h: 7170: unsigned RX2 :1;
[; ;pic18f45k22.h: 7171: };
[; ;pic18f45k22.h: 7172: struct {
[; ;pic18f45k22.h: 7173: unsigned :3;
[; ;pic18f45k22.h: 7174: unsigned NOT_SS2 :1;
[; ;pic18f45k22.h: 7175: };
[; ;pic18f45k22.h: 7176: struct {
[; ;pic18f45k22.h: 7177: unsigned SCK2 :1;
[; ;pic18f45k22.h: 7178: unsigned SDI2 :1;
[; ;pic18f45k22.h: 7179: unsigned :1;
[; ;pic18f45k22.h: 7180: unsigned nSS2 :1;
[; ;pic18f45k22.h: 7181: unsigned SDO2 :1;
[; ;pic18f45k22.h: 7182: unsigned :1;
[; ;pic18f45k22.h: 7183: unsigned CK2 :1;
[; ;pic18f45k22.h: 7184: unsigned DT2 :1;
[; ;pic18f45k22.h: 7185: };
[; ;pic18f45k22.h: 7186: struct {
[; ;pic18f45k22.h: 7187: unsigned SCL2 :1;
[; ;pic18f45k22.h: 7188: unsigned SDA2 :1;
[; ;pic18f45k22.h: 7189: unsigned :1;
[; ;pic18f45k22.h: 7190: unsigned SS2 :1;
[; ;pic18f45k22.h: 7191: };
[; ;pic18f45k22.h: 7192: struct {
[; ;pic18f45k22.h: 7193: unsigned AN20 :1;
[; ;pic18f45k22.h: 7194: unsigned AN21 :1;
[; ;pic18f45k22.h: 7195: unsigned AN22 :1;
[; ;pic18f45k22.h: 7196: unsigned AN23 :1;
[; ;pic18f45k22.h: 7197: unsigned AN24 :1;
[; ;pic18f45k22.h: 7198: unsigned AN25 :1;
[; ;pic18f45k22.h: 7199: unsigned AN26 :1;
[; ;pic18f45k22.h: 7200: unsigned AN27 :1;
[; ;pic18f45k22.h: 7201: };
[; ;pic18f45k22.h: 7202: } PORTDbits_t;
[; ;pic18f45k22.h: 7203: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f45k22.h: 7383: extern volatile unsigned char PORTE @ 0xF84;
"7385
[; ;pic18f45k22.h: 7385: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f45k22.h: 7388: typedef union {
[; ;pic18f45k22.h: 7389: struct {
[; ;pic18f45k22.h: 7390: unsigned RE0 :1;
[; ;pic18f45k22.h: 7391: unsigned RE1 :1;
[; ;pic18f45k22.h: 7392: unsigned RE2 :1;
[; ;pic18f45k22.h: 7393: unsigned RE3 :1;
[; ;pic18f45k22.h: 7394: };
[; ;pic18f45k22.h: 7395: struct {
[; ;pic18f45k22.h: 7396: unsigned AN5 :1;
[; ;pic18f45k22.h: 7397: unsigned AN6 :1;
[; ;pic18f45k22.h: 7398: unsigned AN7 :1;
[; ;pic18f45k22.h: 7399: unsigned MCLR :1;
[; ;pic18f45k22.h: 7400: };
[; ;pic18f45k22.h: 7401: struct {
[; ;pic18f45k22.h: 7402: unsigned :3;
[; ;pic18f45k22.h: 7403: unsigned NOT_MCLR :1;
[; ;pic18f45k22.h: 7404: };
[; ;pic18f45k22.h: 7405: struct {
[; ;pic18f45k22.h: 7406: unsigned P3A :1;
[; ;pic18f45k22.h: 7407: unsigned P3B :1;
[; ;pic18f45k22.h: 7408: unsigned CCP5 :1;
[; ;pic18f45k22.h: 7409: unsigned nMCLR :1;
[; ;pic18f45k22.h: 7410: };
[; ;pic18f45k22.h: 7411: struct {
[; ;pic18f45k22.h: 7412: unsigned CCP3 :1;
[; ;pic18f45k22.h: 7413: unsigned :2;
[; ;pic18f45k22.h: 7414: unsigned VPP :1;
[; ;pic18f45k22.h: 7415: };
[; ;pic18f45k22.h: 7416: struct {
[; ;pic18f45k22.h: 7417: unsigned PD2 :1;
[; ;pic18f45k22.h: 7418: unsigned PC2 :1;
[; ;pic18f45k22.h: 7419: unsigned CCP10 :1;
[; ;pic18f45k22.h: 7420: unsigned CCP9E :1;
[; ;pic18f45k22.h: 7421: };
[; ;pic18f45k22.h: 7422: struct {
[; ;pic18f45k22.h: 7423: unsigned RDE :1;
[; ;pic18f45k22.h: 7424: unsigned WRE :1;
[; ;pic18f45k22.h: 7425: unsigned CS :1;
[; ;pic18f45k22.h: 7426: unsigned PC3E :1;
[; ;pic18f45k22.h: 7427: };
[; ;pic18f45k22.h: 7428: struct {
[; ;pic18f45k22.h: 7429: unsigned :2;
[; ;pic18f45k22.h: 7430: unsigned PB2 :1;
[; ;pic18f45k22.h: 7431: };
[; ;pic18f45k22.h: 7432: } PORTEbits_t;
[; ;pic18f45k22.h: 7433: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f45k22.h: 7558: extern volatile unsigned char LATA @ 0xF89;
"7560
[; ;pic18f45k22.h: 7560: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f45k22.h: 7563: typedef union {
[; ;pic18f45k22.h: 7564: struct {
[; ;pic18f45k22.h: 7565: unsigned LATA0 :1;
[; ;pic18f45k22.h: 7566: unsigned LATA1 :1;
[; ;pic18f45k22.h: 7567: unsigned LATA2 :1;
[; ;pic18f45k22.h: 7568: unsigned LATA3 :1;
[; ;pic18f45k22.h: 7569: unsigned LATA4 :1;
[; ;pic18f45k22.h: 7570: unsigned LATA5 :1;
[; ;pic18f45k22.h: 7571: unsigned LATA6 :1;
[; ;pic18f45k22.h: 7572: unsigned LATA7 :1;
[; ;pic18f45k22.h: 7573: };
[; ;pic18f45k22.h: 7574: struct {
[; ;pic18f45k22.h: 7575: unsigned LA0 :1;
[; ;pic18f45k22.h: 7576: unsigned LA1 :1;
[; ;pic18f45k22.h: 7577: unsigned LA2 :1;
[; ;pic18f45k22.h: 7578: unsigned LA3 :1;
[; ;pic18f45k22.h: 7579: unsigned LA4 :1;
[; ;pic18f45k22.h: 7580: unsigned LA5 :1;
[; ;pic18f45k22.h: 7581: unsigned LA6 :1;
[; ;pic18f45k22.h: 7582: unsigned LA7 :1;
[; ;pic18f45k22.h: 7583: };
[; ;pic18f45k22.h: 7584: } LATAbits_t;
[; ;pic18f45k22.h: 7585: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f45k22.h: 7670: extern volatile unsigned char LATB @ 0xF8A;
"7672
[; ;pic18f45k22.h: 7672: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f45k22.h: 7675: typedef union {
[; ;pic18f45k22.h: 7676: struct {
[; ;pic18f45k22.h: 7677: unsigned LATB0 :1;
[; ;pic18f45k22.h: 7678: unsigned LATB1 :1;
[; ;pic18f45k22.h: 7679: unsigned LATB2 :1;
[; ;pic18f45k22.h: 7680: unsigned LATB3 :1;
[; ;pic18f45k22.h: 7681: unsigned LATB4 :1;
[; ;pic18f45k22.h: 7682: unsigned LATB5 :1;
[; ;pic18f45k22.h: 7683: unsigned LATB6 :1;
[; ;pic18f45k22.h: 7684: unsigned LATB7 :1;
[; ;pic18f45k22.h: 7685: };
[; ;pic18f45k22.h: 7686: struct {
[; ;pic18f45k22.h: 7687: unsigned LB0 :1;
[; ;pic18f45k22.h: 7688: unsigned LB1 :1;
[; ;pic18f45k22.h: 7689: unsigned LB2 :1;
[; ;pic18f45k22.h: 7690: unsigned LB3 :1;
[; ;pic18f45k22.h: 7691: unsigned LB4 :1;
[; ;pic18f45k22.h: 7692: unsigned LB5 :1;
[; ;pic18f45k22.h: 7693: unsigned LB6 :1;
[; ;pic18f45k22.h: 7694: unsigned LB7 :1;
[; ;pic18f45k22.h: 7695: };
[; ;pic18f45k22.h: 7696: } LATBbits_t;
[; ;pic18f45k22.h: 7697: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f45k22.h: 7782: extern volatile unsigned char LATC @ 0xF8B;
"7784
[; ;pic18f45k22.h: 7784: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f45k22.h: 7787: typedef union {
[; ;pic18f45k22.h: 7788: struct {
[; ;pic18f45k22.h: 7789: unsigned LATC0 :1;
[; ;pic18f45k22.h: 7790: unsigned LATC1 :1;
[; ;pic18f45k22.h: 7791: unsigned LATC2 :1;
[; ;pic18f45k22.h: 7792: unsigned LATC3 :1;
[; ;pic18f45k22.h: 7793: unsigned LATC4 :1;
[; ;pic18f45k22.h: 7794: unsigned LATC5 :1;
[; ;pic18f45k22.h: 7795: unsigned LATC6 :1;
[; ;pic18f45k22.h: 7796: unsigned LATC7 :1;
[; ;pic18f45k22.h: 7797: };
[; ;pic18f45k22.h: 7798: struct {
[; ;pic18f45k22.h: 7799: unsigned LC0 :1;
[; ;pic18f45k22.h: 7800: unsigned LC1 :1;
[; ;pic18f45k22.h: 7801: unsigned LC2 :1;
[; ;pic18f45k22.h: 7802: unsigned LC3 :1;
[; ;pic18f45k22.h: 7803: unsigned LC4 :1;
[; ;pic18f45k22.h: 7804: unsigned LC5 :1;
[; ;pic18f45k22.h: 7805: unsigned LC6 :1;
[; ;pic18f45k22.h: 7806: unsigned LC7 :1;
[; ;pic18f45k22.h: 7807: };
[; ;pic18f45k22.h: 7808: } LATCbits_t;
[; ;pic18f45k22.h: 7809: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f45k22.h: 7894: extern volatile unsigned char LATD @ 0xF8C;
"7896
[; ;pic18f45k22.h: 7896: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f45k22.h: 7899: typedef union {
[; ;pic18f45k22.h: 7900: struct {
[; ;pic18f45k22.h: 7901: unsigned LATD0 :1;
[; ;pic18f45k22.h: 7902: unsigned LATD1 :1;
[; ;pic18f45k22.h: 7903: unsigned LATD2 :1;
[; ;pic18f45k22.h: 7904: unsigned LATD3 :1;
[; ;pic18f45k22.h: 7905: unsigned LATD4 :1;
[; ;pic18f45k22.h: 7906: unsigned LATD5 :1;
[; ;pic18f45k22.h: 7907: unsigned LATD6 :1;
[; ;pic18f45k22.h: 7908: unsigned LATD7 :1;
[; ;pic18f45k22.h: 7909: };
[; ;pic18f45k22.h: 7910: struct {
[; ;pic18f45k22.h: 7911: unsigned LD0 :1;
[; ;pic18f45k22.h: 7912: unsigned LD1 :1;
[; ;pic18f45k22.h: 7913: unsigned LD2 :1;
[; ;pic18f45k22.h: 7914: unsigned LD3 :1;
[; ;pic18f45k22.h: 7915: unsigned LD4 :1;
[; ;pic18f45k22.h: 7916: unsigned LD5 :1;
[; ;pic18f45k22.h: 7917: unsigned LD6 :1;
[; ;pic18f45k22.h: 7918: unsigned LD7 :1;
[; ;pic18f45k22.h: 7919: };
[; ;pic18f45k22.h: 7920: } LATDbits_t;
[; ;pic18f45k22.h: 7921: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f45k22.h: 8006: extern volatile unsigned char LATE @ 0xF8D;
"8008
[; ;pic18f45k22.h: 8008: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f45k22.h: 8011: typedef union {
[; ;pic18f45k22.h: 8012: struct {
[; ;pic18f45k22.h: 8013: unsigned LATE0 :1;
[; ;pic18f45k22.h: 8014: unsigned LATE1 :1;
[; ;pic18f45k22.h: 8015: unsigned LATE2 :1;
[; ;pic18f45k22.h: 8016: };
[; ;pic18f45k22.h: 8017: struct {
[; ;pic18f45k22.h: 8018: unsigned LE0 :1;
[; ;pic18f45k22.h: 8019: unsigned LE1 :1;
[; ;pic18f45k22.h: 8020: unsigned LE2 :1;
[; ;pic18f45k22.h: 8021: };
[; ;pic18f45k22.h: 8022: } LATEbits_t;
[; ;pic18f45k22.h: 8023: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f45k22.h: 8058: extern volatile unsigned char TRISA @ 0xF92;
"8060
[; ;pic18f45k22.h: 8060: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8063: extern volatile unsigned char DDRA @ 0xF92;
"8065
[; ;pic18f45k22.h: 8065: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8068: typedef union {
[; ;pic18f45k22.h: 8069: struct {
[; ;pic18f45k22.h: 8070: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8071: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8072: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8073: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8074: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8075: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8076: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8077: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8078: };
[; ;pic18f45k22.h: 8079: struct {
[; ;pic18f45k22.h: 8080: unsigned RA0 :1;
[; ;pic18f45k22.h: 8081: unsigned RA1 :1;
[; ;pic18f45k22.h: 8082: unsigned RA2 :1;
[; ;pic18f45k22.h: 8083: unsigned RA3 :1;
[; ;pic18f45k22.h: 8084: unsigned RA4 :1;
[; ;pic18f45k22.h: 8085: unsigned RA5 :1;
[; ;pic18f45k22.h: 8086: unsigned RA6 :1;
[; ;pic18f45k22.h: 8087: unsigned RA7 :1;
[; ;pic18f45k22.h: 8088: };
[; ;pic18f45k22.h: 8089: } TRISAbits_t;
[; ;pic18f45k22.h: 8090: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f45k22.h: 8173: typedef union {
[; ;pic18f45k22.h: 8174: struct {
[; ;pic18f45k22.h: 8175: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8176: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8177: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8178: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8179: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8180: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8181: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8182: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8183: };
[; ;pic18f45k22.h: 8184: struct {
[; ;pic18f45k22.h: 8185: unsigned RA0 :1;
[; ;pic18f45k22.h: 8186: unsigned RA1 :1;
[; ;pic18f45k22.h: 8187: unsigned RA2 :1;
[; ;pic18f45k22.h: 8188: unsigned RA3 :1;
[; ;pic18f45k22.h: 8189: unsigned RA4 :1;
[; ;pic18f45k22.h: 8190: unsigned RA5 :1;
[; ;pic18f45k22.h: 8191: unsigned RA6 :1;
[; ;pic18f45k22.h: 8192: unsigned RA7 :1;
[; ;pic18f45k22.h: 8193: };
[; ;pic18f45k22.h: 8194: } DDRAbits_t;
[; ;pic18f45k22.h: 8195: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f45k22.h: 8280: extern volatile unsigned char TRISB @ 0xF93;
"8282
[; ;pic18f45k22.h: 8282: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8285: extern volatile unsigned char DDRB @ 0xF93;
"8287
[; ;pic18f45k22.h: 8287: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8290: typedef union {
[; ;pic18f45k22.h: 8291: struct {
[; ;pic18f45k22.h: 8292: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8293: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8294: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8295: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8296: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8297: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8298: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8299: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8300: };
[; ;pic18f45k22.h: 8301: struct {
[; ;pic18f45k22.h: 8302: unsigned RB0 :1;
[; ;pic18f45k22.h: 8303: unsigned RB1 :1;
[; ;pic18f45k22.h: 8304: unsigned RB2 :1;
[; ;pic18f45k22.h: 8305: unsigned RB3 :1;
[; ;pic18f45k22.h: 8306: unsigned RB4 :1;
[; ;pic18f45k22.h: 8307: unsigned RB5 :1;
[; ;pic18f45k22.h: 8308: unsigned RB6 :1;
[; ;pic18f45k22.h: 8309: unsigned RB7 :1;
[; ;pic18f45k22.h: 8310: };
[; ;pic18f45k22.h: 8311: } TRISBbits_t;
[; ;pic18f45k22.h: 8312: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f45k22.h: 8395: typedef union {
[; ;pic18f45k22.h: 8396: struct {
[; ;pic18f45k22.h: 8397: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8398: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8399: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8400: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8401: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8402: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8403: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8404: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8405: };
[; ;pic18f45k22.h: 8406: struct {
[; ;pic18f45k22.h: 8407: unsigned RB0 :1;
[; ;pic18f45k22.h: 8408: unsigned RB1 :1;
[; ;pic18f45k22.h: 8409: unsigned RB2 :1;
[; ;pic18f45k22.h: 8410: unsigned RB3 :1;
[; ;pic18f45k22.h: 8411: unsigned RB4 :1;
[; ;pic18f45k22.h: 8412: unsigned RB5 :1;
[; ;pic18f45k22.h: 8413: unsigned RB6 :1;
[; ;pic18f45k22.h: 8414: unsigned RB7 :1;
[; ;pic18f45k22.h: 8415: };
[; ;pic18f45k22.h: 8416: } DDRBbits_t;
[; ;pic18f45k22.h: 8417: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f45k22.h: 8502: extern volatile unsigned char TRISC @ 0xF94;
"8504
[; ;pic18f45k22.h: 8504: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8507: extern volatile unsigned char DDRC @ 0xF94;
"8509
[; ;pic18f45k22.h: 8509: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8512: typedef union {
[; ;pic18f45k22.h: 8513: struct {
[; ;pic18f45k22.h: 8514: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8515: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8516: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8517: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8518: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8519: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8520: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8521: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8522: };
[; ;pic18f45k22.h: 8523: struct {
[; ;pic18f45k22.h: 8524: unsigned RC0 :1;
[; ;pic18f45k22.h: 8525: unsigned RC1 :1;
[; ;pic18f45k22.h: 8526: unsigned RC2 :1;
[; ;pic18f45k22.h: 8527: unsigned RC3 :1;
[; ;pic18f45k22.h: 8528: unsigned RC4 :1;
[; ;pic18f45k22.h: 8529: unsigned RC5 :1;
[; ;pic18f45k22.h: 8530: unsigned RC6 :1;
[; ;pic18f45k22.h: 8531: unsigned RC7 :1;
[; ;pic18f45k22.h: 8532: };
[; ;pic18f45k22.h: 8533: } TRISCbits_t;
[; ;pic18f45k22.h: 8534: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f45k22.h: 8617: typedef union {
[; ;pic18f45k22.h: 8618: struct {
[; ;pic18f45k22.h: 8619: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8620: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8621: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8622: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8623: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8624: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8625: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8626: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8627: };
[; ;pic18f45k22.h: 8628: struct {
[; ;pic18f45k22.h: 8629: unsigned RC0 :1;
[; ;pic18f45k22.h: 8630: unsigned RC1 :1;
[; ;pic18f45k22.h: 8631: unsigned RC2 :1;
[; ;pic18f45k22.h: 8632: unsigned RC3 :1;
[; ;pic18f45k22.h: 8633: unsigned RC4 :1;
[; ;pic18f45k22.h: 8634: unsigned RC5 :1;
[; ;pic18f45k22.h: 8635: unsigned RC6 :1;
[; ;pic18f45k22.h: 8636: unsigned RC7 :1;
[; ;pic18f45k22.h: 8637: };
[; ;pic18f45k22.h: 8638: } DDRCbits_t;
[; ;pic18f45k22.h: 8639: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f45k22.h: 8724: extern volatile unsigned char TRISD @ 0xF95;
"8726
[; ;pic18f45k22.h: 8726: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f45k22.h: 8729: extern volatile unsigned char DDRD @ 0xF95;
"8731
[; ;pic18f45k22.h: 8731: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f45k22.h: 8734: typedef union {
[; ;pic18f45k22.h: 8735: struct {
[; ;pic18f45k22.h: 8736: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 8737: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 8738: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 8739: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 8740: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 8741: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 8742: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 8743: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 8744: };
[; ;pic18f45k22.h: 8745: struct {
[; ;pic18f45k22.h: 8746: unsigned RD0 :1;
[; ;pic18f45k22.h: 8747: unsigned RD1 :1;
[; ;pic18f45k22.h: 8748: unsigned RD2 :1;
[; ;pic18f45k22.h: 8749: unsigned RD3 :1;
[; ;pic18f45k22.h: 8750: unsigned RD4 :1;
[; ;pic18f45k22.h: 8751: unsigned RD5 :1;
[; ;pic18f45k22.h: 8752: unsigned RD6 :1;
[; ;pic18f45k22.h: 8753: unsigned RD7 :1;
[; ;pic18f45k22.h: 8754: };
[; ;pic18f45k22.h: 8755: } TRISDbits_t;
[; ;pic18f45k22.h: 8756: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f45k22.h: 8839: typedef union {
[; ;pic18f45k22.h: 8840: struct {
[; ;pic18f45k22.h: 8841: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 8842: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 8843: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 8844: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 8845: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 8846: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 8847: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 8848: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 8849: };
[; ;pic18f45k22.h: 8850: struct {
[; ;pic18f45k22.h: 8851: unsigned RD0 :1;
[; ;pic18f45k22.h: 8852: unsigned RD1 :1;
[; ;pic18f45k22.h: 8853: unsigned RD2 :1;
[; ;pic18f45k22.h: 8854: unsigned RD3 :1;
[; ;pic18f45k22.h: 8855: unsigned RD4 :1;
[; ;pic18f45k22.h: 8856: unsigned RD5 :1;
[; ;pic18f45k22.h: 8857: unsigned RD6 :1;
[; ;pic18f45k22.h: 8858: unsigned RD7 :1;
[; ;pic18f45k22.h: 8859: };
[; ;pic18f45k22.h: 8860: } DDRDbits_t;
[; ;pic18f45k22.h: 8861: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f45k22.h: 8946: extern volatile unsigned char TRISE @ 0xF96;
"8948
[; ;pic18f45k22.h: 8948: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f45k22.h: 8951: extern volatile unsigned char DDRE @ 0xF96;
"8953
[; ;pic18f45k22.h: 8953: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f45k22.h: 8956: typedef union {
[; ;pic18f45k22.h: 8957: struct {
[; ;pic18f45k22.h: 8958: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 8959: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 8960: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 8961: unsigned :4;
[; ;pic18f45k22.h: 8962: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 8963: };
[; ;pic18f45k22.h: 8964: struct {
[; ;pic18f45k22.h: 8965: unsigned RE0 :1;
[; ;pic18f45k22.h: 8966: unsigned RE1 :1;
[; ;pic18f45k22.h: 8967: unsigned RE2 :1;
[; ;pic18f45k22.h: 8968: };
[; ;pic18f45k22.h: 8969: } TRISEbits_t;
[; ;pic18f45k22.h: 8970: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f45k22.h: 9008: typedef union {
[; ;pic18f45k22.h: 9009: struct {
[; ;pic18f45k22.h: 9010: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 9011: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 9012: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 9013: unsigned :4;
[; ;pic18f45k22.h: 9014: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 9015: };
[; ;pic18f45k22.h: 9016: struct {
[; ;pic18f45k22.h: 9017: unsigned RE0 :1;
[; ;pic18f45k22.h: 9018: unsigned RE1 :1;
[; ;pic18f45k22.h: 9019: unsigned RE2 :1;
[; ;pic18f45k22.h: 9020: };
[; ;pic18f45k22.h: 9021: } DDREbits_t;
[; ;pic18f45k22.h: 9022: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f45k22.h: 9062: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9064
[; ;pic18f45k22.h: 9064: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f45k22.h: 9067: typedef union {
[; ;pic18f45k22.h: 9068: struct {
[; ;pic18f45k22.h: 9069: unsigned TUN :6;
[; ;pic18f45k22.h: 9070: unsigned PLLEN :1;
[; ;pic18f45k22.h: 9071: unsigned INTSRC :1;
[; ;pic18f45k22.h: 9072: };
[; ;pic18f45k22.h: 9073: struct {
[; ;pic18f45k22.h: 9074: unsigned TUN0 :1;
[; ;pic18f45k22.h: 9075: unsigned TUN1 :1;
[; ;pic18f45k22.h: 9076: unsigned TUN2 :1;
[; ;pic18f45k22.h: 9077: unsigned TUN3 :1;
[; ;pic18f45k22.h: 9078: unsigned TUN4 :1;
[; ;pic18f45k22.h: 9079: unsigned TUN5 :1;
[; ;pic18f45k22.h: 9080: };
[; ;pic18f45k22.h: 9081: } OSCTUNEbits_t;
[; ;pic18f45k22.h: 9082: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f45k22.h: 9132: extern volatile unsigned char HLVDCON @ 0xF9C;
"9134
[; ;pic18f45k22.h: 9134: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9137: extern volatile unsigned char LVDCON @ 0xF9C;
"9139
[; ;pic18f45k22.h: 9139: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9142: typedef union {
[; ;pic18f45k22.h: 9143: struct {
[; ;pic18f45k22.h: 9144: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9145: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9146: unsigned IRVST :1;
[; ;pic18f45k22.h: 9147: unsigned BGVST :1;
[; ;pic18f45k22.h: 9148: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9149: };
[; ;pic18f45k22.h: 9150: struct {
[; ;pic18f45k22.h: 9151: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9152: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9153: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9154: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9155: };
[; ;pic18f45k22.h: 9156: struct {
[; ;pic18f45k22.h: 9157: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9158: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9159: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9160: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9161: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9162: unsigned IVRST :1;
[; ;pic18f45k22.h: 9163: };
[; ;pic18f45k22.h: 9164: struct {
[; ;pic18f45k22.h: 9165: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9166: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9167: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9168: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9169: unsigned :1;
[; ;pic18f45k22.h: 9170: unsigned BGST :1;
[; ;pic18f45k22.h: 9171: };
[; ;pic18f45k22.h: 9172: } HLVDCONbits_t;
[; ;pic18f45k22.h: 9173: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9276: typedef union {
[; ;pic18f45k22.h: 9277: struct {
[; ;pic18f45k22.h: 9278: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9279: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9280: unsigned IRVST :1;
[; ;pic18f45k22.h: 9281: unsigned BGVST :1;
[; ;pic18f45k22.h: 9282: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9283: };
[; ;pic18f45k22.h: 9284: struct {
[; ;pic18f45k22.h: 9285: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9286: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9287: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9288: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9289: };
[; ;pic18f45k22.h: 9290: struct {
[; ;pic18f45k22.h: 9291: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9292: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9293: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9294: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9295: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9296: unsigned IVRST :1;
[; ;pic18f45k22.h: 9297: };
[; ;pic18f45k22.h: 9298: struct {
[; ;pic18f45k22.h: 9299: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9300: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9301: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9302: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9303: unsigned :1;
[; ;pic18f45k22.h: 9304: unsigned BGST :1;
[; ;pic18f45k22.h: 9305: };
[; ;pic18f45k22.h: 9306: } LVDCONbits_t;
[; ;pic18f45k22.h: 9307: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9412: extern volatile unsigned char PIE1 @ 0xF9D;
"9414
[; ;pic18f45k22.h: 9414: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f45k22.h: 9417: typedef union {
[; ;pic18f45k22.h: 9418: struct {
[; ;pic18f45k22.h: 9419: unsigned TMR1IE :1;
[; ;pic18f45k22.h: 9420: unsigned TMR2IE :1;
[; ;pic18f45k22.h: 9421: unsigned CCP1IE :1;
[; ;pic18f45k22.h: 9422: unsigned SSP1IE :1;
[; ;pic18f45k22.h: 9423: unsigned TX1IE :1;
[; ;pic18f45k22.h: 9424: unsigned RC1IE :1;
[; ;pic18f45k22.h: 9425: unsigned ADIE :1;
[; ;pic18f45k22.h: 9426: };
[; ;pic18f45k22.h: 9427: struct {
[; ;pic18f45k22.h: 9428: unsigned :3;
[; ;pic18f45k22.h: 9429: unsigned SSPIE :1;
[; ;pic18f45k22.h: 9430: unsigned TXIE :1;
[; ;pic18f45k22.h: 9431: unsigned RCIE :1;
[; ;pic18f45k22.h: 9432: };
[; ;pic18f45k22.h: 9433: } PIE1bits_t;
[; ;pic18f45k22.h: 9434: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f45k22.h: 9489: extern volatile unsigned char PIR1 @ 0xF9E;
"9491
[; ;pic18f45k22.h: 9491: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f45k22.h: 9494: typedef union {
[; ;pic18f45k22.h: 9495: struct {
[; ;pic18f45k22.h: 9496: unsigned TMR1IF :1;
[; ;pic18f45k22.h: 9497: unsigned TMR2IF :1;
[; ;pic18f45k22.h: 9498: unsigned CCP1IF :1;
[; ;pic18f45k22.h: 9499: unsigned SSP1IF :1;
[; ;pic18f45k22.h: 9500: unsigned TX1IF :1;
[; ;pic18f45k22.h: 9501: unsigned RC1IF :1;
[; ;pic18f45k22.h: 9502: unsigned ADIF :1;
[; ;pic18f45k22.h: 9503: };
[; ;pic18f45k22.h: 9504: struct {
[; ;pic18f45k22.h: 9505: unsigned :3;
[; ;pic18f45k22.h: 9506: unsigned SSPIF :1;
[; ;pic18f45k22.h: 9507: unsigned TXIF :1;
[; ;pic18f45k22.h: 9508: unsigned RCIF :1;
[; ;pic18f45k22.h: 9509: };
[; ;pic18f45k22.h: 9510: } PIR1bits_t;
[; ;pic18f45k22.h: 9511: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f45k22.h: 9566: extern volatile unsigned char IPR1 @ 0xF9F;
"9568
[; ;pic18f45k22.h: 9568: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f45k22.h: 9571: typedef union {
[; ;pic18f45k22.h: 9572: struct {
[; ;pic18f45k22.h: 9573: unsigned TMR1IP :1;
[; ;pic18f45k22.h: 9574: unsigned TMR2IP :1;
[; ;pic18f45k22.h: 9575: unsigned CCP1IP :1;
[; ;pic18f45k22.h: 9576: unsigned SSP1IP :1;
[; ;pic18f45k22.h: 9577: unsigned TX1IP :1;
[; ;pic18f45k22.h: 9578: unsigned RC1IP :1;
[; ;pic18f45k22.h: 9579: unsigned ADIP :1;
[; ;pic18f45k22.h: 9580: };
[; ;pic18f45k22.h: 9581: struct {
[; ;pic18f45k22.h: 9582: unsigned :3;
[; ;pic18f45k22.h: 9583: unsigned SSPIP :1;
[; ;pic18f45k22.h: 9584: unsigned TXIP :1;
[; ;pic18f45k22.h: 9585: unsigned RCIP :1;
[; ;pic18f45k22.h: 9586: };
[; ;pic18f45k22.h: 9587: } IPR1bits_t;
[; ;pic18f45k22.h: 9588: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f45k22.h: 9643: extern volatile unsigned char PIE2 @ 0xFA0;
"9645
[; ;pic18f45k22.h: 9645: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f45k22.h: 9648: typedef union {
[; ;pic18f45k22.h: 9649: struct {
[; ;pic18f45k22.h: 9650: unsigned CCP2IE :1;
[; ;pic18f45k22.h: 9651: unsigned TMR3IE :1;
[; ;pic18f45k22.h: 9652: unsigned HLVDIE :1;
[; ;pic18f45k22.h: 9653: unsigned BCL1IE :1;
[; ;pic18f45k22.h: 9654: unsigned EEIE :1;
[; ;pic18f45k22.h: 9655: unsigned C2IE :1;
[; ;pic18f45k22.h: 9656: unsigned C1IE :1;
[; ;pic18f45k22.h: 9657: unsigned OSCFIE :1;
[; ;pic18f45k22.h: 9658: };
[; ;pic18f45k22.h: 9659: struct {
[; ;pic18f45k22.h: 9660: unsigned :2;
[; ;pic18f45k22.h: 9661: unsigned LVDIE :1;
[; ;pic18f45k22.h: 9662: unsigned BCLIE :1;
[; ;pic18f45k22.h: 9663: };
[; ;pic18f45k22.h: 9664: struct {
[; ;pic18f45k22.h: 9665: unsigned :6;
[; ;pic18f45k22.h: 9666: unsigned CMIE :1;
[; ;pic18f45k22.h: 9667: };
[; ;pic18f45k22.h: 9668: } PIE2bits_t;
[; ;pic18f45k22.h: 9669: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f45k22.h: 9729: extern volatile unsigned char PIR2 @ 0xFA1;
"9731
[; ;pic18f45k22.h: 9731: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f45k22.h: 9734: typedef union {
[; ;pic18f45k22.h: 9735: struct {
[; ;pic18f45k22.h: 9736: unsigned CCP2IF :1;
[; ;pic18f45k22.h: 9737: unsigned TMR3IF :1;
[; ;pic18f45k22.h: 9738: unsigned HLVDIF :1;
[; ;pic18f45k22.h: 9739: unsigned BCL1IF :1;
[; ;pic18f45k22.h: 9740: unsigned EEIF :1;
[; ;pic18f45k22.h: 9741: unsigned C2IF :1;
[; ;pic18f45k22.h: 9742: unsigned C1IF :1;
[; ;pic18f45k22.h: 9743: unsigned OSCFIF :1;
[; ;pic18f45k22.h: 9744: };
[; ;pic18f45k22.h: 9745: struct {
[; ;pic18f45k22.h: 9746: unsigned :2;
[; ;pic18f45k22.h: 9747: unsigned LVDIF :1;
[; ;pic18f45k22.h: 9748: unsigned BCLIF :1;
[; ;pic18f45k22.h: 9749: };
[; ;pic18f45k22.h: 9750: struct {
[; ;pic18f45k22.h: 9751: unsigned :6;
[; ;pic18f45k22.h: 9752: unsigned CMIF :1;
[; ;pic18f45k22.h: 9753: };
[; ;pic18f45k22.h: 9754: } PIR2bits_t;
[; ;pic18f45k22.h: 9755: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f45k22.h: 9815: extern volatile unsigned char IPR2 @ 0xFA2;
"9817
[; ;pic18f45k22.h: 9817: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f45k22.h: 9820: typedef union {
[; ;pic18f45k22.h: 9821: struct {
[; ;pic18f45k22.h: 9822: unsigned CCP2IP :1;
[; ;pic18f45k22.h: 9823: unsigned TMR3IP :1;
[; ;pic18f45k22.h: 9824: unsigned HLVDIP :1;
[; ;pic18f45k22.h: 9825: unsigned BCL1IP :1;
[; ;pic18f45k22.h: 9826: unsigned EEIP :1;
[; ;pic18f45k22.h: 9827: unsigned C2IP :1;
[; ;pic18f45k22.h: 9828: unsigned C1IP :1;
[; ;pic18f45k22.h: 9829: unsigned OSCFIP :1;
[; ;pic18f45k22.h: 9830: };
[; ;pic18f45k22.h: 9831: struct {
[; ;pic18f45k22.h: 9832: unsigned :2;
[; ;pic18f45k22.h: 9833: unsigned LVDIP :1;
[; ;pic18f45k22.h: 9834: unsigned BCLIP :1;
[; ;pic18f45k22.h: 9835: };
[; ;pic18f45k22.h: 9836: struct {
[; ;pic18f45k22.h: 9837: unsigned :6;
[; ;pic18f45k22.h: 9838: unsigned CMIP :1;
[; ;pic18f45k22.h: 9839: };
[; ;pic18f45k22.h: 9840: } IPR2bits_t;
[; ;pic18f45k22.h: 9841: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f45k22.h: 9901: extern volatile unsigned char PIE3 @ 0xFA3;
"9903
[; ;pic18f45k22.h: 9903: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f45k22.h: 9906: typedef union {
[; ;pic18f45k22.h: 9907: struct {
[; ;pic18f45k22.h: 9908: unsigned TMR1GIE :1;
[; ;pic18f45k22.h: 9909: unsigned TMR3GIE :1;
[; ;pic18f45k22.h: 9910: unsigned TMR5GIE :1;
[; ;pic18f45k22.h: 9911: unsigned CTMUIE :1;
[; ;pic18f45k22.h: 9912: unsigned TX2IE :1;
[; ;pic18f45k22.h: 9913: unsigned RC2IE :1;
[; ;pic18f45k22.h: 9914: unsigned BCL2IE :1;
[; ;pic18f45k22.h: 9915: unsigned SSP2IE :1;
[; ;pic18f45k22.h: 9916: };
[; ;pic18f45k22.h: 9917: struct {
[; ;pic18f45k22.h: 9918: unsigned RXB0IE :1;
[; ;pic18f45k22.h: 9919: unsigned RXB1IE :1;
[; ;pic18f45k22.h: 9920: unsigned TXB0IE :1;
[; ;pic18f45k22.h: 9921: unsigned TXB1IE :1;
[; ;pic18f45k22.h: 9922: unsigned TXB2IE :1;
[; ;pic18f45k22.h: 9923: };
[; ;pic18f45k22.h: 9924: struct {
[; ;pic18f45k22.h: 9925: unsigned :1;
[; ;pic18f45k22.h: 9926: unsigned RXBNIE :1;
[; ;pic18f45k22.h: 9927: unsigned :2;
[; ;pic18f45k22.h: 9928: unsigned TXBNIE :1;
[; ;pic18f45k22.h: 9929: };
[; ;pic18f45k22.h: 9930: } PIE3bits_t;
[; ;pic18f45k22.h: 9931: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f45k22.h: 10011: extern volatile unsigned char PIR3 @ 0xFA4;
"10013
[; ;pic18f45k22.h: 10013: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f45k22.h: 10016: typedef union {
[; ;pic18f45k22.h: 10017: struct {
[; ;pic18f45k22.h: 10018: unsigned TMR1GIF :1;
[; ;pic18f45k22.h: 10019: unsigned TMR3GIF :1;
[; ;pic18f45k22.h: 10020: unsigned TMR5GIF :1;
[; ;pic18f45k22.h: 10021: unsigned CTMUIF :1;
[; ;pic18f45k22.h: 10022: unsigned TX2IF :1;
[; ;pic18f45k22.h: 10023: unsigned RC2IF :1;
[; ;pic18f45k22.h: 10024: unsigned BCL2IF :1;
[; ;pic18f45k22.h: 10025: unsigned SSP2IF :1;
[; ;pic18f45k22.h: 10026: };
[; ;pic18f45k22.h: 10027: struct {
[; ;pic18f45k22.h: 10028: unsigned :1;
[; ;pic18f45k22.h: 10029: unsigned RXBNIF :1;
[; ;pic18f45k22.h: 10030: unsigned :2;
[; ;pic18f45k22.h: 10031: unsigned TXBNIF :1;
[; ;pic18f45k22.h: 10032: };
[; ;pic18f45k22.h: 10033: } PIR3bits_t;
[; ;pic18f45k22.h: 10034: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f45k22.h: 10089: extern volatile unsigned char IPR3 @ 0xFA5;
"10091
[; ;pic18f45k22.h: 10091: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f45k22.h: 10094: typedef union {
[; ;pic18f45k22.h: 10095: struct {
[; ;pic18f45k22.h: 10096: unsigned TMR1GIP :1;
[; ;pic18f45k22.h: 10097: unsigned TMR3GIP :1;
[; ;pic18f45k22.h: 10098: unsigned TMR5GIP :1;
[; ;pic18f45k22.h: 10099: unsigned CTMUIP :1;
[; ;pic18f45k22.h: 10100: unsigned TX2IP :1;
[; ;pic18f45k22.h: 10101: unsigned RC2IP :1;
[; ;pic18f45k22.h: 10102: unsigned BCL2IP :1;
[; ;pic18f45k22.h: 10103: unsigned SSP2IP :1;
[; ;pic18f45k22.h: 10104: };
[; ;pic18f45k22.h: 10105: struct {
[; ;pic18f45k22.h: 10106: unsigned :1;
[; ;pic18f45k22.h: 10107: unsigned RXBNIP :1;
[; ;pic18f45k22.h: 10108: unsigned :2;
[; ;pic18f45k22.h: 10109: unsigned TXBNIP :1;
[; ;pic18f45k22.h: 10110: };
[; ;pic18f45k22.h: 10111: } IPR3bits_t;
[; ;pic18f45k22.h: 10112: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f45k22.h: 10167: extern volatile unsigned char EECON1 @ 0xFA6;
"10169
[; ;pic18f45k22.h: 10169: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f45k22.h: 10172: typedef union {
[; ;pic18f45k22.h: 10173: struct {
[; ;pic18f45k22.h: 10174: unsigned RD :1;
[; ;pic18f45k22.h: 10175: unsigned WR :1;
[; ;pic18f45k22.h: 10176: unsigned WREN :1;
[; ;pic18f45k22.h: 10177: unsigned WRERR :1;
[; ;pic18f45k22.h: 10178: unsigned FREE :1;
[; ;pic18f45k22.h: 10179: unsigned :1;
[; ;pic18f45k22.h: 10180: unsigned CFGS :1;
[; ;pic18f45k22.h: 10181: unsigned EEPGD :1;
[; ;pic18f45k22.h: 10182: };
[; ;pic18f45k22.h: 10183: struct {
[; ;pic18f45k22.h: 10184: unsigned :6;
[; ;pic18f45k22.h: 10185: unsigned EEFS :1;
[; ;pic18f45k22.h: 10186: };
[; ;pic18f45k22.h: 10187: } EECON1bits_t;
[; ;pic18f45k22.h: 10188: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f45k22.h: 10233: extern volatile unsigned char EECON2 @ 0xFA7;
"10235
[; ;pic18f45k22.h: 10235: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f45k22.h: 10238: typedef union {
[; ;pic18f45k22.h: 10239: struct {
[; ;pic18f45k22.h: 10240: unsigned EECON2 :8;
[; ;pic18f45k22.h: 10241: };
[; ;pic18f45k22.h: 10242: } EECON2bits_t;
[; ;pic18f45k22.h: 10243: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f45k22.h: 10253: extern volatile unsigned char EEDATA @ 0xFA8;
"10255
[; ;pic18f45k22.h: 10255: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f45k22.h: 10258: typedef union {
[; ;pic18f45k22.h: 10259: struct {
[; ;pic18f45k22.h: 10260: unsigned EEDATA :8;
[; ;pic18f45k22.h: 10261: };
[; ;pic18f45k22.h: 10262: } EEDATAbits_t;
[; ;pic18f45k22.h: 10263: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f45k22.h: 10273: extern volatile unsigned char EEADR @ 0xFA9;
"10275
[; ;pic18f45k22.h: 10275: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f45k22.h: 10278: typedef union {
[; ;pic18f45k22.h: 10279: struct {
[; ;pic18f45k22.h: 10280: unsigned EEADR :8;
[; ;pic18f45k22.h: 10281: };
[; ;pic18f45k22.h: 10282: struct {
[; ;pic18f45k22.h: 10283: unsigned EEADR0 :1;
[; ;pic18f45k22.h: 10284: unsigned EEADR1 :1;
[; ;pic18f45k22.h: 10285: unsigned EEADR2 :1;
[; ;pic18f45k22.h: 10286: unsigned EEADR3 :1;
[; ;pic18f45k22.h: 10287: unsigned EEADR4 :1;
[; ;pic18f45k22.h: 10288: unsigned EEADR5 :1;
[; ;pic18f45k22.h: 10289: unsigned EEADR6 :1;
[; ;pic18f45k22.h: 10290: unsigned EEADR7 :1;
[; ;pic18f45k22.h: 10291: };
[; ;pic18f45k22.h: 10292: } EEADRbits_t;
[; ;pic18f45k22.h: 10293: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f45k22.h: 10343: extern volatile unsigned char RCSTA1 @ 0xFAB;
"10345
[; ;pic18f45k22.h: 10345: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f45k22.h: 10348: extern volatile unsigned char RCSTA @ 0xFAB;
"10350
[; ;pic18f45k22.h: 10350: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10352: extern volatile unsigned char RC1STA @ 0xFAB;
"10354
[; ;pic18f45k22.h: 10354: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10357: typedef union {
[; ;pic18f45k22.h: 10358: struct {
[; ;pic18f45k22.h: 10359: unsigned RX9D :1;
[; ;pic18f45k22.h: 10360: unsigned OERR :1;
[; ;pic18f45k22.h: 10361: unsigned FERR :1;
[; ;pic18f45k22.h: 10362: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10363: unsigned CREN :1;
[; ;pic18f45k22.h: 10364: unsigned SREN :1;
[; ;pic18f45k22.h: 10365: unsigned RX9 :1;
[; ;pic18f45k22.h: 10366: unsigned SPEN :1;
[; ;pic18f45k22.h: 10367: };
[; ;pic18f45k22.h: 10368: struct {
[; ;pic18f45k22.h: 10369: unsigned :3;
[; ;pic18f45k22.h: 10370: unsigned ADEN :1;
[; ;pic18f45k22.h: 10371: };
[; ;pic18f45k22.h: 10372: struct {
[; ;pic18f45k22.h: 10373: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10374: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10375: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10376: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10377: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10378: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10379: unsigned RX91 :1;
[; ;pic18f45k22.h: 10380: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10381: };
[; ;pic18f45k22.h: 10382: struct {
[; ;pic18f45k22.h: 10383: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10384: unsigned :5;
[; ;pic18f45k22.h: 10385: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10386: };
[; ;pic18f45k22.h: 10387: struct {
[; ;pic18f45k22.h: 10388: unsigned :6;
[; ;pic18f45k22.h: 10389: unsigned RC9 :1;
[; ;pic18f45k22.h: 10390: };
[; ;pic18f45k22.h: 10391: struct {
[; ;pic18f45k22.h: 10392: unsigned :5;
[; ;pic18f45k22.h: 10393: unsigned SRENA :1;
[; ;pic18f45k22.h: 10394: };
[; ;pic18f45k22.h: 10395: } RCSTA1bits_t;
[; ;pic18f45k22.h: 10396: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f45k22.h: 10504: typedef union {
[; ;pic18f45k22.h: 10505: struct {
[; ;pic18f45k22.h: 10506: unsigned RX9D :1;
[; ;pic18f45k22.h: 10507: unsigned OERR :1;
[; ;pic18f45k22.h: 10508: unsigned FERR :1;
[; ;pic18f45k22.h: 10509: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10510: unsigned CREN :1;
[; ;pic18f45k22.h: 10511: unsigned SREN :1;
[; ;pic18f45k22.h: 10512: unsigned RX9 :1;
[; ;pic18f45k22.h: 10513: unsigned SPEN :1;
[; ;pic18f45k22.h: 10514: };
[; ;pic18f45k22.h: 10515: struct {
[; ;pic18f45k22.h: 10516: unsigned :3;
[; ;pic18f45k22.h: 10517: unsigned ADEN :1;
[; ;pic18f45k22.h: 10518: };
[; ;pic18f45k22.h: 10519: struct {
[; ;pic18f45k22.h: 10520: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10521: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10522: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10523: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10524: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10525: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10526: unsigned RX91 :1;
[; ;pic18f45k22.h: 10527: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10528: };
[; ;pic18f45k22.h: 10529: struct {
[; ;pic18f45k22.h: 10530: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10531: unsigned :5;
[; ;pic18f45k22.h: 10532: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10533: };
[; ;pic18f45k22.h: 10534: struct {
[; ;pic18f45k22.h: 10535: unsigned :6;
[; ;pic18f45k22.h: 10536: unsigned RC9 :1;
[; ;pic18f45k22.h: 10537: };
[; ;pic18f45k22.h: 10538: struct {
[; ;pic18f45k22.h: 10539: unsigned :5;
[; ;pic18f45k22.h: 10540: unsigned SRENA :1;
[; ;pic18f45k22.h: 10541: };
[; ;pic18f45k22.h: 10542: } RCSTAbits_t;
[; ;pic18f45k22.h: 10543: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f45k22.h: 10650: typedef union {
[; ;pic18f45k22.h: 10651: struct {
[; ;pic18f45k22.h: 10652: unsigned RX9D :1;
[; ;pic18f45k22.h: 10653: unsigned OERR :1;
[; ;pic18f45k22.h: 10654: unsigned FERR :1;
[; ;pic18f45k22.h: 10655: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10656: unsigned CREN :1;
[; ;pic18f45k22.h: 10657: unsigned SREN :1;
[; ;pic18f45k22.h: 10658: unsigned RX9 :1;
[; ;pic18f45k22.h: 10659: unsigned SPEN :1;
[; ;pic18f45k22.h: 10660: };
[; ;pic18f45k22.h: 10661: struct {
[; ;pic18f45k22.h: 10662: unsigned :3;
[; ;pic18f45k22.h: 10663: unsigned ADEN :1;
[; ;pic18f45k22.h: 10664: };
[; ;pic18f45k22.h: 10665: struct {
[; ;pic18f45k22.h: 10666: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10667: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10668: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10669: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10670: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10671: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10672: unsigned RX91 :1;
[; ;pic18f45k22.h: 10673: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10674: };
[; ;pic18f45k22.h: 10675: struct {
[; ;pic18f45k22.h: 10676: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10677: unsigned :5;
[; ;pic18f45k22.h: 10678: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10679: };
[; ;pic18f45k22.h: 10680: struct {
[; ;pic18f45k22.h: 10681: unsigned :6;
[; ;pic18f45k22.h: 10682: unsigned RC9 :1;
[; ;pic18f45k22.h: 10683: };
[; ;pic18f45k22.h: 10684: struct {
[; ;pic18f45k22.h: 10685: unsigned :5;
[; ;pic18f45k22.h: 10686: unsigned SRENA :1;
[; ;pic18f45k22.h: 10687: };
[; ;pic18f45k22.h: 10688: } RC1STAbits_t;
[; ;pic18f45k22.h: 10689: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f45k22.h: 10799: extern volatile unsigned char TXSTA1 @ 0xFAC;
"10801
[; ;pic18f45k22.h: 10801: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f45k22.h: 10804: extern volatile unsigned char TXSTA @ 0xFAC;
"10806
[; ;pic18f45k22.h: 10806: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f45k22.h: 10808: extern volatile unsigned char TX1STA @ 0xFAC;
"10810
[; ;pic18f45k22.h: 10810: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f45k22.h: 10813: typedef union {
[; ;pic18f45k22.h: 10814: struct {
[; ;pic18f45k22.h: 10815: unsigned TX9D :1;
[; ;pic18f45k22.h: 10816: unsigned TRMT :1;
[; ;pic18f45k22.h: 10817: unsigned BRGH :1;
[; ;pic18f45k22.h: 10818: unsigned SENDB :1;
[; ;pic18f45k22.h: 10819: unsigned SYNC :1;
[; ;pic18f45k22.h: 10820: unsigned TXEN :1;
[; ;pic18f45k22.h: 10821: unsigned TX9 :1;
[; ;pic18f45k22.h: 10822: unsigned CSRC :1;
[; ;pic18f45k22.h: 10823: };
[; ;pic18f45k22.h: 10824: struct {
[; ;pic18f45k22.h: 10825: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 10826: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 10827: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 10828: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 10829: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 10830: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 10831: unsigned TX91 :1;
[; ;pic18f45k22.h: 10832: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 10833: };
[; ;pic18f45k22.h: 10834: struct {
[; ;pic18f45k22.h: 10835: unsigned TXD8 :1;
[; ;pic18f45k22.h: 10836: unsigned :5;
[; ;pic18f45k22.h: 10837: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 10838: };
[; ;pic18f45k22.h: 10839: } TXSTA1bits_t;
[; ;pic18f45k22.h: 10840: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f45k22.h: 10933: typedef union {
[; ;pic18f45k22.h: 10934: struct {
[; ;pic18f45k22.h: 10935: unsigned TX9D :1;
[; ;pic18f45k22.h: 10936: unsigned TRMT :1;
[; ;pic18f45k22.h: 10937: unsigned BRGH :1;
[; ;pic18f45k22.h: 10938: unsigned SENDB :1;
[; ;pic18f45k22.h: 10939: unsigned SYNC :1;
[; ;pic18f45k22.h: 10940: unsigned TXEN :1;
[; ;pic18f45k22.h: 10941: unsigned TX9 :1;
[; ;pic18f45k22.h: 10942: unsigned CSRC :1;
[; ;pic18f45k22.h: 10943: };
[; ;pic18f45k22.h: 10944: struct {
[; ;pic18f45k22.h: 10945: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 10946: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 10947: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 10948: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 10949: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 10950: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 10951: unsigned TX91 :1;
[; ;pic18f45k22.h: 10952: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 10953: };
[; ;pic18f45k22.h: 10954: struct {
[; ;pic18f45k22.h: 10955: unsigned TXD8 :1;
[; ;pic18f45k22.h: 10956: unsigned :5;
[; ;pic18f45k22.h: 10957: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 10958: };
[; ;pic18f45k22.h: 10959: } TXSTAbits_t;
[; ;pic18f45k22.h: 10960: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f45k22.h: 11052: typedef union {
[; ;pic18f45k22.h: 11053: struct {
[; ;pic18f45k22.h: 11054: unsigned TX9D :1;
[; ;pic18f45k22.h: 11055: unsigned TRMT :1;
[; ;pic18f45k22.h: 11056: unsigned BRGH :1;
[; ;pic18f45k22.h: 11057: unsigned SENDB :1;
[; ;pic18f45k22.h: 11058: unsigned SYNC :1;
[; ;pic18f45k22.h: 11059: unsigned TXEN :1;
[; ;pic18f45k22.h: 11060: unsigned TX9 :1;
[; ;pic18f45k22.h: 11061: unsigned CSRC :1;
[; ;pic18f45k22.h: 11062: };
[; ;pic18f45k22.h: 11063: struct {
[; ;pic18f45k22.h: 11064: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 11065: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 11066: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 11067: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 11068: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 11069: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 11070: unsigned TX91 :1;
[; ;pic18f45k22.h: 11071: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 11072: };
[; ;pic18f45k22.h: 11073: struct {
[; ;pic18f45k22.h: 11074: unsigned TXD8 :1;
[; ;pic18f45k22.h: 11075: unsigned :5;
[; ;pic18f45k22.h: 11076: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 11077: };
[; ;pic18f45k22.h: 11078: } TX1STAbits_t;
[; ;pic18f45k22.h: 11079: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f45k22.h: 11174: extern volatile unsigned char TXREG1 @ 0xFAD;
"11176
[; ;pic18f45k22.h: 11176: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f45k22.h: 11179: extern volatile unsigned char TXREG @ 0xFAD;
"11181
[; ;pic18f45k22.h: 11181: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11183: extern volatile unsigned char TX1REG @ 0xFAD;
"11185
[; ;pic18f45k22.h: 11185: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11188: typedef union {
[; ;pic18f45k22.h: 11189: struct {
[; ;pic18f45k22.h: 11190: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11191: };
[; ;pic18f45k22.h: 11192: struct {
[; ;pic18f45k22.h: 11193: unsigned TXREG :8;
[; ;pic18f45k22.h: 11194: };
[; ;pic18f45k22.h: 11195: } TXREG1bits_t;
[; ;pic18f45k22.h: 11196: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f45k22.h: 11209: typedef union {
[; ;pic18f45k22.h: 11210: struct {
[; ;pic18f45k22.h: 11211: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11212: };
[; ;pic18f45k22.h: 11213: struct {
[; ;pic18f45k22.h: 11214: unsigned TXREG :8;
[; ;pic18f45k22.h: 11215: };
[; ;pic18f45k22.h: 11216: } TXREGbits_t;
[; ;pic18f45k22.h: 11217: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f45k22.h: 11229: typedef union {
[; ;pic18f45k22.h: 11230: struct {
[; ;pic18f45k22.h: 11231: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11232: };
[; ;pic18f45k22.h: 11233: struct {
[; ;pic18f45k22.h: 11234: unsigned TXREG :8;
[; ;pic18f45k22.h: 11235: };
[; ;pic18f45k22.h: 11236: } TX1REGbits_t;
[; ;pic18f45k22.h: 11237: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f45k22.h: 11252: extern volatile unsigned char RCREG1 @ 0xFAE;
"11254
[; ;pic18f45k22.h: 11254: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11257: extern volatile unsigned char RCREG @ 0xFAE;
"11259
[; ;pic18f45k22.h: 11259: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11261: extern volatile unsigned char RC1REG @ 0xFAE;
"11263
[; ;pic18f45k22.h: 11263: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11266: typedef union {
[; ;pic18f45k22.h: 11267: struct {
[; ;pic18f45k22.h: 11268: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11269: };
[; ;pic18f45k22.h: 11270: struct {
[; ;pic18f45k22.h: 11271: unsigned RCREG :8;
[; ;pic18f45k22.h: 11272: };
[; ;pic18f45k22.h: 11273: } RCREG1bits_t;
[; ;pic18f45k22.h: 11274: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f45k22.h: 11287: typedef union {
[; ;pic18f45k22.h: 11288: struct {
[; ;pic18f45k22.h: 11289: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11290: };
[; ;pic18f45k22.h: 11291: struct {
[; ;pic18f45k22.h: 11292: unsigned RCREG :8;
[; ;pic18f45k22.h: 11293: };
[; ;pic18f45k22.h: 11294: } RCREGbits_t;
[; ;pic18f45k22.h: 11295: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f45k22.h: 11307: typedef union {
[; ;pic18f45k22.h: 11308: struct {
[; ;pic18f45k22.h: 11309: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11310: };
[; ;pic18f45k22.h: 11311: struct {
[; ;pic18f45k22.h: 11312: unsigned RCREG :8;
[; ;pic18f45k22.h: 11313: };
[; ;pic18f45k22.h: 11314: } RC1REGbits_t;
[; ;pic18f45k22.h: 11315: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f45k22.h: 11330: extern volatile unsigned char SPBRG1 @ 0xFAF;
"11332
[; ;pic18f45k22.h: 11332: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11335: extern volatile unsigned char SPBRG @ 0xFAF;
"11337
[; ;pic18f45k22.h: 11337: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11339: extern volatile unsigned char SP1BRG @ 0xFAF;
"11341
[; ;pic18f45k22.h: 11341: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11344: typedef union {
[; ;pic18f45k22.h: 11345: struct {
[; ;pic18f45k22.h: 11346: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11347: };
[; ;pic18f45k22.h: 11348: struct {
[; ;pic18f45k22.h: 11349: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11350: };
[; ;pic18f45k22.h: 11351: } SPBRG1bits_t;
[; ;pic18f45k22.h: 11352: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f45k22.h: 11365: typedef union {
[; ;pic18f45k22.h: 11366: struct {
[; ;pic18f45k22.h: 11367: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11368: };
[; ;pic18f45k22.h: 11369: struct {
[; ;pic18f45k22.h: 11370: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11371: };
[; ;pic18f45k22.h: 11372: } SPBRGbits_t;
[; ;pic18f45k22.h: 11373: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11385: typedef union {
[; ;pic18f45k22.h: 11386: struct {
[; ;pic18f45k22.h: 11387: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11388: };
[; ;pic18f45k22.h: 11389: struct {
[; ;pic18f45k22.h: 11390: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11391: };
[; ;pic18f45k22.h: 11392: } SP1BRGbits_t;
[; ;pic18f45k22.h: 11393: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11408: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"11410
[; ;pic18f45k22.h: 11410: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11413: extern volatile unsigned char SPBRGH @ 0xFB0;
"11415
[; ;pic18f45k22.h: 11415: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11417: extern volatile unsigned char SP1BRGH @ 0xFB0;
"11419
[; ;pic18f45k22.h: 11419: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11422: typedef union {
[; ;pic18f45k22.h: 11423: struct {
[; ;pic18f45k22.h: 11424: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11425: };
[; ;pic18f45k22.h: 11426: struct {
[; ;pic18f45k22.h: 11427: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11428: };
[; ;pic18f45k22.h: 11429: } SPBRGH1bits_t;
[; ;pic18f45k22.h: 11430: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f45k22.h: 11443: typedef union {
[; ;pic18f45k22.h: 11444: struct {
[; ;pic18f45k22.h: 11445: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11446: };
[; ;pic18f45k22.h: 11447: struct {
[; ;pic18f45k22.h: 11448: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11449: };
[; ;pic18f45k22.h: 11450: } SPBRGHbits_t;
[; ;pic18f45k22.h: 11451: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11463: typedef union {
[; ;pic18f45k22.h: 11464: struct {
[; ;pic18f45k22.h: 11465: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11466: };
[; ;pic18f45k22.h: 11467: struct {
[; ;pic18f45k22.h: 11468: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11469: };
[; ;pic18f45k22.h: 11470: } SP1BRGHbits_t;
[; ;pic18f45k22.h: 11471: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11486: extern volatile unsigned char T3CON @ 0xFB1;
"11488
[; ;pic18f45k22.h: 11488: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f45k22.h: 11491: typedef union {
[; ;pic18f45k22.h: 11492: struct {
[; ;pic18f45k22.h: 11493: unsigned :2;
[; ;pic18f45k22.h: 11494: unsigned NOT_T3SYNC :1;
[; ;pic18f45k22.h: 11495: };
[; ;pic18f45k22.h: 11496: struct {
[; ;pic18f45k22.h: 11497: unsigned TMR3ON :1;
[; ;pic18f45k22.h: 11498: unsigned T3RD16 :1;
[; ;pic18f45k22.h: 11499: unsigned nT3SYNC :1;
[; ;pic18f45k22.h: 11500: unsigned T3SOSCEN :1;
[; ;pic18f45k22.h: 11501: unsigned T3CKPS :2;
[; ;pic18f45k22.h: 11502: unsigned TMR3CS :2;
[; ;pic18f45k22.h: 11503: };
[; ;pic18f45k22.h: 11504: struct {
[; ;pic18f45k22.h: 11505: unsigned :3;
[; ;pic18f45k22.h: 11506: unsigned T3OSCEN :1;
[; ;pic18f45k22.h: 11507: unsigned T3CKPS0 :1;
[; ;pic18f45k22.h: 11508: unsigned T3CKPS1 :1;
[; ;pic18f45k22.h: 11509: unsigned TMR3CS0 :1;
[; ;pic18f45k22.h: 11510: unsigned TMR3CS1 :1;
[; ;pic18f45k22.h: 11511: };
[; ;pic18f45k22.h: 11512: struct {
[; ;pic18f45k22.h: 11513: unsigned :3;
[; ;pic18f45k22.h: 11514: unsigned SOSCEN3 :1;
[; ;pic18f45k22.h: 11515: unsigned :3;
[; ;pic18f45k22.h: 11516: unsigned RD163 :1;
[; ;pic18f45k22.h: 11517: };
[; ;pic18f45k22.h: 11518: } T3CONbits_t;
[; ;pic18f45k22.h: 11519: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f45k22.h: 11594: extern volatile unsigned short TMR3 @ 0xFB2;
"11596
[; ;pic18f45k22.h: 11596: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11601: extern volatile unsigned char TMR3L @ 0xFB2;
"11603
[; ;pic18f45k22.h: 11603: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11606: typedef union {
[; ;pic18f45k22.h: 11607: struct {
[; ;pic18f45k22.h: 11608: unsigned TMR3L :8;
[; ;pic18f45k22.h: 11609: };
[; ;pic18f45k22.h: 11610: } TMR3Lbits_t;
[; ;pic18f45k22.h: 11611: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f45k22.h: 11621: extern volatile unsigned char TMR3H @ 0xFB3;
"11623
[; ;pic18f45k22.h: 11623: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f45k22.h: 11626: typedef union {
[; ;pic18f45k22.h: 11627: struct {
[; ;pic18f45k22.h: 11628: unsigned TMR3H :8;
[; ;pic18f45k22.h: 11629: };
[; ;pic18f45k22.h: 11630: } TMR3Hbits_t;
[; ;pic18f45k22.h: 11631: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f45k22.h: 11641: extern volatile unsigned char T3GCON @ 0xFB4;
"11643
[; ;pic18f45k22.h: 11643: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f45k22.h: 11646: typedef union {
[; ;pic18f45k22.h: 11647: struct {
[; ;pic18f45k22.h: 11648: unsigned :3;
[; ;pic18f45k22.h: 11649: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 11650: };
[; ;pic18f45k22.h: 11651: struct {
[; ;pic18f45k22.h: 11652: unsigned T3GSS :2;
[; ;pic18f45k22.h: 11653: unsigned T3GVAL :1;
[; ;pic18f45k22.h: 11654: unsigned T3GGO_nDONE :1;
[; ;pic18f45k22.h: 11655: unsigned T3GSPM :1;
[; ;pic18f45k22.h: 11656: unsigned T3GTM :1;
[; ;pic18f45k22.h: 11657: unsigned T3GPOL :1;
[; ;pic18f45k22.h: 11658: unsigned TMR3GE :1;
[; ;pic18f45k22.h: 11659: };
[; ;pic18f45k22.h: 11660: struct {
[; ;pic18f45k22.h: 11661: unsigned T3GSS0 :1;
[; ;pic18f45k22.h: 11662: unsigned T3GSS1 :1;
[; ;pic18f45k22.h: 11663: unsigned :1;
[; ;pic18f45k22.h: 11664: unsigned T3G_DONE :1;
[; ;pic18f45k22.h: 11665: };
[; ;pic18f45k22.h: 11666: struct {
[; ;pic18f45k22.h: 11667: unsigned :3;
[; ;pic18f45k22.h: 11668: unsigned T3GGO :1;
[; ;pic18f45k22.h: 11669: };
[; ;pic18f45k22.h: 11670: } T3GCONbits_t;
[; ;pic18f45k22.h: 11671: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f45k22.h: 11736: extern volatile unsigned char ECCP1AS @ 0xFB6;
"11738
[; ;pic18f45k22.h: 11738: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 11741: extern volatile unsigned char ECCPAS @ 0xFB6;
"11743
[; ;pic18f45k22.h: 11743: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 11746: typedef union {
[; ;pic18f45k22.h: 11747: struct {
[; ;pic18f45k22.h: 11748: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 11749: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 11750: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 11751: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 11752: };
[; ;pic18f45k22.h: 11753: struct {
[; ;pic18f45k22.h: 11754: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 11755: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 11756: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 11757: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 11758: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 11759: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 11760: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 11761: };
[; ;pic18f45k22.h: 11762: struct {
[; ;pic18f45k22.h: 11763: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 11764: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 11765: };
[; ;pic18f45k22.h: 11766: struct {
[; ;pic18f45k22.h: 11767: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 11768: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 11769: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 11770: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 11771: };
[; ;pic18f45k22.h: 11772: struct {
[; ;pic18f45k22.h: 11773: unsigned PSSBD :2;
[; ;pic18f45k22.h: 11774: unsigned PSSAC :2;
[; ;pic18f45k22.h: 11775: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 11776: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 11777: };
[; ;pic18f45k22.h: 11778: struct {
[; ;pic18f45k22.h: 11779: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 11780: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 11781: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 11782: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 11783: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 11784: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 11785: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 11786: };
[; ;pic18f45k22.h: 11787: } ECCP1ASbits_t;
[; ;pic18f45k22.h: 11788: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f45k22.h: 11931: typedef union {
[; ;pic18f45k22.h: 11932: struct {
[; ;pic18f45k22.h: 11933: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 11934: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 11935: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 11936: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 11937: };
[; ;pic18f45k22.h: 11938: struct {
[; ;pic18f45k22.h: 11939: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 11940: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 11941: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 11942: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 11943: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 11944: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 11945: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 11946: };
[; ;pic18f45k22.h: 11947: struct {
[; ;pic18f45k22.h: 11948: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 11949: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 11950: };
[; ;pic18f45k22.h: 11951: struct {
[; ;pic18f45k22.h: 11952: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 11953: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 11954: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 11955: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 11956: };
[; ;pic18f45k22.h: 11957: struct {
[; ;pic18f45k22.h: 11958: unsigned PSSBD :2;
[; ;pic18f45k22.h: 11959: unsigned PSSAC :2;
[; ;pic18f45k22.h: 11960: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 11961: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 11962: };
[; ;pic18f45k22.h: 11963: struct {
[; ;pic18f45k22.h: 11964: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 11965: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 11966: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 11967: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 11968: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 11969: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 11970: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 11971: };
[; ;pic18f45k22.h: 11972: } ECCPASbits_t;
[; ;pic18f45k22.h: 11973: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f45k22.h: 12118: extern volatile unsigned char PWM1CON @ 0xFB7;
"12120
[; ;pic18f45k22.h: 12120: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12123: extern volatile unsigned char PWMCON @ 0xFB7;
"12125
[; ;pic18f45k22.h: 12125: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12128: typedef union {
[; ;pic18f45k22.h: 12129: struct {
[; ;pic18f45k22.h: 12130: unsigned P1DC :7;
[; ;pic18f45k22.h: 12131: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12132: };
[; ;pic18f45k22.h: 12133: struct {
[; ;pic18f45k22.h: 12134: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12135: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12136: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12137: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12138: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12139: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12140: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12141: };
[; ;pic18f45k22.h: 12142: struct {
[; ;pic18f45k22.h: 12143: unsigned PDC :7;
[; ;pic18f45k22.h: 12144: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12145: };
[; ;pic18f45k22.h: 12146: struct {
[; ;pic18f45k22.h: 12147: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12148: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12149: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12150: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12151: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12152: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12153: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12154: };
[; ;pic18f45k22.h: 12155: } PWM1CONbits_t;
[; ;pic18f45k22.h: 12156: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f45k22.h: 12249: typedef union {
[; ;pic18f45k22.h: 12250: struct {
[; ;pic18f45k22.h: 12251: unsigned P1DC :7;
[; ;pic18f45k22.h: 12252: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12253: };
[; ;pic18f45k22.h: 12254: struct {
[; ;pic18f45k22.h: 12255: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12256: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12257: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12258: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12259: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12260: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12261: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12262: };
[; ;pic18f45k22.h: 12263: struct {
[; ;pic18f45k22.h: 12264: unsigned PDC :7;
[; ;pic18f45k22.h: 12265: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12266: };
[; ;pic18f45k22.h: 12267: struct {
[; ;pic18f45k22.h: 12268: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12269: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12270: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12271: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12272: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12273: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12274: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12275: };
[; ;pic18f45k22.h: 12276: } PWMCONbits_t;
[; ;pic18f45k22.h: 12277: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f45k22.h: 12372: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"12374
[; ;pic18f45k22.h: 12374: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12377: extern volatile unsigned char BAUDCON @ 0xFB8;
"12379
[; ;pic18f45k22.h: 12379: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12381: extern volatile unsigned char BAUDCTL @ 0xFB8;
"12383
[; ;pic18f45k22.h: 12383: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12385: extern volatile unsigned char BAUD1CON @ 0xFB8;
"12387
[; ;pic18f45k22.h: 12387: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12390: typedef union {
[; ;pic18f45k22.h: 12391: struct {
[; ;pic18f45k22.h: 12392: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12393: unsigned WUE :1;
[; ;pic18f45k22.h: 12394: unsigned :1;
[; ;pic18f45k22.h: 12395: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12396: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12397: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12398: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12399: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12400: };
[; ;pic18f45k22.h: 12401: struct {
[; ;pic18f45k22.h: 12402: unsigned :4;
[; ;pic18f45k22.h: 12403: unsigned SCKP :1;
[; ;pic18f45k22.h: 12404: };
[; ;pic18f45k22.h: 12405: struct {
[; ;pic18f45k22.h: 12406: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12407: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12408: unsigned :1;
[; ;pic18f45k22.h: 12409: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12410: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12411: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12412: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12413: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12414: };
[; ;pic18f45k22.h: 12415: struct {
[; ;pic18f45k22.h: 12416: unsigned :4;
[; ;pic18f45k22.h: 12417: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12418: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12419: unsigned RCMT :1;
[; ;pic18f45k22.h: 12420: };
[; ;pic18f45k22.h: 12421: struct {
[; ;pic18f45k22.h: 12422: unsigned :4;
[; ;pic18f45k22.h: 12423: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12424: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12425: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12426: };
[; ;pic18f45k22.h: 12427: struct {
[; ;pic18f45k22.h: 12428: unsigned :5;
[; ;pic18f45k22.h: 12429: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12430: };
[; ;pic18f45k22.h: 12431: struct {
[; ;pic18f45k22.h: 12432: unsigned :1;
[; ;pic18f45k22.h: 12433: unsigned W4E :1;
[; ;pic18f45k22.h: 12434: };
[; ;pic18f45k22.h: 12435: } BAUDCON1bits_t;
[; ;pic18f45k22.h: 12436: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f45k22.h: 12554: typedef union {
[; ;pic18f45k22.h: 12555: struct {
[; ;pic18f45k22.h: 12556: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12557: unsigned WUE :1;
[; ;pic18f45k22.h: 12558: unsigned :1;
[; ;pic18f45k22.h: 12559: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12560: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12561: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12562: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12563: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12564: };
[; ;pic18f45k22.h: 12565: struct {
[; ;pic18f45k22.h: 12566: unsigned :4;
[; ;pic18f45k22.h: 12567: unsigned SCKP :1;
[; ;pic18f45k22.h: 12568: };
[; ;pic18f45k22.h: 12569: struct {
[; ;pic18f45k22.h: 12570: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12571: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12572: unsigned :1;
[; ;pic18f45k22.h: 12573: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12574: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12575: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12576: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12577: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12578: };
[; ;pic18f45k22.h: 12579: struct {
[; ;pic18f45k22.h: 12580: unsigned :4;
[; ;pic18f45k22.h: 12581: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12582: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12583: unsigned RCMT :1;
[; ;pic18f45k22.h: 12584: };
[; ;pic18f45k22.h: 12585: struct {
[; ;pic18f45k22.h: 12586: unsigned :4;
[; ;pic18f45k22.h: 12587: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12588: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12589: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12590: };
[; ;pic18f45k22.h: 12591: struct {
[; ;pic18f45k22.h: 12592: unsigned :5;
[; ;pic18f45k22.h: 12593: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12594: };
[; ;pic18f45k22.h: 12595: struct {
[; ;pic18f45k22.h: 12596: unsigned :1;
[; ;pic18f45k22.h: 12597: unsigned W4E :1;
[; ;pic18f45k22.h: 12598: };
[; ;pic18f45k22.h: 12599: } BAUDCONbits_t;
[; ;pic18f45k22.h: 12600: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f45k22.h: 12717: typedef union {
[; ;pic18f45k22.h: 12718: struct {
[; ;pic18f45k22.h: 12719: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12720: unsigned WUE :1;
[; ;pic18f45k22.h: 12721: unsigned :1;
[; ;pic18f45k22.h: 12722: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12723: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12724: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12725: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12726: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12727: };
[; ;pic18f45k22.h: 12728: struct {
[; ;pic18f45k22.h: 12729: unsigned :4;
[; ;pic18f45k22.h: 12730: unsigned SCKP :1;
[; ;pic18f45k22.h: 12731: };
[; ;pic18f45k22.h: 12732: struct {
[; ;pic18f45k22.h: 12733: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12734: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12735: unsigned :1;
[; ;pic18f45k22.h: 12736: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12737: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12738: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12739: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12740: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12741: };
[; ;pic18f45k22.h: 12742: struct {
[; ;pic18f45k22.h: 12743: unsigned :4;
[; ;pic18f45k22.h: 12744: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12745: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12746: unsigned RCMT :1;
[; ;pic18f45k22.h: 12747: };
[; ;pic18f45k22.h: 12748: struct {
[; ;pic18f45k22.h: 12749: unsigned :4;
[; ;pic18f45k22.h: 12750: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12751: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12752: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12753: };
[; ;pic18f45k22.h: 12754: struct {
[; ;pic18f45k22.h: 12755: unsigned :5;
[; ;pic18f45k22.h: 12756: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12757: };
[; ;pic18f45k22.h: 12758: struct {
[; ;pic18f45k22.h: 12759: unsigned :1;
[; ;pic18f45k22.h: 12760: unsigned W4E :1;
[; ;pic18f45k22.h: 12761: };
[; ;pic18f45k22.h: 12762: } BAUDCTLbits_t;
[; ;pic18f45k22.h: 12763: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f45k22.h: 12880: typedef union {
[; ;pic18f45k22.h: 12881: struct {
[; ;pic18f45k22.h: 12882: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12883: unsigned WUE :1;
[; ;pic18f45k22.h: 12884: unsigned :1;
[; ;pic18f45k22.h: 12885: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12886: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12887: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12888: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12889: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12890: };
[; ;pic18f45k22.h: 12891: struct {
[; ;pic18f45k22.h: 12892: unsigned :4;
[; ;pic18f45k22.h: 12893: unsigned SCKP :1;
[; ;pic18f45k22.h: 12894: };
[; ;pic18f45k22.h: 12895: struct {
[; ;pic18f45k22.h: 12896: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12897: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12898: unsigned :1;
[; ;pic18f45k22.h: 12899: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12900: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12901: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12902: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12903: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12904: };
[; ;pic18f45k22.h: 12905: struct {
[; ;pic18f45k22.h: 12906: unsigned :4;
[; ;pic18f45k22.h: 12907: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12908: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12909: unsigned RCMT :1;
[; ;pic18f45k22.h: 12910: };
[; ;pic18f45k22.h: 12911: struct {
[; ;pic18f45k22.h: 12912: unsigned :4;
[; ;pic18f45k22.h: 12913: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12914: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12915: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12916: };
[; ;pic18f45k22.h: 12917: struct {
[; ;pic18f45k22.h: 12918: unsigned :5;
[; ;pic18f45k22.h: 12919: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12920: };
[; ;pic18f45k22.h: 12921: struct {
[; ;pic18f45k22.h: 12922: unsigned :1;
[; ;pic18f45k22.h: 12923: unsigned W4E :1;
[; ;pic18f45k22.h: 12924: };
[; ;pic18f45k22.h: 12925: } BAUD1CONbits_t;
[; ;pic18f45k22.h: 12926: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f45k22.h: 13046: extern volatile unsigned char PSTR1CON @ 0xFB9;
"13048
[; ;pic18f45k22.h: 13048: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13051: extern volatile unsigned char PSTRCON @ 0xFB9;
"13053
[; ;pic18f45k22.h: 13053: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13056: typedef union {
[; ;pic18f45k22.h: 13057: struct {
[; ;pic18f45k22.h: 13058: unsigned STR1A :1;
[; ;pic18f45k22.h: 13059: unsigned STR1B :1;
[; ;pic18f45k22.h: 13060: unsigned STR1C :1;
[; ;pic18f45k22.h: 13061: unsigned STR1D :1;
[; ;pic18f45k22.h: 13062: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13063: };
[; ;pic18f45k22.h: 13064: struct {
[; ;pic18f45k22.h: 13065: unsigned STRA :1;
[; ;pic18f45k22.h: 13066: unsigned STRB :1;
[; ;pic18f45k22.h: 13067: unsigned STRC :1;
[; ;pic18f45k22.h: 13068: unsigned STRD :1;
[; ;pic18f45k22.h: 13069: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13070: };
[; ;pic18f45k22.h: 13071: } PSTR1CONbits_t;
[; ;pic18f45k22.h: 13072: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f45k22.h: 13125: typedef union {
[; ;pic18f45k22.h: 13126: struct {
[; ;pic18f45k22.h: 13127: unsigned STR1A :1;
[; ;pic18f45k22.h: 13128: unsigned STR1B :1;
[; ;pic18f45k22.h: 13129: unsigned STR1C :1;
[; ;pic18f45k22.h: 13130: unsigned STR1D :1;
[; ;pic18f45k22.h: 13131: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13132: };
[; ;pic18f45k22.h: 13133: struct {
[; ;pic18f45k22.h: 13134: unsigned STRA :1;
[; ;pic18f45k22.h: 13135: unsigned STRB :1;
[; ;pic18f45k22.h: 13136: unsigned STRC :1;
[; ;pic18f45k22.h: 13137: unsigned STRD :1;
[; ;pic18f45k22.h: 13138: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13139: };
[; ;pic18f45k22.h: 13140: } PSTRCONbits_t;
[; ;pic18f45k22.h: 13141: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f45k22.h: 13196: extern volatile unsigned char T2CON @ 0xFBA;
"13198
[; ;pic18f45k22.h: 13198: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f45k22.h: 13201: typedef union {
[; ;pic18f45k22.h: 13202: struct {
[; ;pic18f45k22.h: 13203: unsigned T2CKPS :2;
[; ;pic18f45k22.h: 13204: unsigned TMR2ON :1;
[; ;pic18f45k22.h: 13205: unsigned T2OUTPS :4;
[; ;pic18f45k22.h: 13206: };
[; ;pic18f45k22.h: 13207: struct {
[; ;pic18f45k22.h: 13208: unsigned T2CKPS0 :1;
[; ;pic18f45k22.h: 13209: unsigned T2CKPS1 :1;
[; ;pic18f45k22.h: 13210: unsigned :1;
[; ;pic18f45k22.h: 13211: unsigned T2OUTPS0 :1;
[; ;pic18f45k22.h: 13212: unsigned T2OUTPS1 :1;
[; ;pic18f45k22.h: 13213: unsigned T2OUTPS2 :1;
[; ;pic18f45k22.h: 13214: unsigned T2OUTPS3 :1;
[; ;pic18f45k22.h: 13215: };
[; ;pic18f45k22.h: 13216: } T2CONbits_t;
[; ;pic18f45k22.h: 13217: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f45k22.h: 13267: extern volatile unsigned char PR2 @ 0xFBB;
"13269
[; ;pic18f45k22.h: 13269: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f45k22.h: 13272: typedef union {
[; ;pic18f45k22.h: 13273: struct {
[; ;pic18f45k22.h: 13274: unsigned PR2 :8;
[; ;pic18f45k22.h: 13275: };
[; ;pic18f45k22.h: 13276: } PR2bits_t;
[; ;pic18f45k22.h: 13277: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f45k22.h: 13287: extern volatile unsigned char TMR2 @ 0xFBC;
"13289
[; ;pic18f45k22.h: 13289: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f45k22.h: 13292: typedef union {
[; ;pic18f45k22.h: 13293: struct {
[; ;pic18f45k22.h: 13294: unsigned TMR2 :8;
[; ;pic18f45k22.h: 13295: };
[; ;pic18f45k22.h: 13296: } TMR2bits_t;
[; ;pic18f45k22.h: 13297: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f45k22.h: 13307: extern volatile unsigned char CCP1CON @ 0xFBD;
"13309
[; ;pic18f45k22.h: 13309: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f45k22.h: 13312: typedef union {
[; ;pic18f45k22.h: 13313: struct {
[; ;pic18f45k22.h: 13314: unsigned CCP1M :4;
[; ;pic18f45k22.h: 13315: unsigned DC1B :2;
[; ;pic18f45k22.h: 13316: unsigned P1M :2;
[; ;pic18f45k22.h: 13317: };
[; ;pic18f45k22.h: 13318: struct {
[; ;pic18f45k22.h: 13319: unsigned CCP1M0 :1;
[; ;pic18f45k22.h: 13320: unsigned CCP1M1 :1;
[; ;pic18f45k22.h: 13321: unsigned CCP1M2 :1;
[; ;pic18f45k22.h: 13322: unsigned CCP1M3 :1;
[; ;pic18f45k22.h: 13323: unsigned DC1B0 :1;
[; ;pic18f45k22.h: 13324: unsigned DC1B1 :1;
[; ;pic18f45k22.h: 13325: unsigned P1M0 :1;
[; ;pic18f45k22.h: 13326: unsigned P1M1 :1;
[; ;pic18f45k22.h: 13327: };
[; ;pic18f45k22.h: 13328: } CCP1CONbits_t;
[; ;pic18f45k22.h: 13329: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f45k22.h: 13389: extern volatile unsigned short CCPR1 @ 0xFBE;
"13391
[; ;pic18f45k22.h: 13391: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13396: extern volatile unsigned char CCPR1L @ 0xFBE;
"13398
[; ;pic18f45k22.h: 13398: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13401: typedef union {
[; ;pic18f45k22.h: 13402: struct {
[; ;pic18f45k22.h: 13403: unsigned CCPR1L :8;
[; ;pic18f45k22.h: 13404: };
[; ;pic18f45k22.h: 13405: } CCPR1Lbits_t;
[; ;pic18f45k22.h: 13406: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f45k22.h: 13416: extern volatile unsigned char CCPR1H @ 0xFBF;
"13418
[; ;pic18f45k22.h: 13418: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f45k22.h: 13421: typedef union {
[; ;pic18f45k22.h: 13422: struct {
[; ;pic18f45k22.h: 13423: unsigned CCPR1H :8;
[; ;pic18f45k22.h: 13424: };
[; ;pic18f45k22.h: 13425: } CCPR1Hbits_t;
[; ;pic18f45k22.h: 13426: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f45k22.h: 13436: extern volatile unsigned char ADCON2 @ 0xFC0;
"13438
[; ;pic18f45k22.h: 13438: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f45k22.h: 13441: typedef union {
[; ;pic18f45k22.h: 13442: struct {
[; ;pic18f45k22.h: 13443: unsigned ADCS :3;
[; ;pic18f45k22.h: 13444: unsigned ACQT :3;
[; ;pic18f45k22.h: 13445: unsigned :1;
[; ;pic18f45k22.h: 13446: unsigned ADFM :1;
[; ;pic18f45k22.h: 13447: };
[; ;pic18f45k22.h: 13448: struct {
[; ;pic18f45k22.h: 13449: unsigned ADCS0 :1;
[; ;pic18f45k22.h: 13450: unsigned ADCS1 :1;
[; ;pic18f45k22.h: 13451: unsigned ADCS2 :1;
[; ;pic18f45k22.h: 13452: unsigned ACQT0 :1;
[; ;pic18f45k22.h: 13453: unsigned ACQT1 :1;
[; ;pic18f45k22.h: 13454: unsigned ACQT2 :1;
[; ;pic18f45k22.h: 13455: };
[; ;pic18f45k22.h: 13456: } ADCON2bits_t;
[; ;pic18f45k22.h: 13457: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f45k22.h: 13507: extern volatile unsigned char ADCON1 @ 0xFC1;
"13509
[; ;pic18f45k22.h: 13509: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f45k22.h: 13512: typedef union {
[; ;pic18f45k22.h: 13513: struct {
[; ;pic18f45k22.h: 13514: unsigned NVCFG :2;
[; ;pic18f45k22.h: 13515: unsigned PVCFG :2;
[; ;pic18f45k22.h: 13516: unsigned :3;
[; ;pic18f45k22.h: 13517: unsigned TRIGSEL :1;
[; ;pic18f45k22.h: 13518: };
[; ;pic18f45k22.h: 13519: struct {
[; ;pic18f45k22.h: 13520: unsigned NVCFG0 :1;
[; ;pic18f45k22.h: 13521: unsigned NVCFG1 :1;
[; ;pic18f45k22.h: 13522: unsigned PVCFG0 :1;
[; ;pic18f45k22.h: 13523: unsigned PVCFG1 :1;
[; ;pic18f45k22.h: 13524: };
[; ;pic18f45k22.h: 13525: struct {
[; ;pic18f45k22.h: 13526: unsigned :3;
[; ;pic18f45k22.h: 13527: unsigned CHSN3 :1;
[; ;pic18f45k22.h: 13528: };
[; ;pic18f45k22.h: 13529: } ADCON1bits_t;
[; ;pic18f45k22.h: 13530: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f45k22.h: 13575: extern volatile unsigned char ADCON0 @ 0xFC2;
"13577
[; ;pic18f45k22.h: 13577: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f45k22.h: 13580: typedef union {
[; ;pic18f45k22.h: 13581: struct {
[; ;pic18f45k22.h: 13582: unsigned :1;
[; ;pic18f45k22.h: 13583: unsigned GO_NOT_DONE :1;
[; ;pic18f45k22.h: 13584: };
[; ;pic18f45k22.h: 13585: struct {
[; ;pic18f45k22.h: 13586: unsigned ADON :1;
[; ;pic18f45k22.h: 13587: unsigned GO_nDONE :1;
[; ;pic18f45k22.h: 13588: unsigned CHS :5;
[; ;pic18f45k22.h: 13589: };
[; ;pic18f45k22.h: 13590: struct {
[; ;pic18f45k22.h: 13591: unsigned :1;
[; ;pic18f45k22.h: 13592: unsigned GO :1;
[; ;pic18f45k22.h: 13593: unsigned CHS0 :1;
[; ;pic18f45k22.h: 13594: unsigned CHS1 :1;
[; ;pic18f45k22.h: 13595: unsigned CHS2 :1;
[; ;pic18f45k22.h: 13596: unsigned CHS3 :1;
[; ;pic18f45k22.h: 13597: unsigned CHS4 :1;
[; ;pic18f45k22.h: 13598: };
[; ;pic18f45k22.h: 13599: struct {
[; ;pic18f45k22.h: 13600: unsigned :1;
[; ;pic18f45k22.h: 13601: unsigned DONE :1;
[; ;pic18f45k22.h: 13602: };
[; ;pic18f45k22.h: 13603: struct {
[; ;pic18f45k22.h: 13604: unsigned :1;
[; ;pic18f45k22.h: 13605: unsigned NOT_DONE :1;
[; ;pic18f45k22.h: 13606: };
[; ;pic18f45k22.h: 13607: struct {
[; ;pic18f45k22.h: 13608: unsigned :1;
[; ;pic18f45k22.h: 13609: unsigned nDONE :1;
[; ;pic18f45k22.h: 13610: };
[; ;pic18f45k22.h: 13611: struct {
[; ;pic18f45k22.h: 13612: unsigned :1;
[; ;pic18f45k22.h: 13613: unsigned GO_DONE :1;
[; ;pic18f45k22.h: 13614: };
[; ;pic18f45k22.h: 13615: struct {
[; ;pic18f45k22.h: 13616: unsigned :1;
[; ;pic18f45k22.h: 13617: unsigned GODONE :1;
[; ;pic18f45k22.h: 13618: };
[; ;pic18f45k22.h: 13619: } ADCON0bits_t;
[; ;pic18f45k22.h: 13620: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f45k22.h: 13700: extern volatile unsigned short ADRES @ 0xFC3;
"13702
[; ;pic18f45k22.h: 13702: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f45k22.h: 13707: extern volatile unsigned char ADRESL @ 0xFC3;
"13709
[; ;pic18f45k22.h: 13709: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f45k22.h: 13712: typedef union {
[; ;pic18f45k22.h: 13713: struct {
[; ;pic18f45k22.h: 13714: unsigned ADRESL :8;
[; ;pic18f45k22.h: 13715: };
[; ;pic18f45k22.h: 13716: } ADRESLbits_t;
[; ;pic18f45k22.h: 13717: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f45k22.h: 13727: extern volatile unsigned char ADRESH @ 0xFC4;
"13729
[; ;pic18f45k22.h: 13729: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f45k22.h: 13732: typedef union {
[; ;pic18f45k22.h: 13733: struct {
[; ;pic18f45k22.h: 13734: unsigned ADRESH :8;
[; ;pic18f45k22.h: 13735: };
[; ;pic18f45k22.h: 13736: } ADRESHbits_t;
[; ;pic18f45k22.h: 13737: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f45k22.h: 13747: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13749
[; ;pic18f45k22.h: 13749: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 13752: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13754
[; ;pic18f45k22.h: 13754: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 13757: typedef union {
[; ;pic18f45k22.h: 13758: struct {
[; ;pic18f45k22.h: 13759: unsigned SEN :1;
[; ;pic18f45k22.h: 13760: unsigned RSEN :1;
[; ;pic18f45k22.h: 13761: unsigned PEN :1;
[; ;pic18f45k22.h: 13762: unsigned RCEN :1;
[; ;pic18f45k22.h: 13763: unsigned ACKEN :1;
[; ;pic18f45k22.h: 13764: unsigned ACKDT :1;
[; ;pic18f45k22.h: 13765: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 13766: unsigned GCEN :1;
[; ;pic18f45k22.h: 13767: };
[; ;pic18f45k22.h: 13768: struct {
[; ;pic18f45k22.h: 13769: unsigned SEN1 :1;
[; ;pic18f45k22.h: 13770: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 13771: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 13772: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 13773: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 13774: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 13775: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 13776: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 13777: };
[; ;pic18f45k22.h: 13778: struct {
[; ;pic18f45k22.h: 13779: unsigned :1;
[; ;pic18f45k22.h: 13780: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 13781: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 13782: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 13783: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 13784: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 13785: };
[; ;pic18f45k22.h: 13786: struct {
[; ;pic18f45k22.h: 13787: unsigned :1;
[; ;pic18f45k22.h: 13788: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 13789: unsigned PEN1 :1;
[; ;pic18f45k22.h: 13790: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 13791: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 13792: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 13793: };
[; ;pic18f45k22.h: 13794: } SSP1CON2bits_t;
[; ;pic18f45k22.h: 13795: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f45k22.h: 13928: typedef union {
[; ;pic18f45k22.h: 13929: struct {
[; ;pic18f45k22.h: 13930: unsigned SEN :1;
[; ;pic18f45k22.h: 13931: unsigned RSEN :1;
[; ;pic18f45k22.h: 13932: unsigned PEN :1;
[; ;pic18f45k22.h: 13933: unsigned RCEN :1;
[; ;pic18f45k22.h: 13934: unsigned ACKEN :1;
[; ;pic18f45k22.h: 13935: unsigned ACKDT :1;
[; ;pic18f45k22.h: 13936: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 13937: unsigned GCEN :1;
[; ;pic18f45k22.h: 13938: };
[; ;pic18f45k22.h: 13939: struct {
[; ;pic18f45k22.h: 13940: unsigned SEN1 :1;
[; ;pic18f45k22.h: 13941: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 13942: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 13943: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 13944: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 13945: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 13946: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 13947: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 13948: };
[; ;pic18f45k22.h: 13949: struct {
[; ;pic18f45k22.h: 13950: unsigned :1;
[; ;pic18f45k22.h: 13951: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 13952: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 13953: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 13954: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 13955: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 13956: };
[; ;pic18f45k22.h: 13957: struct {
[; ;pic18f45k22.h: 13958: unsigned :1;
[; ;pic18f45k22.h: 13959: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 13960: unsigned PEN1 :1;
[; ;pic18f45k22.h: 13961: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 13962: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 13963: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 13964: };
[; ;pic18f45k22.h: 13965: } SSPCON2bits_t;
[; ;pic18f45k22.h: 13966: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f45k22.h: 14101: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14103
[; ;pic18f45k22.h: 14103: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14106: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14108
[; ;pic18f45k22.h: 14108: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14111: typedef union {
[; ;pic18f45k22.h: 14112: struct {
[; ;pic18f45k22.h: 14113: unsigned SSPM :4;
[; ;pic18f45k22.h: 14114: unsigned CKP :1;
[; ;pic18f45k22.h: 14115: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14116: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14117: unsigned WCOL :1;
[; ;pic18f45k22.h: 14118: };
[; ;pic18f45k22.h: 14119: struct {
[; ;pic18f45k22.h: 14120: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14121: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14122: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14123: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14124: };
[; ;pic18f45k22.h: 14125: struct {
[; ;pic18f45k22.h: 14126: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14127: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14128: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14129: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14130: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14131: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14132: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14133: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14134: };
[; ;pic18f45k22.h: 14135: } SSP1CON1bits_t;
[; ;pic18f45k22.h: 14136: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14224: typedef union {
[; ;pic18f45k22.h: 14225: struct {
[; ;pic18f45k22.h: 14226: unsigned SSPM :4;
[; ;pic18f45k22.h: 14227: unsigned CKP :1;
[; ;pic18f45k22.h: 14228: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14229: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14230: unsigned WCOL :1;
[; ;pic18f45k22.h: 14231: };
[; ;pic18f45k22.h: 14232: struct {
[; ;pic18f45k22.h: 14233: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14234: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14235: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14236: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14237: };
[; ;pic18f45k22.h: 14238: struct {
[; ;pic18f45k22.h: 14239: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14240: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14241: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14242: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14243: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14244: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14245: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14246: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14247: };
[; ;pic18f45k22.h: 14248: } SSPCON1bits_t;
[; ;pic18f45k22.h: 14249: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14339: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14341
[; ;pic18f45k22.h: 14341: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14344: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14346
[; ;pic18f45k22.h: 14346: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14349: typedef union {
[; ;pic18f45k22.h: 14350: struct {
[; ;pic18f45k22.h: 14351: unsigned :2;
[; ;pic18f45k22.h: 14352: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 14353: };
[; ;pic18f45k22.h: 14354: struct {
[; ;pic18f45k22.h: 14355: unsigned :5;
[; ;pic18f45k22.h: 14356: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 14357: };
[; ;pic18f45k22.h: 14358: struct {
[; ;pic18f45k22.h: 14359: unsigned BF :1;
[; ;pic18f45k22.h: 14360: unsigned UA :1;
[; ;pic18f45k22.h: 14361: unsigned R_nW :1;
[; ;pic18f45k22.h: 14362: unsigned S :1;
[; ;pic18f45k22.h: 14363: unsigned P :1;
[; ;pic18f45k22.h: 14364: unsigned D_nA :1;
[; ;pic18f45k22.h: 14365: unsigned CKE :1;
[; ;pic18f45k22.h: 14366: unsigned SMP :1;
[; ;pic18f45k22.h: 14367: };
[; ;pic18f45k22.h: 14368: struct {
[; ;pic18f45k22.h: 14369: unsigned :2;
[; ;pic18f45k22.h: 14370: unsigned R :1;
[; ;pic18f45k22.h: 14371: unsigned :2;
[; ;pic18f45k22.h: 14372: unsigned D :1;
[; ;pic18f45k22.h: 14373: };
[; ;pic18f45k22.h: 14374: struct {
[; ;pic18f45k22.h: 14375: unsigned :2;
[; ;pic18f45k22.h: 14376: unsigned W :1;
[; ;pic18f45k22.h: 14377: unsigned :2;
[; ;pic18f45k22.h: 14378: unsigned A :1;
[; ;pic18f45k22.h: 14379: };
[; ;pic18f45k22.h: 14380: struct {
[; ;pic18f45k22.h: 14381: unsigned :2;
[; ;pic18f45k22.h: 14382: unsigned nW :1;
[; ;pic18f45k22.h: 14383: unsigned :2;
[; ;pic18f45k22.h: 14384: unsigned nA :1;
[; ;pic18f45k22.h: 14385: };
[; ;pic18f45k22.h: 14386: struct {
[; ;pic18f45k22.h: 14387: unsigned :2;
[; ;pic18f45k22.h: 14388: unsigned R_W :1;
[; ;pic18f45k22.h: 14389: unsigned :2;
[; ;pic18f45k22.h: 14390: unsigned D_A :1;
[; ;pic18f45k22.h: 14391: };
[; ;pic18f45k22.h: 14392: struct {
[; ;pic18f45k22.h: 14393: unsigned :2;
[; ;pic18f45k22.h: 14394: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 14395: };
[; ;pic18f45k22.h: 14396: struct {
[; ;pic18f45k22.h: 14397: unsigned :5;
[; ;pic18f45k22.h: 14398: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 14399: };
[; ;pic18f45k22.h: 14400: struct {
[; ;pic18f45k22.h: 14401: unsigned :2;
[; ;pic18f45k22.h: 14402: unsigned nWRITE :1;
[; ;pic18f45k22.h: 14403: unsigned :2;
[; ;pic18f45k22.h: 14404: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 14405: };
[; ;pic18f45k22.h: 14406: struct {
[; ;pic18f45k22.h: 14407: unsigned BF1 :1;
[; ;pic18f45k22.h: 14408: unsigned UA1 :1;
[; ;pic18f45k22.h: 14409: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 14410: unsigned I2C_START :1;
[; ;pic18f45k22.h: 14411: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 14412: unsigned DA :1;
[; ;pic18f45k22.h: 14413: unsigned CKE1 :1;
[; ;pic18f45k22.h: 14414: unsigned SMP1 :1;
[; ;pic18f45k22.h: 14415: };
[; ;pic18f45k22.h: 14416: struct {
[; ;pic18f45k22.h: 14417: unsigned :2;
[; ;pic18f45k22.h: 14418: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 14419: unsigned START :1;
[; ;pic18f45k22.h: 14420: unsigned STOP :1;
[; ;pic18f45k22.h: 14421: unsigned DA1 :1;
[; ;pic18f45k22.h: 14422: };
[; ;pic18f45k22.h: 14423: struct {
[; ;pic18f45k22.h: 14424: unsigned :2;
[; ;pic18f45k22.h: 14425: unsigned RW :1;
[; ;pic18f45k22.h: 14426: unsigned START1 :1;
[; ;pic18f45k22.h: 14427: unsigned STOP1 :1;
[; ;pic18f45k22.h: 14428: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 14429: };
[; ;pic18f45k22.h: 14430: struct {
[; ;pic18f45k22.h: 14431: unsigned :2;
[; ;pic18f45k22.h: 14432: unsigned RW1 :1;
[; ;pic18f45k22.h: 14433: unsigned :2;
[; ;pic18f45k22.h: 14434: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 14435: };
[; ;pic18f45k22.h: 14436: struct {
[; ;pic18f45k22.h: 14437: unsigned :2;
[; ;pic18f45k22.h: 14438: unsigned NOT_W :1;
[; ;pic18f45k22.h: 14439: };
[; ;pic18f45k22.h: 14440: struct {
[; ;pic18f45k22.h: 14441: unsigned :5;
[; ;pic18f45k22.h: 14442: unsigned NOT_A :1;
[; ;pic18f45k22.h: 14443: };
[; ;pic18f45k22.h: 14444: } SSP1STATbits_t;
[; ;pic18f45k22.h: 14445: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f45k22.h: 14658: typedef union {
[; ;pic18f45k22.h: 14659: struct {
[; ;pic18f45k22.h: 14660: unsigned :2;
[; ;pic18f45k22.h: 14661: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 14662: };
[; ;pic18f45k22.h: 14663: struct {
[; ;pic18f45k22.h: 14664: unsigned :5;
[; ;pic18f45k22.h: 14665: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 14666: };
[; ;pic18f45k22.h: 14667: struct {
[; ;pic18f45k22.h: 14668: unsigned BF :1;
[; ;pic18f45k22.h: 14669: unsigned UA :1;
[; ;pic18f45k22.h: 14670: unsigned R_nW :1;
[; ;pic18f45k22.h: 14671: unsigned S :1;
[; ;pic18f45k22.h: 14672: unsigned P :1;
[; ;pic18f45k22.h: 14673: unsigned D_nA :1;
[; ;pic18f45k22.h: 14674: unsigned CKE :1;
[; ;pic18f45k22.h: 14675: unsigned SMP :1;
[; ;pic18f45k22.h: 14676: };
[; ;pic18f45k22.h: 14677: struct {
[; ;pic18f45k22.h: 14678: unsigned :2;
[; ;pic18f45k22.h: 14679: unsigned R :1;
[; ;pic18f45k22.h: 14680: unsigned :2;
[; ;pic18f45k22.h: 14681: unsigned D :1;
[; ;pic18f45k22.h: 14682: };
[; ;pic18f45k22.h: 14683: struct {
[; ;pic18f45k22.h: 14684: unsigned :2;
[; ;pic18f45k22.h: 14685: unsigned W :1;
[; ;pic18f45k22.h: 14686: unsigned :2;
[; ;pic18f45k22.h: 14687: unsigned A :1;
[; ;pic18f45k22.h: 14688: };
[; ;pic18f45k22.h: 14689: struct {
[; ;pic18f45k22.h: 14690: unsigned :2;
[; ;pic18f45k22.h: 14691: unsigned nW :1;
[; ;pic18f45k22.h: 14692: unsigned :2;
[; ;pic18f45k22.h: 14693: unsigned nA :1;
[; ;pic18f45k22.h: 14694: };
[; ;pic18f45k22.h: 14695: struct {
[; ;pic18f45k22.h: 14696: unsigned :2;
[; ;pic18f45k22.h: 14697: unsigned R_W :1;
[; ;pic18f45k22.h: 14698: unsigned :2;
[; ;pic18f45k22.h: 14699: unsigned D_A :1;
[; ;pic18f45k22.h: 14700: };
[; ;pic18f45k22.h: 14701: struct {
[; ;pic18f45k22.h: 14702: unsigned :2;
[; ;pic18f45k22.h: 14703: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 14704: };
[; ;pic18f45k22.h: 14705: struct {
[; ;pic18f45k22.h: 14706: unsigned :5;
[; ;pic18f45k22.h: 14707: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 14708: };
[; ;pic18f45k22.h: 14709: struct {
[; ;pic18f45k22.h: 14710: unsigned :2;
[; ;pic18f45k22.h: 14711: unsigned nWRITE :1;
[; ;pic18f45k22.h: 14712: unsigned :2;
[; ;pic18f45k22.h: 14713: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 14714: };
[; ;pic18f45k22.h: 14715: struct {
[; ;pic18f45k22.h: 14716: unsigned BF1 :1;
[; ;pic18f45k22.h: 14717: unsigned UA1 :1;
[; ;pic18f45k22.h: 14718: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 14719: unsigned I2C_START :1;
[; ;pic18f45k22.h: 14720: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 14721: unsigned DA :1;
[; ;pic18f45k22.h: 14722: unsigned CKE1 :1;
[; ;pic18f45k22.h: 14723: unsigned SMP1 :1;
[; ;pic18f45k22.h: 14724: };
[; ;pic18f45k22.h: 14725: struct {
[; ;pic18f45k22.h: 14726: unsigned :2;
[; ;pic18f45k22.h: 14727: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 14728: unsigned START :1;
[; ;pic18f45k22.h: 14729: unsigned STOP :1;
[; ;pic18f45k22.h: 14730: unsigned DA1 :1;
[; ;pic18f45k22.h: 14731: };
[; ;pic18f45k22.h: 14732: struct {
[; ;pic18f45k22.h: 14733: unsigned :2;
[; ;pic18f45k22.h: 14734: unsigned RW :1;
[; ;pic18f45k22.h: 14735: unsigned START1 :1;
[; ;pic18f45k22.h: 14736: unsigned STOP1 :1;
[; ;pic18f45k22.h: 14737: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 14738: };
[; ;pic18f45k22.h: 14739: struct {
[; ;pic18f45k22.h: 14740: unsigned :2;
[; ;pic18f45k22.h: 14741: unsigned RW1 :1;
[; ;pic18f45k22.h: 14742: unsigned :2;
[; ;pic18f45k22.h: 14743: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 14744: };
[; ;pic18f45k22.h: 14745: struct {
[; ;pic18f45k22.h: 14746: unsigned :2;
[; ;pic18f45k22.h: 14747: unsigned NOT_W :1;
[; ;pic18f45k22.h: 14748: };
[; ;pic18f45k22.h: 14749: struct {
[; ;pic18f45k22.h: 14750: unsigned :5;
[; ;pic18f45k22.h: 14751: unsigned NOT_A :1;
[; ;pic18f45k22.h: 14752: };
[; ;pic18f45k22.h: 14753: } SSPSTATbits_t;
[; ;pic18f45k22.h: 14754: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f45k22.h: 14969: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14971
[; ;pic18f45k22.h: 14971: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 14974: extern volatile unsigned char SSPADD @ 0xFC8;
"14976
[; ;pic18f45k22.h: 14976: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 14979: typedef union {
[; ;pic18f45k22.h: 14980: struct {
[; ;pic18f45k22.h: 14981: unsigned SSPADD :8;
[; ;pic18f45k22.h: 14982: };
[; ;pic18f45k22.h: 14983: struct {
[; ;pic18f45k22.h: 14984: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 14985: };
[; ;pic18f45k22.h: 14986: struct {
[; ;pic18f45k22.h: 14987: unsigned MSK0 :1;
[; ;pic18f45k22.h: 14988: unsigned MSK1 :1;
[; ;pic18f45k22.h: 14989: unsigned MSK2 :1;
[; ;pic18f45k22.h: 14990: unsigned MSK3 :1;
[; ;pic18f45k22.h: 14991: unsigned MSK4 :1;
[; ;pic18f45k22.h: 14992: unsigned MSK5 :1;
[; ;pic18f45k22.h: 14993: unsigned MSK6 :1;
[; ;pic18f45k22.h: 14994: unsigned MSK7 :1;
[; ;pic18f45k22.h: 14995: };
[; ;pic18f45k22.h: 14996: struct {
[; ;pic18f45k22.h: 14997: unsigned MSK01 :1;
[; ;pic18f45k22.h: 14998: unsigned MSK11 :1;
[; ;pic18f45k22.h: 14999: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15000: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15001: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15002: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15003: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15004: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15005: };
[; ;pic18f45k22.h: 15006: } SSP1ADDbits_t;
[; ;pic18f45k22.h: 15007: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15100: typedef union {
[; ;pic18f45k22.h: 15101: struct {
[; ;pic18f45k22.h: 15102: unsigned SSPADD :8;
[; ;pic18f45k22.h: 15103: };
[; ;pic18f45k22.h: 15104: struct {
[; ;pic18f45k22.h: 15105: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 15106: };
[; ;pic18f45k22.h: 15107: struct {
[; ;pic18f45k22.h: 15108: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15109: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15110: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15111: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15112: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15113: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15114: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15115: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15116: };
[; ;pic18f45k22.h: 15117: struct {
[; ;pic18f45k22.h: 15118: unsigned MSK01 :1;
[; ;pic18f45k22.h: 15119: unsigned MSK11 :1;
[; ;pic18f45k22.h: 15120: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15121: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15122: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15123: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15124: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15125: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15126: };
[; ;pic18f45k22.h: 15127: } SSPADDbits_t;
[; ;pic18f45k22.h: 15128: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15223: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15225
[; ;pic18f45k22.h: 15225: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15228: extern volatile unsigned char SSPBUF @ 0xFC9;
"15230
[; ;pic18f45k22.h: 15230: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15233: typedef union {
[; ;pic18f45k22.h: 15234: struct {
[; ;pic18f45k22.h: 15235: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 15236: };
[; ;pic18f45k22.h: 15237: struct {
[; ;pic18f45k22.h: 15238: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 15239: };
[; ;pic18f45k22.h: 15240: } SSP1BUFbits_t;
[; ;pic18f45k22.h: 15241: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f45k22.h: 15254: typedef union {
[; ;pic18f45k22.h: 15255: struct {
[; ;pic18f45k22.h: 15256: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 15257: };
[; ;pic18f45k22.h: 15258: struct {
[; ;pic18f45k22.h: 15259: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 15260: };
[; ;pic18f45k22.h: 15261: } SSPBUFbits_t;
[; ;pic18f45k22.h: 15262: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f45k22.h: 15277: extern volatile unsigned char SSP1MSK @ 0xFCA;
"15279
[; ;pic18f45k22.h: 15279: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 15282: extern volatile unsigned char SSPMSK @ 0xFCA;
"15284
[; ;pic18f45k22.h: 15284: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 15287: typedef union {
[; ;pic18f45k22.h: 15288: struct {
[; ;pic18f45k22.h: 15289: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15290: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15291: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15292: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15293: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15294: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15295: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15296: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15297: };
[; ;pic18f45k22.h: 15298: struct {
[; ;pic18f45k22.h: 15299: unsigned MSK :8;
[; ;pic18f45k22.h: 15300: };
[; ;pic18f45k22.h: 15301: } SSP1MSKbits_t;
[; ;pic18f45k22.h: 15302: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f45k22.h: 15350: typedef union {
[; ;pic18f45k22.h: 15351: struct {
[; ;pic18f45k22.h: 15352: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15353: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15354: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15355: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15356: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15357: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15358: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15359: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15360: };
[; ;pic18f45k22.h: 15361: struct {
[; ;pic18f45k22.h: 15362: unsigned MSK :8;
[; ;pic18f45k22.h: 15363: };
[; ;pic18f45k22.h: 15364: } SSPMSKbits_t;
[; ;pic18f45k22.h: 15365: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f45k22.h: 15415: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"15417
[; ;pic18f45k22.h: 15417: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 15420: extern volatile unsigned char SSPCON3 @ 0xFCB;
"15422
[; ;pic18f45k22.h: 15422: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 15425: typedef union {
[; ;pic18f45k22.h: 15426: struct {
[; ;pic18f45k22.h: 15427: unsigned DHEN :1;
[; ;pic18f45k22.h: 15428: unsigned AHEN :1;
[; ;pic18f45k22.h: 15429: unsigned SBCDE :1;
[; ;pic18f45k22.h: 15430: unsigned SDAHT :1;
[; ;pic18f45k22.h: 15431: unsigned BOEN :1;
[; ;pic18f45k22.h: 15432: unsigned SCIE :1;
[; ;pic18f45k22.h: 15433: unsigned PCIE :1;
[; ;pic18f45k22.h: 15434: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 15435: };
[; ;pic18f45k22.h: 15436: } SSP1CON3bits_t;
[; ;pic18f45k22.h: 15437: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f45k22.h: 15480: typedef union {
[; ;pic18f45k22.h: 15481: struct {
[; ;pic18f45k22.h: 15482: unsigned DHEN :1;
[; ;pic18f45k22.h: 15483: unsigned AHEN :1;
[; ;pic18f45k22.h: 15484: unsigned SBCDE :1;
[; ;pic18f45k22.h: 15485: unsigned SDAHT :1;
[; ;pic18f45k22.h: 15486: unsigned BOEN :1;
[; ;pic18f45k22.h: 15487: unsigned SCIE :1;
[; ;pic18f45k22.h: 15488: unsigned PCIE :1;
[; ;pic18f45k22.h: 15489: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 15490: };
[; ;pic18f45k22.h: 15491: } SSPCON3bits_t;
[; ;pic18f45k22.h: 15492: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f45k22.h: 15537: extern volatile unsigned char T1GCON @ 0xFCC;
"15539
[; ;pic18f45k22.h: 15539: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f45k22.h: 15542: typedef union {
[; ;pic18f45k22.h: 15543: struct {
[; ;pic18f45k22.h: 15544: unsigned :3;
[; ;pic18f45k22.h: 15545: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 15546: };
[; ;pic18f45k22.h: 15547: struct {
[; ;pic18f45k22.h: 15548: unsigned T1GSS :2;
[; ;pic18f45k22.h: 15549: unsigned T1GVAL :1;
[; ;pic18f45k22.h: 15550: unsigned T1GGO_nDONE :1;
[; ;pic18f45k22.h: 15551: unsigned T1GSPM :1;
[; ;pic18f45k22.h: 15552: unsigned T1GTM :1;
[; ;pic18f45k22.h: 15553: unsigned T1GPOL :1;
[; ;pic18f45k22.h: 15554: unsigned TMR1GE :1;
[; ;pic18f45k22.h: 15555: };
[; ;pic18f45k22.h: 15556: struct {
[; ;pic18f45k22.h: 15557: unsigned T1GSS0 :1;
[; ;pic18f45k22.h: 15558: unsigned T1GSS1 :1;
[; ;pic18f45k22.h: 15559: unsigned :1;
[; ;pic18f45k22.h: 15560: unsigned T1G_DONE :1;
[; ;pic18f45k22.h: 15561: };
[; ;pic18f45k22.h: 15562: struct {
[; ;pic18f45k22.h: 15563: unsigned :3;
[; ;pic18f45k22.h: 15564: unsigned T1GGO :1;
[; ;pic18f45k22.h: 15565: };
[; ;pic18f45k22.h: 15566: } T1GCONbits_t;
[; ;pic18f45k22.h: 15567: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f45k22.h: 15632: extern volatile unsigned char T1CON @ 0xFCD;
"15634
[; ;pic18f45k22.h: 15634: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f45k22.h: 15637: typedef union {
[; ;pic18f45k22.h: 15638: struct {
[; ;pic18f45k22.h: 15639: unsigned :2;
[; ;pic18f45k22.h: 15640: unsigned NOT_T1SYNC :1;
[; ;pic18f45k22.h: 15641: };
[; ;pic18f45k22.h: 15642: struct {
[; ;pic18f45k22.h: 15643: unsigned TMR1ON :1;
[; ;pic18f45k22.h: 15644: unsigned T1RD16 :1;
[; ;pic18f45k22.h: 15645: unsigned nT1SYNC :1;
[; ;pic18f45k22.h: 15646: unsigned T1SOSCEN :1;
[; ;pic18f45k22.h: 15647: unsigned T1CKPS :2;
[; ;pic18f45k22.h: 15648: unsigned TMR1CS :2;
[; ;pic18f45k22.h: 15649: };
[; ;pic18f45k22.h: 15650: struct {
[; ;pic18f45k22.h: 15651: unsigned :1;
[; ;pic18f45k22.h: 15652: unsigned RD16 :1;
[; ;pic18f45k22.h: 15653: unsigned T1SYNC :1;
[; ;pic18f45k22.h: 15654: unsigned T1OSCEN :1;
[; ;pic18f45k22.h: 15655: unsigned T1CKPS0 :1;
[; ;pic18f45k22.h: 15656: unsigned T1CKPS1 :1;
[; ;pic18f45k22.h: 15657: unsigned TMR1CS0 :1;
[; ;pic18f45k22.h: 15658: unsigned TMR1CS1 :1;
[; ;pic18f45k22.h: 15659: };
[; ;pic18f45k22.h: 15660: struct {
[; ;pic18f45k22.h: 15661: unsigned :3;
[; ;pic18f45k22.h: 15662: unsigned SOSCEN :1;
[; ;pic18f45k22.h: 15663: };
[; ;pic18f45k22.h: 15664: } T1CONbits_t;
[; ;pic18f45k22.h: 15665: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f45k22.h: 15745: extern volatile unsigned short TMR1 @ 0xFCE;
"15747
[; ;pic18f45k22.h: 15747: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f45k22.h: 15752: extern volatile unsigned char TMR1L @ 0xFCE;
"15754
[; ;pic18f45k22.h: 15754: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f45k22.h: 15757: typedef union {
[; ;pic18f45k22.h: 15758: struct {
[; ;pic18f45k22.h: 15759: unsigned TMR1L :8;
[; ;pic18f45k22.h: 15760: };
[; ;pic18f45k22.h: 15761: } TMR1Lbits_t;
[; ;pic18f45k22.h: 15762: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f45k22.h: 15772: extern volatile unsigned char TMR1H @ 0xFCF;
"15774
[; ;pic18f45k22.h: 15774: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f45k22.h: 15777: typedef union {
[; ;pic18f45k22.h: 15778: struct {
[; ;pic18f45k22.h: 15779: unsigned TMR1H :8;
[; ;pic18f45k22.h: 15780: };
[; ;pic18f45k22.h: 15781: } TMR1Hbits_t;
[; ;pic18f45k22.h: 15782: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f45k22.h: 15792: extern volatile unsigned char RCON @ 0xFD0;
"15794
[; ;pic18f45k22.h: 15794: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f45k22.h: 15797: typedef union {
[; ;pic18f45k22.h: 15798: struct {
[; ;pic18f45k22.h: 15799: unsigned NOT_BOR :1;
[; ;pic18f45k22.h: 15800: };
[; ;pic18f45k22.h: 15801: struct {
[; ;pic18f45k22.h: 15802: unsigned :1;
[; ;pic18f45k22.h: 15803: unsigned NOT_POR :1;
[; ;pic18f45k22.h: 15804: };
[; ;pic18f45k22.h: 15805: struct {
[; ;pic18f45k22.h: 15806: unsigned :2;
[; ;pic18f45k22.h: 15807: unsigned NOT_PD :1;
[; ;pic18f45k22.h: 15808: };
[; ;pic18f45k22.h: 15809: struct {
[; ;pic18f45k22.h: 15810: unsigned :3;
[; ;pic18f45k22.h: 15811: unsigned NOT_TO :1;
[; ;pic18f45k22.h: 15812: };
[; ;pic18f45k22.h: 15813: struct {
[; ;pic18f45k22.h: 15814: unsigned :4;
[; ;pic18f45k22.h: 15815: unsigned NOT_RI :1;
[; ;pic18f45k22.h: 15816: };
[; ;pic18f45k22.h: 15817: struct {
[; ;pic18f45k22.h: 15818: unsigned nBOR :1;
[; ;pic18f45k22.h: 15819: unsigned nPOR :1;
[; ;pic18f45k22.h: 15820: unsigned nPD :1;
[; ;pic18f45k22.h: 15821: unsigned nTO :1;
[; ;pic18f45k22.h: 15822: unsigned nRI :1;
[; ;pic18f45k22.h: 15823: unsigned :1;
[; ;pic18f45k22.h: 15824: unsigned SBOREN :1;
[; ;pic18f45k22.h: 15825: unsigned IPEN :1;
[; ;pic18f45k22.h: 15826: };
[; ;pic18f45k22.h: 15827: struct {
[; ;pic18f45k22.h: 15828: unsigned BOR :1;
[; ;pic18f45k22.h: 15829: unsigned POR :1;
[; ;pic18f45k22.h: 15830: unsigned PD :1;
[; ;pic18f45k22.h: 15831: unsigned TO :1;
[; ;pic18f45k22.h: 15832: unsigned RI :1;
[; ;pic18f45k22.h: 15833: };
[; ;pic18f45k22.h: 15834: } RCONbits_t;
[; ;pic18f45k22.h: 15835: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f45k22.h: 15925: extern volatile unsigned char WDTCON @ 0xFD1;
"15927
[; ;pic18f45k22.h: 15927: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f45k22.h: 15930: typedef union {
[; ;pic18f45k22.h: 15931: struct {
[; ;pic18f45k22.h: 15932: unsigned SWDTEN :1;
[; ;pic18f45k22.h: 15933: };
[; ;pic18f45k22.h: 15934: struct {
[; ;pic18f45k22.h: 15935: unsigned SWDTE :1;
[; ;pic18f45k22.h: 15936: };
[; ;pic18f45k22.h: 15937: } WDTCONbits_t;
[; ;pic18f45k22.h: 15938: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f45k22.h: 15953: extern volatile unsigned char OSCCON2 @ 0xFD2;
"15955
[; ;pic18f45k22.h: 15955: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f45k22.h: 15958: typedef union {
[; ;pic18f45k22.h: 15959: struct {
[; ;pic18f45k22.h: 15960: unsigned LFIOFS :1;
[; ;pic18f45k22.h: 15961: unsigned MFIOFS :1;
[; ;pic18f45k22.h: 15962: unsigned PRISD :1;
[; ;pic18f45k22.h: 15963: unsigned SOSCGO :1;
[; ;pic18f45k22.h: 15964: unsigned MFIOSEL :1;
[; ;pic18f45k22.h: 15965: unsigned :1;
[; ;pic18f45k22.h: 15966: unsigned SOSCRUN :1;
[; ;pic18f45k22.h: 15967: unsigned PLLRDY :1;
[; ;pic18f45k22.h: 15968: };
[; ;pic18f45k22.h: 15969: } OSCCON2bits_t;
[; ;pic18f45k22.h: 15970: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f45k22.h: 16010: extern volatile unsigned char OSCCON @ 0xFD3;
"16012
[; ;pic18f45k22.h: 16012: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f45k22.h: 16015: typedef union {
[; ;pic18f45k22.h: 16016: struct {
[; ;pic18f45k22.h: 16017: unsigned SCS :2;
[; ;pic18f45k22.h: 16018: unsigned HFIOFS :1;
[; ;pic18f45k22.h: 16019: unsigned OSTS :1;
[; ;pic18f45k22.h: 16020: unsigned IRCF :3;
[; ;pic18f45k22.h: 16021: unsigned IDLEN :1;
[; ;pic18f45k22.h: 16022: };
[; ;pic18f45k22.h: 16023: struct {
[; ;pic18f45k22.h: 16024: unsigned SCS0 :1;
[; ;pic18f45k22.h: 16025: unsigned SCS1 :1;
[; ;pic18f45k22.h: 16026: unsigned IOFS :1;
[; ;pic18f45k22.h: 16027: unsigned :1;
[; ;pic18f45k22.h: 16028: unsigned IRCF0 :1;
[; ;pic18f45k22.h: 16029: unsigned IRCF1 :1;
[; ;pic18f45k22.h: 16030: unsigned IRCF2 :1;
[; ;pic18f45k22.h: 16031: };
[; ;pic18f45k22.h: 16032: } OSCCONbits_t;
[; ;pic18f45k22.h: 16033: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f45k22.h: 16093: extern volatile unsigned char T0CON @ 0xFD5;
"16095
[; ;pic18f45k22.h: 16095: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f45k22.h: 16098: typedef union {
[; ;pic18f45k22.h: 16099: struct {
[; ;pic18f45k22.h: 16100: unsigned T0PS :3;
[; ;pic18f45k22.h: 16101: unsigned PSA :1;
[; ;pic18f45k22.h: 16102: unsigned T0SE :1;
[; ;pic18f45k22.h: 16103: unsigned T0CS :1;
[; ;pic18f45k22.h: 16104: unsigned T08BIT :1;
[; ;pic18f45k22.h: 16105: unsigned TMR0ON :1;
[; ;pic18f45k22.h: 16106: };
[; ;pic18f45k22.h: 16107: struct {
[; ;pic18f45k22.h: 16108: unsigned T0PS0 :1;
[; ;pic18f45k22.h: 16109: unsigned T0PS1 :1;
[; ;pic18f45k22.h: 16110: unsigned T0PS2 :1;
[; ;pic18f45k22.h: 16111: };
[; ;pic18f45k22.h: 16112: } T0CONbits_t;
[; ;pic18f45k22.h: 16113: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f45k22.h: 16163: extern volatile unsigned short TMR0 @ 0xFD6;
"16165
[; ;pic18f45k22.h: 16165: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16170: extern volatile unsigned char TMR0L @ 0xFD6;
"16172
[; ;pic18f45k22.h: 16172: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16175: typedef union {
[; ;pic18f45k22.h: 16176: struct {
[; ;pic18f45k22.h: 16177: unsigned TMR0L :8;
[; ;pic18f45k22.h: 16178: };
[; ;pic18f45k22.h: 16179: } TMR0Lbits_t;
[; ;pic18f45k22.h: 16180: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f45k22.h: 16190: extern volatile unsigned char TMR0H @ 0xFD7;
"16192
[; ;pic18f45k22.h: 16192: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f45k22.h: 16195: typedef union {
[; ;pic18f45k22.h: 16196: struct {
[; ;pic18f45k22.h: 16197: unsigned TMR0H :8;
[; ;pic18f45k22.h: 16198: };
[; ;pic18f45k22.h: 16199: } TMR0Hbits_t;
[; ;pic18f45k22.h: 16200: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f45k22.h: 16210: extern volatile unsigned char STATUS @ 0xFD8;
"16212
[; ;pic18f45k22.h: 16212: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f45k22.h: 16215: typedef union {
[; ;pic18f45k22.h: 16216: struct {
[; ;pic18f45k22.h: 16217: unsigned C :1;
[; ;pic18f45k22.h: 16218: unsigned DC :1;
[; ;pic18f45k22.h: 16219: unsigned Z :1;
[; ;pic18f45k22.h: 16220: unsigned OV :1;
[; ;pic18f45k22.h: 16221: unsigned N :1;
[; ;pic18f45k22.h: 16222: };
[; ;pic18f45k22.h: 16223: struct {
[; ;pic18f45k22.h: 16224: unsigned CARRY :1;
[; ;pic18f45k22.h: 16225: unsigned :1;
[; ;pic18f45k22.h: 16226: unsigned ZERO :1;
[; ;pic18f45k22.h: 16227: unsigned OVERFLOW :1;
[; ;pic18f45k22.h: 16228: unsigned NEGATIVE :1;
[; ;pic18f45k22.h: 16229: };
[; ;pic18f45k22.h: 16230: } STATUSbits_t;
[; ;pic18f45k22.h: 16231: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f45k22.h: 16281: extern volatile unsigned short FSR2 @ 0xFD9;
"16283
[; ;pic18f45k22.h: 16283: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f45k22.h: 16288: extern volatile unsigned char FSR2L @ 0xFD9;
"16290
[; ;pic18f45k22.h: 16290: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f45k22.h: 16293: typedef union {
[; ;pic18f45k22.h: 16294: struct {
[; ;pic18f45k22.h: 16295: unsigned FSR2L :8;
[; ;pic18f45k22.h: 16296: };
[; ;pic18f45k22.h: 16297: } FSR2Lbits_t;
[; ;pic18f45k22.h: 16298: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f45k22.h: 16308: extern volatile unsigned char FSR2H @ 0xFDA;
"16310
[; ;pic18f45k22.h: 16310: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f45k22.h: 16315: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16317
[; ;pic18f45k22.h: 16317: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f45k22.h: 16320: typedef union {
[; ;pic18f45k22.h: 16321: struct {
[; ;pic18f45k22.h: 16322: unsigned PLUSW2 :8;
[; ;pic18f45k22.h: 16323: };
[; ;pic18f45k22.h: 16324: } PLUSW2bits_t;
[; ;pic18f45k22.h: 16325: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f45k22.h: 16335: extern volatile unsigned char PREINC2 @ 0xFDC;
"16337
[; ;pic18f45k22.h: 16337: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f45k22.h: 16340: typedef union {
[; ;pic18f45k22.h: 16341: struct {
[; ;pic18f45k22.h: 16342: unsigned PREINC2 :8;
[; ;pic18f45k22.h: 16343: };
[; ;pic18f45k22.h: 16344: } PREINC2bits_t;
[; ;pic18f45k22.h: 16345: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f45k22.h: 16355: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16357
[; ;pic18f45k22.h: 16357: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f45k22.h: 16360: typedef union {
[; ;pic18f45k22.h: 16361: struct {
[; ;pic18f45k22.h: 16362: unsigned POSTDEC2 :8;
[; ;pic18f45k22.h: 16363: };
[; ;pic18f45k22.h: 16364: } POSTDEC2bits_t;
[; ;pic18f45k22.h: 16365: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f45k22.h: 16375: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16377
[; ;pic18f45k22.h: 16377: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f45k22.h: 16380: typedef union {
[; ;pic18f45k22.h: 16381: struct {
[; ;pic18f45k22.h: 16382: unsigned POSTINC2 :8;
[; ;pic18f45k22.h: 16383: };
[; ;pic18f45k22.h: 16384: } POSTINC2bits_t;
[; ;pic18f45k22.h: 16385: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f45k22.h: 16395: extern volatile unsigned char INDF2 @ 0xFDF;
"16397
[; ;pic18f45k22.h: 16397: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f45k22.h: 16400: typedef union {
[; ;pic18f45k22.h: 16401: struct {
[; ;pic18f45k22.h: 16402: unsigned INDF2 :8;
[; ;pic18f45k22.h: 16403: };
[; ;pic18f45k22.h: 16404: } INDF2bits_t;
[; ;pic18f45k22.h: 16405: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f45k22.h: 16415: extern volatile unsigned char BSR @ 0xFE0;
"16417
[; ;pic18f45k22.h: 16417: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f45k22.h: 16422: extern volatile unsigned short FSR1 @ 0xFE1;
"16424
[; ;pic18f45k22.h: 16424: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f45k22.h: 16429: extern volatile unsigned char FSR1L @ 0xFE1;
"16431
[; ;pic18f45k22.h: 16431: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f45k22.h: 16434: typedef union {
[; ;pic18f45k22.h: 16435: struct {
[; ;pic18f45k22.h: 16436: unsigned FSR1L :8;
[; ;pic18f45k22.h: 16437: };
[; ;pic18f45k22.h: 16438: } FSR1Lbits_t;
[; ;pic18f45k22.h: 16439: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f45k22.h: 16449: extern volatile unsigned char FSR1H @ 0xFE2;
"16451
[; ;pic18f45k22.h: 16451: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f45k22.h: 16456: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16458
[; ;pic18f45k22.h: 16458: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f45k22.h: 16461: typedef union {
[; ;pic18f45k22.h: 16462: struct {
[; ;pic18f45k22.h: 16463: unsigned PLUSW1 :8;
[; ;pic18f45k22.h: 16464: };
[; ;pic18f45k22.h: 16465: } PLUSW1bits_t;
[; ;pic18f45k22.h: 16466: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f45k22.h: 16476: extern volatile unsigned char PREINC1 @ 0xFE4;
"16478
[; ;pic18f45k22.h: 16478: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f45k22.h: 16481: typedef union {
[; ;pic18f45k22.h: 16482: struct {
[; ;pic18f45k22.h: 16483: unsigned PREINC1 :8;
[; ;pic18f45k22.h: 16484: };
[; ;pic18f45k22.h: 16485: } PREINC1bits_t;
[; ;pic18f45k22.h: 16486: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f45k22.h: 16496: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16498
[; ;pic18f45k22.h: 16498: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f45k22.h: 16501: typedef union {
[; ;pic18f45k22.h: 16502: struct {
[; ;pic18f45k22.h: 16503: unsigned POSTDEC1 :8;
[; ;pic18f45k22.h: 16504: };
[; ;pic18f45k22.h: 16505: } POSTDEC1bits_t;
[; ;pic18f45k22.h: 16506: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f45k22.h: 16516: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16518
[; ;pic18f45k22.h: 16518: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f45k22.h: 16521: typedef union {
[; ;pic18f45k22.h: 16522: struct {
[; ;pic18f45k22.h: 16523: unsigned POSTINC1 :8;
[; ;pic18f45k22.h: 16524: };
[; ;pic18f45k22.h: 16525: } POSTINC1bits_t;
[; ;pic18f45k22.h: 16526: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f45k22.h: 16536: extern volatile unsigned char INDF1 @ 0xFE7;
"16538
[; ;pic18f45k22.h: 16538: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f45k22.h: 16541: typedef union {
[; ;pic18f45k22.h: 16542: struct {
[; ;pic18f45k22.h: 16543: unsigned INDF1 :8;
[; ;pic18f45k22.h: 16544: };
[; ;pic18f45k22.h: 16545: } INDF1bits_t;
[; ;pic18f45k22.h: 16546: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f45k22.h: 16556: extern volatile unsigned char WREG @ 0xFE8;
"16558
[; ;pic18f45k22.h: 16558: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f45k22.h: 16566: typedef union {
[; ;pic18f45k22.h: 16567: struct {
[; ;pic18f45k22.h: 16568: unsigned WREG :8;
[; ;pic18f45k22.h: 16569: };
[; ;pic18f45k22.h: 16570: } WREGbits_t;
[; ;pic18f45k22.h: 16571: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f45k22.h: 16579: typedef union {
[; ;pic18f45k22.h: 16580: struct {
[; ;pic18f45k22.h: 16581: unsigned WREG :8;
[; ;pic18f45k22.h: 16582: };
[; ;pic18f45k22.h: 16583: } Wbits_t;
[; ;pic18f45k22.h: 16584: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f45k22.h: 16594: extern volatile unsigned short FSR0 @ 0xFE9;
"16596
[; ;pic18f45k22.h: 16596: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f45k22.h: 16601: extern volatile unsigned char FSR0L @ 0xFE9;
"16603
[; ;pic18f45k22.h: 16603: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f45k22.h: 16606: typedef union {
[; ;pic18f45k22.h: 16607: struct {
[; ;pic18f45k22.h: 16608: unsigned FSR0L :8;
[; ;pic18f45k22.h: 16609: };
[; ;pic18f45k22.h: 16610: } FSR0Lbits_t;
[; ;pic18f45k22.h: 16611: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f45k22.h: 16621: extern volatile unsigned char FSR0H @ 0xFEA;
"16623
[; ;pic18f45k22.h: 16623: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f45k22.h: 16628: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16630
[; ;pic18f45k22.h: 16630: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f45k22.h: 16633: typedef union {
[; ;pic18f45k22.h: 16634: struct {
[; ;pic18f45k22.h: 16635: unsigned PLUSW0 :8;
[; ;pic18f45k22.h: 16636: };
[; ;pic18f45k22.h: 16637: } PLUSW0bits_t;
[; ;pic18f45k22.h: 16638: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f45k22.h: 16648: extern volatile unsigned char PREINC0 @ 0xFEC;
"16650
[; ;pic18f45k22.h: 16650: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f45k22.h: 16653: typedef union {
[; ;pic18f45k22.h: 16654: struct {
[; ;pic18f45k22.h: 16655: unsigned PREINC0 :8;
[; ;pic18f45k22.h: 16656: };
[; ;pic18f45k22.h: 16657: } PREINC0bits_t;
[; ;pic18f45k22.h: 16658: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f45k22.h: 16668: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16670
[; ;pic18f45k22.h: 16670: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f45k22.h: 16673: typedef union {
[; ;pic18f45k22.h: 16674: struct {
[; ;pic18f45k22.h: 16675: unsigned POSTDEC0 :8;
[; ;pic18f45k22.h: 16676: };
[; ;pic18f45k22.h: 16677: } POSTDEC0bits_t;
[; ;pic18f45k22.h: 16678: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f45k22.h: 16688: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16690
[; ;pic18f45k22.h: 16690: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f45k22.h: 16693: typedef union {
[; ;pic18f45k22.h: 16694: struct {
[; ;pic18f45k22.h: 16695: unsigned POSTINC0 :8;
[; ;pic18f45k22.h: 16696: };
[; ;pic18f45k22.h: 16697: } POSTINC0bits_t;
[; ;pic18f45k22.h: 16698: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f45k22.h: 16708: extern volatile unsigned char INDF0 @ 0xFEF;
"16710
[; ;pic18f45k22.h: 16710: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f45k22.h: 16713: typedef union {
[; ;pic18f45k22.h: 16714: struct {
[; ;pic18f45k22.h: 16715: unsigned INDF0 :8;
[; ;pic18f45k22.h: 16716: };
[; ;pic18f45k22.h: 16717: } INDF0bits_t;
[; ;pic18f45k22.h: 16718: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f45k22.h: 16728: extern volatile unsigned char INTCON3 @ 0xFF0;
"16730
[; ;pic18f45k22.h: 16730: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f45k22.h: 16733: typedef union {
[; ;pic18f45k22.h: 16734: struct {
[; ;pic18f45k22.h: 16735: unsigned INT1IF :1;
[; ;pic18f45k22.h: 16736: unsigned INT2IF :1;
[; ;pic18f45k22.h: 16737: unsigned :1;
[; ;pic18f45k22.h: 16738: unsigned INT1IE :1;
[; ;pic18f45k22.h: 16739: unsigned INT2IE :1;
[; ;pic18f45k22.h: 16740: unsigned :1;
[; ;pic18f45k22.h: 16741: unsigned INT1IP :1;
[; ;pic18f45k22.h: 16742: unsigned INT2IP :1;
[; ;pic18f45k22.h: 16743: };
[; ;pic18f45k22.h: 16744: struct {
[; ;pic18f45k22.h: 16745: unsigned INT1F :1;
[; ;pic18f45k22.h: 16746: unsigned INT2F :1;
[; ;pic18f45k22.h: 16747: unsigned :1;
[; ;pic18f45k22.h: 16748: unsigned INT1E :1;
[; ;pic18f45k22.h: 16749: unsigned INT2E :1;
[; ;pic18f45k22.h: 16750: unsigned :1;
[; ;pic18f45k22.h: 16751: unsigned INT1P :1;
[; ;pic18f45k22.h: 16752: unsigned INT2P :1;
[; ;pic18f45k22.h: 16753: };
[; ;pic18f45k22.h: 16754: } INTCON3bits_t;
[; ;pic18f45k22.h: 16755: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f45k22.h: 16820: extern volatile unsigned char INTCON2 @ 0xFF1;
"16822
[; ;pic18f45k22.h: 16822: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f45k22.h: 16825: typedef union {
[; ;pic18f45k22.h: 16826: struct {
[; ;pic18f45k22.h: 16827: unsigned :7;
[; ;pic18f45k22.h: 16828: unsigned NOT_RBPU :1;
[; ;pic18f45k22.h: 16829: };
[; ;pic18f45k22.h: 16830: struct {
[; ;pic18f45k22.h: 16831: unsigned RBIP :1;
[; ;pic18f45k22.h: 16832: unsigned :1;
[; ;pic18f45k22.h: 16833: unsigned TMR0IP :1;
[; ;pic18f45k22.h: 16834: unsigned :1;
[; ;pic18f45k22.h: 16835: unsigned INTEDG2 :1;
[; ;pic18f45k22.h: 16836: unsigned INTEDG1 :1;
[; ;pic18f45k22.h: 16837: unsigned INTEDG0 :1;
[; ;pic18f45k22.h: 16838: unsigned nRBPU :1;
[; ;pic18f45k22.h: 16839: };
[; ;pic18f45k22.h: 16840: struct {
[; ;pic18f45k22.h: 16841: unsigned :7;
[; ;pic18f45k22.h: 16842: unsigned RBPU :1;
[; ;pic18f45k22.h: 16843: };
[; ;pic18f45k22.h: 16844: } INTCON2bits_t;
[; ;pic18f45k22.h: 16845: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f45k22.h: 16890: extern volatile unsigned char INTCON @ 0xFF2;
"16892
[; ;pic18f45k22.h: 16892: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f45k22.h: 16895: typedef union {
[; ;pic18f45k22.h: 16896: struct {
[; ;pic18f45k22.h: 16897: unsigned RBIF :1;
[; ;pic18f45k22.h: 16898: unsigned INT0IF :1;
[; ;pic18f45k22.h: 16899: unsigned TMR0IF :1;
[; ;pic18f45k22.h: 16900: unsigned RBIE :1;
[; ;pic18f45k22.h: 16901: unsigned INT0IE :1;
[; ;pic18f45k22.h: 16902: unsigned TMR0IE :1;
[; ;pic18f45k22.h: 16903: unsigned PEIE_GIEL :1;
[; ;pic18f45k22.h: 16904: unsigned GIE_GIEH :1;
[; ;pic18f45k22.h: 16905: };
[; ;pic18f45k22.h: 16906: struct {
[; ;pic18f45k22.h: 16907: unsigned :1;
[; ;pic18f45k22.h: 16908: unsigned INT0F :1;
[; ;pic18f45k22.h: 16909: unsigned T0IF :1;
[; ;pic18f45k22.h: 16910: unsigned :1;
[; ;pic18f45k22.h: 16911: unsigned INT0E :1;
[; ;pic18f45k22.h: 16912: unsigned T0IE :1;
[; ;pic18f45k22.h: 16913: unsigned PEIE :1;
[; ;pic18f45k22.h: 16914: unsigned GIE :1;
[; ;pic18f45k22.h: 16915: };
[; ;pic18f45k22.h: 16916: struct {
[; ;pic18f45k22.h: 16917: unsigned :6;
[; ;pic18f45k22.h: 16918: unsigned GIEL :1;
[; ;pic18f45k22.h: 16919: unsigned GIEH :1;
[; ;pic18f45k22.h: 16920: };
[; ;pic18f45k22.h: 16921: } INTCONbits_t;
[; ;pic18f45k22.h: 16922: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f45k22.h: 17007: extern volatile unsigned short PROD @ 0xFF3;
"17009
[; ;pic18f45k22.h: 17009: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17014: extern volatile unsigned char PRODL @ 0xFF3;
"17016
[; ;pic18f45k22.h: 17016: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17019: typedef union {
[; ;pic18f45k22.h: 17020: struct {
[; ;pic18f45k22.h: 17021: unsigned PRODL :8;
[; ;pic18f45k22.h: 17022: };
[; ;pic18f45k22.h: 17023: } PRODLbits_t;
[; ;pic18f45k22.h: 17024: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f45k22.h: 17034: extern volatile unsigned char PRODH @ 0xFF4;
"17036
[; ;pic18f45k22.h: 17036: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f45k22.h: 17039: typedef union {
[; ;pic18f45k22.h: 17040: struct {
[; ;pic18f45k22.h: 17041: unsigned PRODH :8;
[; ;pic18f45k22.h: 17042: };
[; ;pic18f45k22.h: 17043: } PRODHbits_t;
[; ;pic18f45k22.h: 17044: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f45k22.h: 17054: extern volatile unsigned char TABLAT @ 0xFF5;
"17056
[; ;pic18f45k22.h: 17056: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f45k22.h: 17059: typedef union {
[; ;pic18f45k22.h: 17060: struct {
[; ;pic18f45k22.h: 17061: unsigned TABLAT :8;
[; ;pic18f45k22.h: 17062: };
[; ;pic18f45k22.h: 17063: } TABLATbits_t;
[; ;pic18f45k22.h: 17064: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f45k22.h: 17075: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17078
[; ;pic18f45k22.h: 17078: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17083: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17085
[; ;pic18f45k22.h: 17085: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17088: typedef union {
[; ;pic18f45k22.h: 17089: struct {
[; ;pic18f45k22.h: 17090: unsigned TBLPTRL :8;
[; ;pic18f45k22.h: 17091: };
[; ;pic18f45k22.h: 17092: } TBLPTRLbits_t;
[; ;pic18f45k22.h: 17093: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f45k22.h: 17103: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17105
[; ;pic18f45k22.h: 17105: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f45k22.h: 17108: typedef union {
[; ;pic18f45k22.h: 17109: struct {
[; ;pic18f45k22.h: 17110: unsigned TBLPTRH :8;
[; ;pic18f45k22.h: 17111: };
[; ;pic18f45k22.h: 17112: } TBLPTRHbits_t;
[; ;pic18f45k22.h: 17113: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f45k22.h: 17123: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17125
[; ;pic18f45k22.h: 17125: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f45k22.h: 17128: typedef union {
[; ;pic18f45k22.h: 17129: struct {
[; ;pic18f45k22.h: 17130: unsigned TBLPTRU :6;
[; ;pic18f45k22.h: 17131: };
[; ;pic18f45k22.h: 17132: struct {
[; ;pic18f45k22.h: 17133: unsigned :5;
[; ;pic18f45k22.h: 17134: unsigned ACSS :1;
[; ;pic18f45k22.h: 17135: };
[; ;pic18f45k22.h: 17136: } TBLPTRUbits_t;
[; ;pic18f45k22.h: 17137: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f45k22.h: 17153: extern volatile unsigned short long PCLAT @ 0xFF9;
"17156
[; ;pic18f45k22.h: 17156: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17160: extern volatile unsigned short long PC @ 0xFF9;
"17163
[; ;pic18f45k22.h: 17163: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17168: extern volatile unsigned char PCL @ 0xFF9;
"17170
[; ;pic18f45k22.h: 17170: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17173: typedef union {
[; ;pic18f45k22.h: 17174: struct {
[; ;pic18f45k22.h: 17175: unsigned PCL :8;
[; ;pic18f45k22.h: 17176: };
[; ;pic18f45k22.h: 17177: } PCLbits_t;
[; ;pic18f45k22.h: 17178: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f45k22.h: 17188: extern volatile unsigned char PCLATH @ 0xFFA;
"17190
[; ;pic18f45k22.h: 17190: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f45k22.h: 17193: typedef union {
[; ;pic18f45k22.h: 17194: struct {
[; ;pic18f45k22.h: 17195: unsigned PCH :8;
[; ;pic18f45k22.h: 17196: };
[; ;pic18f45k22.h: 17197: } PCLATHbits_t;
[; ;pic18f45k22.h: 17198: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f45k22.h: 17208: extern volatile unsigned char PCLATU @ 0xFFB;
"17210
[; ;pic18f45k22.h: 17210: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f45k22.h: 17215: extern volatile unsigned char STKPTR @ 0xFFC;
"17217
[; ;pic18f45k22.h: 17217: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f45k22.h: 17220: typedef union {
[; ;pic18f45k22.h: 17221: struct {
[; ;pic18f45k22.h: 17222: unsigned STKPTR :5;
[; ;pic18f45k22.h: 17223: unsigned :1;
[; ;pic18f45k22.h: 17224: unsigned STKUNF :1;
[; ;pic18f45k22.h: 17225: unsigned STKFUL :1;
[; ;pic18f45k22.h: 17226: };
[; ;pic18f45k22.h: 17227: struct {
[; ;pic18f45k22.h: 17228: unsigned STKPTR0 :1;
[; ;pic18f45k22.h: 17229: unsigned STKPTR1 :1;
[; ;pic18f45k22.h: 17230: unsigned STKPTR2 :1;
[; ;pic18f45k22.h: 17231: unsigned STKPTR3 :1;
[; ;pic18f45k22.h: 17232: unsigned STKPTR4 :1;
[; ;pic18f45k22.h: 17233: unsigned :2;
[; ;pic18f45k22.h: 17234: unsigned STKOVF :1;
[; ;pic18f45k22.h: 17235: };
[; ;pic18f45k22.h: 17236: struct {
[; ;pic18f45k22.h: 17237: unsigned SP0 :1;
[; ;pic18f45k22.h: 17238: unsigned SP1 :1;
[; ;pic18f45k22.h: 17239: unsigned SP2 :1;
[; ;pic18f45k22.h: 17240: unsigned SP3 :1;
[; ;pic18f45k22.h: 17241: unsigned SP4 :1;
[; ;pic18f45k22.h: 17242: };
[; ;pic18f45k22.h: 17243: } STKPTRbits_t;
[; ;pic18f45k22.h: 17244: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f45k22.h: 17320: extern volatile unsigned short long TOS @ 0xFFD;
"17323
[; ;pic18f45k22.h: 17323: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f45k22.h: 17328: extern volatile unsigned char TOSL @ 0xFFD;
"17330
[; ;pic18f45k22.h: 17330: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f45k22.h: 17333: typedef union {
[; ;pic18f45k22.h: 17334: struct {
[; ;pic18f45k22.h: 17335: unsigned TOSL :8;
[; ;pic18f45k22.h: 17336: };
[; ;pic18f45k22.h: 17337: } TOSLbits_t;
[; ;pic18f45k22.h: 17338: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f45k22.h: 17348: extern volatile unsigned char TOSH @ 0xFFE;
"17350
[; ;pic18f45k22.h: 17350: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f45k22.h: 17353: typedef union {
[; ;pic18f45k22.h: 17354: struct {
[; ;pic18f45k22.h: 17355: unsigned TOSH :8;
[; ;pic18f45k22.h: 17356: };
[; ;pic18f45k22.h: 17357: } TOSHbits_t;
[; ;pic18f45k22.h: 17358: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f45k22.h: 17368: extern volatile unsigned char TOSU @ 0xFFF;
"17370
[; ;pic18f45k22.h: 17370: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f45k22.h: 17380: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f45k22.h: 17382: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f45k22.h: 17384: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f45k22.h: 17386: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f45k22.h: 17388: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17390: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 17392: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17394: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 17396: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f45k22.h: 17398: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f45k22.h: 17400: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f45k22.h: 17402: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f45k22.h: 17404: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f45k22.h: 17406: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f45k22.h: 17408: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f45k22.h: 17410: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f45k22.h: 17412: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f45k22.h: 17414: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f45k22.h: 17416: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f45k22.h: 17418: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f45k22.h: 17420: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f45k22.h: 17422: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f45k22.h: 17424: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f45k22.h: 17426: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f45k22.h: 17428: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 17430: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 17432: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 17434: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 17436: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 17438: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 17440: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 17442: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 17444: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 17446: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17448: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 17450: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 17452: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17454: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 17456: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 17458: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f45k22.h: 17460: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17462: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17464: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17466: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 17468: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 17470: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 17472: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17474: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 17476: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 17478: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 17480: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17482: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17484: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17486: extern volatile __bit AN20 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 17488: extern volatile __bit AN21 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 17490: extern volatile __bit AN22 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f45k22.h: 17492: extern volatile __bit AN23 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 17494: extern volatile __bit AN24 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 17496: extern volatile __bit AN25 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 17498: extern volatile __bit AN26 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 17500: extern volatile __bit AN27 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 17502: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 17504: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 17506: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 17508: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 17510: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17512: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 17514: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17516: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f45k22.h: 17518: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f45k22.h: 17520: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f45k22.h: 17522: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f45k22.h: 17524: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f45k22.h: 17526: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f45k22.h: 17528: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f45k22.h: 17530: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f45k22.h: 17532: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f45k22.h: 17534: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f45k22.h: 17536: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f45k22.h: 17538: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f45k22.h: 17540: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f45k22.h: 17542: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f45k22.h: 17544: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f45k22.h: 17546: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f45k22.h: 17548: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f45k22.h: 17550: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f45k22.h: 17552: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f45k22.h: 17554: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f45k22.h: 17556: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f45k22.h: 17558: extern volatile __bit ANSD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f45k22.h: 17560: extern volatile __bit ANSD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f45k22.h: 17562: extern volatile __bit ANSD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f45k22.h: 17564: extern volatile __bit ANSD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f45k22.h: 17566: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f45k22.h: 17568: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f45k22.h: 17570: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f45k22.h: 17572: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 17574: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 17576: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 17578: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f45k22.h: 17580: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f45k22.h: 17582: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f45k22.h: 17584: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 17586: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 17588: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 17590: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f45k22.h: 17592: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f45k22.h: 17594: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 17596: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f45k22.h: 17598: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 17600: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f45k22.h: 17602: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f45k22.h: 17604: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f45k22.h: 17606: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f45k22.h: 17608: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17610: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 17612: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17614: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 17616: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17618: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17620: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17622: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 17624: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17626: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17628: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f45k22.h: 17630: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 17632: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 17634: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 17636: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 17638: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17640: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17642: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 17644: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17646: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f45k22.h: 17648: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 17650: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f45k22.h: 17652: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f45k22.h: 17654: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f45k22.h: 17656: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 17658: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 17660: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f45k22.h: 17662: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f45k22.h: 17664: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f45k22.h: 17666: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17668: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f45k22.h: 17670: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 17672: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 17674: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 17676: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 17678: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f45k22.h: 17680: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 17682: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f45k22.h: 17684: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f45k22.h: 17686: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f45k22.h: 17688: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f45k22.h: 17690: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f45k22.h: 17692: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f45k22.h: 17694: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f45k22.h: 17696: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f45k22.h: 17698: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f45k22.h: 17700: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f45k22.h: 17702: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17704: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 17706: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 17708: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 17710: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17712: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 17714: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 17716: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 17718: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 17720: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17722: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17724: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 17726: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 17728: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 17730: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 17732: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f45k22.h: 17734: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f45k22.h: 17736: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f45k22.h: 17738: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f45k22.h: 17740: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f45k22.h: 17742: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f45k22.h: 17744: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f45k22.h: 17746: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 17748: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f45k22.h: 17750: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f45k22.h: 17752: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f45k22.h: 17754: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f45k22.h: 17756: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f45k22.h: 17758: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f45k22.h: 17760: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f45k22.h: 17762: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f45k22.h: 17764: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f45k22.h: 17766: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f45k22.h: 17768: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f45k22.h: 17770: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f45k22.h: 17772: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17774: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f45k22.h: 17776: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f45k22.h: 17778: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f45k22.h: 17780: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f45k22.h: 17782: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f45k22.h: 17784: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f45k22.h: 17786: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 17788: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f45k22.h: 17790: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f45k22.h: 17792: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f45k22.h: 17794: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f45k22.h: 17796: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f45k22.h: 17798: extern volatile __bit CCP4 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 17800: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f45k22.h: 17802: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f45k22.h: 17804: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f45k22.h: 17806: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f45k22.h: 17808: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f45k22.h: 17810: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f45k22.h: 17812: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f45k22.h: 17814: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f45k22.h: 17816: extern volatile __bit CCP5 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17818: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f45k22.h: 17820: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f45k22.h: 17822: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f45k22.h: 17824: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f45k22.h: 17826: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f45k22.h: 17828: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f45k22.h: 17830: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f45k22.h: 17832: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f45k22.h: 17834: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 17836: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 17838: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f45k22.h: 17840: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f45k22.h: 17842: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f45k22.h: 17844: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f45k22.h: 17846: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f45k22.h: 17848: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 17850: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17852: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 17854: extern volatile __bit CK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 17856: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f45k22.h: 17858: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f45k22.h: 17860: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f45k22.h: 17862: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f45k22.h: 17864: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 17866: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 17868: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 17870: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f45k22.h: 17872: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f45k22.h: 17874: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 17876: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 17878: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f45k22.h: 17880: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17882: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 17884: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 17886: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17888: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 17890: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 17892: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17894: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 17896: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 17898: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f45k22.h: 17900: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f45k22.h: 17902: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 17904: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f45k22.h: 17906: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f45k22.h: 17908: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 17910: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 17912: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f45k22.h: 17914: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 17916: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f45k22.h: 17918: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f45k22.h: 17920: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f45k22.h: 17922: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f45k22.h: 17924: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 17926: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f45k22.h: 17928: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17930: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17932: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17934: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 17936: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f45k22.h: 17938: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f45k22.h: 17940: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f45k22.h: 17942: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f45k22.h: 17944: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 17946: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f45k22.h: 17948: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f45k22.h: 17950: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f45k22.h: 17952: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f45k22.h: 17954: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f45k22.h: 17956: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f45k22.h: 17958: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f45k22.h: 17960: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 17962: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 17964: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f45k22.h: 17966: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f45k22.h: 17968: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f45k22.h: 17970: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f45k22.h: 17972: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f45k22.h: 17974: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f45k22.h: 17976: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f45k22.h: 17978: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f45k22.h: 17980: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f45k22.h: 17982: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f45k22.h: 17984: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f45k22.h: 17986: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 17988: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17990: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 17992: extern volatile __bit DT2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 17994: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 17996: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 17998: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18000: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18002: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18004: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 18006: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 18008: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 18010: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 18012: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f45k22.h: 18014: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f45k22.h: 18016: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f45k22.h: 18018: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f45k22.h: 18020: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f45k22.h: 18022: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f45k22.h: 18024: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f45k22.h: 18026: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f45k22.h: 18028: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f45k22.h: 18030: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f45k22.h: 18032: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f45k22.h: 18034: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f45k22.h: 18036: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f45k22.h: 18038: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f45k22.h: 18040: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f45k22.h: 18042: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f45k22.h: 18044: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f45k22.h: 18046: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f45k22.h: 18048: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 18050: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f45k22.h: 18052: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f45k22.h: 18054: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f45k22.h: 18056: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f45k22.h: 18058: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 18060: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18062: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18064: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 18066: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18068: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18070: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 18072: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f45k22.h: 18074: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f45k22.h: 18076: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18078: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f45k22.h: 18080: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f45k22.h: 18082: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f45k22.h: 18084: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f45k22.h: 18086: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f45k22.h: 18088: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f45k22.h: 18090: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f45k22.h: 18092: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18094: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18096: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18098: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18100: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18102: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18104: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18106: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18108: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18110: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18112: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 18114: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 18116: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 18118: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18120: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 18122: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18124: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18126: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18128: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18130: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18132: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18134: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18136: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18138: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 18140: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 18142: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 18144: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 18146: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f45k22.h: 18148: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f45k22.h: 18150: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18152: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18154: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18156: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18158: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18160: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18162: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18164: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18166: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18168: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18170: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18172: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18174: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 18176: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18178: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18180: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18182: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18184: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18186: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18188: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f45k22.h: 18190: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f45k22.h: 18192: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f45k22.h: 18194: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f45k22.h: 18196: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f45k22.h: 18198: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f45k22.h: 18200: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f45k22.h: 18202: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f45k22.h: 18204: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18206: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f45k22.h: 18208: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f45k22.h: 18210: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f45k22.h: 18212: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f45k22.h: 18214: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f45k22.h: 18216: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f45k22.h: 18218: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18220: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f45k22.h: 18222: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f45k22.h: 18224: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f45k22.h: 18226: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f45k22.h: 18228: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f45k22.h: 18230: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f45k22.h: 18232: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18234: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 18236: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 18238: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 18240: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 18242: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18244: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18246: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18248: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18250: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18252: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18254: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18256: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18258: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18260: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18262: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18264: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18266: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18268: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18270: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18272: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18274: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 18276: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 18278: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 18280: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 18282: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 18284: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 18286: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 18288: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 18290: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 18292: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 18294: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 18296: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 18298: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 18300: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 18302: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 18304: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 18306: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 18308: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 18310: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 18312: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 18314: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 18316: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 18318: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 18320: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 18322: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 18324: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 18326: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 18328: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 18330: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 18332: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 18334: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 18336: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 18338: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 18340: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 18342: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 18344: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 18346: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 18348: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 18350: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 18352: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 18354: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 18356: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 18358: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 18360: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 18362: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 18364: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 18366: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 18368: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 18370: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 18372: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 18374: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 18376: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 18378: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 18380: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 18382: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f45k22.h: 18384: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 18386: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 18388: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 18390: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18392: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 18394: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18396: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18398: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18400: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18402: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18404: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18406: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18408: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18410: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f45k22.h: 18412: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f45k22.h: 18414: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18416: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f45k22.h: 18418: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f45k22.h: 18420: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f45k22.h: 18422: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f45k22.h: 18424: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f45k22.h: 18426: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f45k22.h: 18428: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f45k22.h: 18430: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f45k22.h: 18432: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f45k22.h: 18434: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f45k22.h: 18436: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f45k22.h: 18438: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f45k22.h: 18440: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f45k22.h: 18442: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f45k22.h: 18444: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f45k22.h: 18446: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f45k22.h: 18448: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f45k22.h: 18450: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f45k22.h: 18452: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f45k22.h: 18454: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f45k22.h: 18456: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f45k22.h: 18458: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18460: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18462: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18464: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 18466: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18468: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18470: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 18472: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 18474: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 18476: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 18478: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18480: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18482: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18484: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 18486: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 18488: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 18490: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 18492: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18494: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18496: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18498: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f45k22.h: 18500: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f45k22.h: 18502: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f45k22.h: 18504: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f45k22.h: 18506: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f45k22.h: 18508: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f45k22.h: 18510: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f45k22.h: 18512: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f45k22.h: 18514: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 18516: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 18518: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18520: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 18522: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 18524: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18526: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 18528: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 18530: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 18532: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 18534: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 18536: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 18538: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 18540: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f45k22.h: 18542: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f45k22.h: 18544: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 18546: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18548: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18550: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18552: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18554: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 18556: extern volatile __bit P2C @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18558: extern volatile __bit P2D @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 18560: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f45k22.h: 18562: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 18564: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 18566: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f45k22.h: 18568: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 18570: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 18572: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f45k22.h: 18574: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 18576: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 18578: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f45k22.h: 18580: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 18582: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 18584: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f45k22.h: 18586: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 18588: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 18590: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f45k22.h: 18592: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f45k22.h: 18594: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f45k22.h: 18596: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f45k22.h: 18598: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f45k22.h: 18600: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 18602: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 18604: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 18606: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 18608: extern volatile __bit P3B @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 18610: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f45k22.h: 18612: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f45k22.h: 18614: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f45k22.h: 18616: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f45k22.h: 18618: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f45k22.h: 18620: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f45k22.h: 18622: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f45k22.h: 18624: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f45k22.h: 18626: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f45k22.h: 18628: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f45k22.h: 18630: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 18632: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 18634: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 18636: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 18638: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18640: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 18642: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18644: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 18646: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18648: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 18650: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 18652: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 18654: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 18656: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 18658: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 18660: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 18662: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 18664: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 18666: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18668: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18670: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 18672: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 18674: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 18676: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 18678: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f45k22.h: 18680: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f45k22.h: 18682: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 18684: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f45k22.h: 18686: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 18688: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f45k22.h: 18690: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18692: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18694: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18696: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18698: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 18700: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 18702: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 18704: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 18706: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 18708: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 18710: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 18712: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 18714: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 18716: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 18718: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 18720: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 18722: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f45k22.h: 18724: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 18726: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f45k22.h: 18728: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f45k22.h: 18730: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f45k22.h: 18732: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 18734: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 18736: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 18738: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 18740: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f45k22.h: 18742: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f45k22.h: 18744: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f45k22.h: 18746: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18748: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18750: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18752: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18754: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 18756: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 18758: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 18760: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 18762: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18764: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 18766: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 18768: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 18770: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 18772: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18774: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 18776: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 18778: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f45k22.h: 18780: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 18782: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 18784: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 18786: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 18788: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18790: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18792: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18794: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 18796: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f45k22.h: 18798: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 18800: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 18802: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18804: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18806: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18808: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18810: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18812: extern volatile __bit RX2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18814: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 18816: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 18818: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 18820: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 18822: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 18824: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 18826: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 18828: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 18830: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 18832: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18834: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18836: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18838: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 18840: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18842: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18844: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18846: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 18848: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f45k22.h: 18850: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18852: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18854: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 18856: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 18858: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 18860: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18862: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18864: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 18866: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f45k22.h: 18868: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f45k22.h: 18870: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18872: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18874: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18876: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18878: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18880: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18882: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 18884: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 18886: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 18888: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f45k22.h: 18890: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f45k22.h: 18892: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f45k22.h: 18894: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f45k22.h: 18896: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f45k22.h: 18898: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f45k22.h: 18900: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f45k22.h: 18902: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18f45k22.h: 18904: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18f45k22.h: 18906: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f45k22.h: 18908: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f45k22.h: 18910: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 18912: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 18914: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 18916: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f45k22.h: 18918: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f45k22.h: 18920: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 18922: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 18924: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 18926: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 18928: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 18930: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f45k22.h: 18932: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f45k22.h: 18934: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 18936: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 18938: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f45k22.h: 18940: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f45k22.h: 18942: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f45k22.h: 18944: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 18946: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f45k22.h: 18948: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 18950: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18952: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f45k22.h: 18954: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18956: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f45k22.h: 18958: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f45k22.h: 18960: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f45k22.h: 18962: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 18964: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f45k22.h: 18966: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f45k22.h: 18968: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f45k22.h: 18970: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f45k22.h: 18972: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f45k22.h: 18974: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f45k22.h: 18976: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f45k22.h: 18978: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f45k22.h: 18980: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f45k22.h: 18982: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18984: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18986: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18988: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 18990: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 18992: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 18994: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f45k22.h: 18996: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f45k22.h: 18998: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f45k22.h: 19000: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f45k22.h: 19002: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f45k22.h: 19004: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 19006: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 19008: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 19010: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f45k22.h: 19012: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f45k22.h: 19014: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f45k22.h: 19016: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f45k22.h: 19018: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f45k22.h: 19020: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f45k22.h: 19022: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f45k22.h: 19024: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f45k22.h: 19026: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f45k22.h: 19028: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f45k22.h: 19030: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19032: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19034: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 19036: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19038: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19040: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 19042: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 19044: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 19046: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 19048: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 19050: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f45k22.h: 19052: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19054: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19056: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 19058: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19060: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19062: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19064: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19066: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19068: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19070: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19072: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19074: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19076: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19078: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19080: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19082: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19084: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19086: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19088: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19090: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19092: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19094: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19096: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19098: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19100: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19102: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19104: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19106: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19108: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19110: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19112: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19114: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19116: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19118: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19120: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19122: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f45k22.h: 19124: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f45k22.h: 19126: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f45k22.h: 19128: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 19130: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f45k22.h: 19132: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 19134: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 19136: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f45k22.h: 19138: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f45k22.h: 19140: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f45k22.h: 19142: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f45k22.h: 19144: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19146: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f45k22.h: 19148: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f45k22.h: 19150: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 19152: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19154: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19156: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19158: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f45k22.h: 19160: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f45k22.h: 19162: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f45k22.h: 19164: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f45k22.h: 19166: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f45k22.h: 19168: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f45k22.h: 19170: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19172: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19174: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 19176: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19178: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 19180: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19182: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19184: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f45k22.h: 19186: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f45k22.h: 19188: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f45k22.h: 19190: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f45k22.h: 19192: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f45k22.h: 19194: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f45k22.h: 19196: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f45k22.h: 19198: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f45k22.h: 19200: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19202: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19204: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19206: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19208: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f45k22.h: 19210: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f45k22.h: 19212: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f45k22.h: 19214: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f45k22.h: 19216: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f45k22.h: 19218: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f45k22.h: 19220: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19222: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19224: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f45k22.h: 19226: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19228: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f45k22.h: 19230: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f45k22.h: 19232: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f45k22.h: 19234: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f45k22.h: 19236: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f45k22.h: 19238: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f45k22.h: 19240: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 19242: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f45k22.h: 19244: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f45k22.h: 19246: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 19248: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19250: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19252: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19254: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f45k22.h: 19256: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f45k22.h: 19258: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f45k22.h: 19260: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f45k22.h: 19262: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f45k22.h: 19264: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f45k22.h: 19266: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19268: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 19270: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 19272: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 19274: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f45k22.h: 19276: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f45k22.h: 19278: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f45k22.h: 19280: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f45k22.h: 19282: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f45k22.h: 19284: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f45k22.h: 19286: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f45k22.h: 19288: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 19290: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 19292: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f45k22.h: 19294: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f45k22.h: 19296: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f45k22.h: 19298: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f45k22.h: 19300: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f45k22.h: 19302: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 19304: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f45k22.h: 19306: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f45k22.h: 19308: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f45k22.h: 19310: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f45k22.h: 19312: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f45k22.h: 19314: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f45k22.h: 19316: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f45k22.h: 19318: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f45k22.h: 19320: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f45k22.h: 19322: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f45k22.h: 19324: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 19326: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f45k22.h: 19328: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f45k22.h: 19330: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 19332: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f45k22.h: 19334: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 19336: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 19338: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 19340: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f45k22.h: 19342: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f45k22.h: 19344: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f45k22.h: 19346: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 19348: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f45k22.h: 19350: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f45k22.h: 19352: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f45k22.h: 19354: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 19356: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f45k22.h: 19358: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f45k22.h: 19360: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f45k22.h: 19362: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f45k22.h: 19364: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f45k22.h: 19366: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 19368: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f45k22.h: 19370: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f45k22.h: 19372: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f45k22.h: 19374: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f45k22.h: 19376: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 19378: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f45k22.h: 19380: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f45k22.h: 19382: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f45k22.h: 19384: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f45k22.h: 19386: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f45k22.h: 19388: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f45k22.h: 19390: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f45k22.h: 19392: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 19394: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f45k22.h: 19396: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f45k22.h: 19398: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f45k22.h: 19400: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f45k22.h: 19402: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f45k22.h: 19404: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f45k22.h: 19406: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f45k22.h: 19408: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f45k22.h: 19410: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f45k22.h: 19412: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f45k22.h: 19414: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f45k22.h: 19416: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f45k22.h: 19418: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f45k22.h: 19420: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f45k22.h: 19422: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f45k22.h: 19424: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f45k22.h: 19426: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f45k22.h: 19428: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f45k22.h: 19430: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f45k22.h: 19432: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f45k22.h: 19434: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f45k22.h: 19436: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f45k22.h: 19438: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f45k22.h: 19440: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f45k22.h: 19442: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f45k22.h: 19444: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f45k22.h: 19446: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f45k22.h: 19448: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f45k22.h: 19450: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f45k22.h: 19452: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f45k22.h: 19454: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f45k22.h: 19456: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f45k22.h: 19458: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f45k22.h: 19460: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f45k22.h: 19462: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f45k22.h: 19464: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f45k22.h: 19466: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f45k22.h: 19468: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f45k22.h: 19470: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f45k22.h: 19472: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f45k22.h: 19474: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f45k22.h: 19476: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f45k22.h: 19478: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f45k22.h: 19480: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f45k22.h: 19482: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 19484: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 19486: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 19488: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 19490: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 19492: extern volatile __bit TX2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 19494: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19496: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 19498: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 19500: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 19502: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 19504: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 19506: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 19508: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 19510: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 19512: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 19514: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 19516: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19518: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 19520: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 19522: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 19524: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 19526: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 19528: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 19530: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 19532: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 19534: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f45k22.h: 19536: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f45k22.h: 19538: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 19540: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 19542: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 19544: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f45k22.h: 19546: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f45k22.h: 19548: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f45k22.h: 19550: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f45k22.h: 19552: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 19554: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f45k22.h: 19556: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19558: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 19560: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 19562: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 19564: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 19566: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f45k22.h: 19568: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f45k22.h: 19570: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f45k22.h: 19572: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f45k22.h: 19574: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f45k22.h: 19576: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f45k22.h: 19578: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f45k22.h: 19580: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f45k22.h: 19582: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f45k22.h: 19584: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f45k22.h: 19586: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f45k22.h: 19588: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f45k22.h: 19590: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 19592: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f45k22.h: 19594: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f45k22.h: 19596: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 19598: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f45k22.h: 19600: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f45k22.h: 19602: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 19604: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 19606: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 19608: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 19610: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19612: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 19614: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 19616: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 19618: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 19620: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19622: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19624: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 19626: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19628: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 19630: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 19632: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 19634: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19636: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 36: extern char * strcat(char *, const char *);
[; ;string.h: 37: extern char * strcpy(char *, const char *);
[; ;string.h: 38: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 39: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 40: extern char * strdup(const char *);
[; ;string.h: 41: extern char * strtok(char *, const char *);
[; ;string.h: 44: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 45: extern int strcmp(const char *, const char *);
[; ;string.h: 46: extern int stricmp(const char *, const char *);
[; ;string.h: 47: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 48: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 49: extern void * memchr(const void *, int, size_t);
[; ;string.h: 50: extern size_t strcspn(const char *, const char *);
[; ;string.h: 51: extern char * strpbrk(const char *, const char *);
[; ;string.h: 52: extern size_t strspn(const char *, const char *);
[; ;string.h: 53: extern char * strstr(const char *, const char *);
[; ;string.h: 54: extern char * stristr(const char *, const char *);
[; ;string.h: 55: extern char * strerror(int);
[; ;string.h: 56: extern size_t strlen(const char *);
[; ;string.h: 57: extern char * strchr(const char *, int);
[; ;string.h: 58: extern char * strichr(const char *, int);
[; ;string.h: 59: extern char * strrchr(const char *, int);
[; ;string.h: 60: extern char * strrichr(const char *, int);
[; ;picuno.h: 514: typedef signed int bool;
[; ;picuno.h: 515: typedef signed int BOOL;
[; ;picuno.h: 516: typedef unsigned int word;
[; ;picuno.h: 517: typedef unsigned int WORD;
[; ;picuno.h: 518: typedef unsigned char byte;
[; ;picuno.h: 519: typedef unsigned char BYTE;
[; ;picuno.h: 520: typedef signed char int8_t;
[; ;picuno.h: 521: typedef unsigned char uint8_t;
[; ;picuno.h: 524: typedef signed int int16_t;
[; ;picuno.h: 525: typedef unsigned int uint16_t;
[; ;picuno.h: 526: typedef signed long int32_t;
[; ;picuno.h: 527: typedef unsigned long uint32_t;
"543 picuno.h
[v _Flags `S847 ~T0 @X0 1 e ]
[; ;picuno.h: 529: union
[; ;picuno.h: 530: {
[; ;picuno.h: 531: struct
[; ;picuno.h: 532: {
[; ;picuno.h: 533: unsigned bit0:1;
[; ;picuno.h: 534: unsigned bit1:1;
[; ;picuno.h: 535: unsigned bit2:1;
[; ;picuno.h: 536: unsigned bit3:1;
[; ;picuno.h: 537: unsigned bit4:1;
[; ;picuno.h: 538: unsigned bit5:1;
[; ;picuno.h: 539: unsigned bit6:1;
[; ;picuno.h: 540: unsigned bit7:1;
[; ;picuno.h: 541: }Bit;
[; ;picuno.h: 542: byte Byte;
[; ;picuno.h: 543: } Flags;
"554
[v _kstate `S849 ~T0 @X0 1 e ]
[; ;picuno.h: 545: union
[; ;picuno.h: 546: {
[; ;picuno.h: 547: struct
[; ;picuno.h: 548: { uint8_t hold:1;
[; ;picuno.h: 549: uint8_t press:1;
[; ;picuno.h: 550: uint8_t idle:1;
[; ;picuno.h: 551: uint8_t stateChange:1;
[; ;picuno.h: 552: uint8_t reserved:4;
[; ;picuno.h: 553: }s;
[; ;picuno.h: 554: }kstate;
[; ;picuno.h: 568: void blink(void);
[; ;picuno.h: 571: void init(void);
[; ;picuno.h: 572: void setup(void);
[; ;picuno.h: 573: void loop(void);
[; ;picuno.h: 575: void pinMode(byte, byte);
[; ;picuno.h: 576: void analogInput(byte ANx);
[; ;picuno.h: 578: unsigned int analogRead(byte);
[; ;picuno.h: 579: void analogReference(byte mode);
[; ;picuno.h: 580: void analogWrite(byte, int);
[; ;picuno.h: 582: char digitalRead(byte);
[; ;picuno.h: 583: void digitalWrite(byte, byte);
[; ;picuno.h: 585: unsigned int eeprom_readw(unsigned char);
[; ;picuno.h: 586: void eeprom_writew(unsigned char, unsigned int);
[; ;picuno.h: 588: unsigned long millis(void);
[; ;picuno.h: 589: unsigned long micros(void);
[; ;picuno.h: 590: void delay(unsigned int);
[; ;picuno.h: 591: void delayMicroseconds(unsigned int us);
[; ;picuno.h: 592: unsigned long pulseIn(byte pin, byte state, unsigned long timeout);
[; ;picuno.h: 594: void timerClr(byte);
[; ;picuno.h: 595: void timerSet(byte, unsigned long);
[; ;picuno.h: 596: byte timerUp(byte);
[; ;picuno.h: 597: byte timerBusy(byte);
[; ;picuno.h: 601: extern byte Task1,Task2,Task3,Task4;
[; ;picuno.h: 602: extern byte Task5,Task6,Task7,Task8;
[; ;picuno.h: 604: byte pwmCnt(void);
[; ;picuno.h: 607: extern void Tasking1();
[; ;picuno.h: 608: extern void Tasking2();
[; ;picuno.h: 609: extern void Tasking3();
[; ;picuno.h: 610: extern void Tasking4();
[; ;picuno.h: 611: extern void Tasking5();
[; ;picuno.h: 612: extern void Tasking6();
[; ;picuno.h: 613: extern void Tasking7();
[; ;picuno.h: 614: extern void Tasking8();
[; ;picuno.h: 616: void keypadInit();
[; ;picuno.h: 617: void keypad_begin34(byte col1, byte col2, byte col3, byte row1, byte row2, byte row3, byte row4);
[; ;picuno.h: 618: void keypad_begin44(byte col1, byte col2, byte col3, byte col4, byte row1, byte row2, byte row3, byte row4);
[; ;picuno.h: 619: byte keypadRead();
[; ;picuno.h: 622: void lcd_clear(void);
[; ;picuno.h: 623: void lcd_home(void);
[; ;picuno.h: 624: void lcd_setCursor(byte, byte);
[; ;picuno.h: 625: void lcd_cursor(void);
[; ;picuno.h: 626: void lcd_noCursor(void);
[; ;picuno.h: 627: void lcd_blink(void);
[; ;picuno.h: 628: void lcd_noBlink(void);
[; ;picuno.h: 629: void lcd_display(void);
[; ;picuno.h: 630: void lcd_noDisplay(void);
[; ;picuno.h: 631: void lcd_line1(byte);
[; ;picuno.h: 632: void lcd_line2(byte);
[; ;picuno.h: 634: void lcd_putc(byte);
[; ;picuno.h: 635: void lcd_putb(byte);
[; ;picuno.h: 636: void lcd_puth(byte);
[; ;picuno.h: 637: void lcd_puti(uint16_t);
[; ;picuno.h: 638: void lcd_print(const char *data);
[; ;picuno.h: 639: void lcd_write(char *data);
[; ;picuno.h: 641: void lcd_init4(byte rs, byte en, byte d4, byte d5, byte d6, byte d7);
[; ;picuno.h: 642: void lcd_init8(byte rs, byte en, byte d0, byte d1, byte d2, byte d3, byte d4, byte d5, byte d6, byte d7);
[; ;picuno.h: 643: void lcd_i2c(void);
[; ;picuno.h: 644: void e_pulse(byte k);
[; ;picuno.h: 645: void lcd_begin(byte cols, byte rows);
[; ;picuno.h: 648: extern byte uart1_rx_ready;
[; ;picuno.h: 649: extern byte uart1_lf_cnt;
[; ;picuno.h: 650: extern byte uart1_cr_cnt;
[; ;picuno.h: 651: extern byte uart1_rxbuf[];
[; ;picuno.h: 652: void Serial_begin(unsigned long);
[; ;picuno.h: 653: void Serial_end(void);
[; ;picuno.h: 654: void Serial_putc(byte d);
[; ;picuno.h: 655: void Serial_crlf(void);
[; ;picuno.h: 656: void Serial_puth(byte);
[; ;picuno.h: 657: void Serial_puti(unsigned int);
[; ;picuno.h: 658: void Serial_print(const char *);
[; ;picuno.h: 659: void Serial_println(const char *);
[; ;picuno.h: 660: void Serial_write(char *);
[; ;picuno.h: 661: void Serial_writeln(char *);
[; ;picuno.h: 662: byte Serial_read(void);
[; ;picuno.h: 663: byte Serial_ready(void);
[; ;picuno.h: 664: void Serial_clear(void);
[; ;picuno.h: 665: void Serial_readBytes(byte *, byte);
[; ;picuno.h: 666: void Serial_readString(byte *, byte);
[; ;picuno.h: 667: byte Serial_available(void);
[; ;picuno.h: 669: extern byte uart2_rx_ready;
[; ;picuno.h: 670: extern byte uart2_lf_cnt;
[; ;picuno.h: 671: extern byte uart2_cr_cnt;
[; ;picuno.h: 672: extern byte uart2_rxbuf[];
[; ;picuno.h: 673: void Serial2_begin(unsigned long);
[; ;picuno.h: 674: byte Serial2_available(void);
[; ;picuno.h: 675: void Serial2_end(void);
[; ;picuno.h: 676: void Serial2_putc(byte d);
[; ;picuno.h: 677: void Serial2_crlf(void);
[; ;picuno.h: 678: void Serial2_puth(byte);
[; ;picuno.h: 679: void Serial2_puti(unsigned int);
[; ;picuno.h: 680: void Serial2_print(const char *);
[; ;picuno.h: 681: void Serial2_println(const char *);
[; ;picuno.h: 682: void Serial2_write(char *);
[; ;picuno.h: 683: void Serial2_writeln(char *);
[; ;picuno.h: 684: byte Serial2_read(void);
[; ;picuno.h: 685: byte Serial2_ready(void);
[; ;picuno.h: 686: void Serial2_clear(void);
[; ;picuno.h: 687: void Serial2_readBytes(byte *, byte);
[; ;picuno.h: 688: void Serial2_readString(byte *, byte);
[; ;picuno.h: 691: void SPI_begin(byte);
[; ;picuno.h: 692: byte SPI_transfer(byte);
[; ;picuno.h: 696: void I2C_begin(void);
[; ;picuno.h: 697: void I2C_start(void);
[; ;picuno.h: 698: void I2C_stop(void);
[; ;picuno.h: 699: unsigned char I2C_out(unsigned char);
[; ;picuno.h: 700: unsigned char I2C_inp(unsigned char);
[; ;picuno.h: 702: void i2c_init(unsigned long c);
[; ;picuno.h: 703: byte b_i2c_error_flag(void);
[; ;picuno.h: 704: void i2c_out(byte slave_address,byte data);
[; ;picuno.h: 705: byte i2c_read(byte slave_address,byte register_add);
[; ;picuno.h: 706: void i2c_write(byte slave_address,byte register_add,byte data);
[; ;picuno.h: 707: void i2c_idle(void);
[; ;picuno.h: 710: void pwm_on(void);
[; ;picuno.h: 711: void pwm_off(void);
[; ;picuno.h: 712: void pwm_out(unsigned char ch,unsigned int dutyValue);
[; ;picuno.h: 721: unsigned char InStr(unsigned char, unsigned char *, const char *);
[; ;picuno.h: 722: unsigned char FindChar(unsigned char, unsigned char *, unsigned char);
[; ;picuno.h: 723: unsigned int StrToUInt(unsigned char *);
"17 picuno.c
[v _dc1 `uc ~T0 @X0 1 s ]
[v _dc2 `uc ~T0 @X0 1 s ]
[v _dc3 `uc ~T0 @X0 1 s ]
[; ;picuno.c: 17: static unsigned char dc1,dc2,dc3;
"18
[v _cnt `uc ~T0 @X0 1 s ]
[; ;picuno.c: 18: static unsigned char cnt;
"21
[v _TmrRxd1 `uc ~T0 @X0 1 e ]
[i _TmrRxd1
-> -> 0 `i `uc
]
[v _TmrRxd2 `uc ~T0 @X0 1 e ]
[i _TmrRxd2
-> -> 0 `i `uc
]
[v _HMSec `uc ~T0 @X0 1 e ]
[i _HMSec
-> -> 10 `i `uc
]
[v _OneSec `uc ~T0 @X0 1 e ]
[i _OneSec
-> -> 100 `i `uc
]
[v _TmrSec `uc ~T0 @X0 1 e ]
[i _TmrSec
-> -> 60 `i `uc
]
[; ;picuno.c: 21: byte TmrRxd1=0,TmrRxd2=0,HMSec=10,OneSec=100,TmrSec=60;
"24
[v _uart1_tx_pos `uc ~T0 @X0 1 e ]
[i _uart1_tx_pos
-> -> 0 `i `uc
]
[v _uart1_tx_cnt `uc ~T0 @X0 1 e ]
[i _uart1_tx_cnt
-> -> 0 `i `uc
]
[v _uart1_cr_cnt `uc ~T0 @X0 1 e ]
[i _uart1_cr_cnt
-> -> 0 `i `uc
]
[v _uart1_lf_cnt `uc ~T0 @X0 1 e ]
[i _uart1_lf_cnt
-> -> 0 `i `uc
]
[; ;picuno.c: 24: byte uart1_tx_pos=0,uart1_tx_cnt=0,uart1_cr_cnt=0,uart1_lf_cnt=0;
"25
[v _uart1_rx_pos `uc ~T0 @X0 1 e ]
[i _uart1_rx_pos
-> -> 0 `i `uc
]
[v _uart1_rx_cnt `uc ~T0 @X0 1 e ]
[i _uart1_rx_cnt
-> -> 0 `i `uc
]
[v _uart1_rx_char `uc ~T0 @X0 1 e ]
[v _uart1_rx_ready `uc ~T0 @X0 1 e ]
[i _uart1_rx_ready
-> -> 0 `i `uc
]
[; ;picuno.c: 25: byte uart1_rx_pos=0,uart1_rx_cnt=0,uart1_rx_char,uart1_rx_ready=0;
"26
[v _uart1_txbuf `uc ~T0 @X0 + -> 32 `i -> 1 `i e ]
[; ;picuno.c: 26: byte uart1_txbuf[32+1];
"27
[v _uart1_rxbuf `uc ~T0 @X0 + -> 95 `i -> 1 `i e ]
[; ;picuno.c: 27: byte uart1_rxbuf[95+1];
"30
[v _uart2_tx_pos `uc ~T0 @X0 1 e ]
[i _uart2_tx_pos
-> -> 0 `i `uc
]
[v _uart2_tx_cnt `uc ~T0 @X0 1 e ]
[i _uart2_tx_cnt
-> -> 0 `i `uc
]
[v _uart2_cr_cnt `uc ~T0 @X0 1 e ]
[i _uart2_cr_cnt
-> -> 0 `i `uc
]
[v _uart2_lf_cnt `uc ~T0 @X0 1 e ]
[i _uart2_lf_cnt
-> -> 0 `i `uc
]
[; ;picuno.c: 30: byte uart2_tx_pos=0,uart2_tx_cnt=0,uart2_cr_cnt=0,uart2_lf_cnt=0;
"31
[v _uart2_rx_pos `uc ~T0 @X0 1 e ]
[i _uart2_rx_pos
-> -> 0 `i `uc
]
[v _uart2_rx_cnt `uc ~T0 @X0 1 e ]
[i _uart2_rx_cnt
-> -> 0 `i `uc
]
[v _uart2_rx_char `uc ~T0 @X0 1 e ]
[v _uart2_rx_ready `uc ~T0 @X0 1 e ]
[i _uart2_rx_ready
-> -> 0 `i `uc
]
[; ;picuno.c: 31: byte uart2_rx_pos=0,uart2_rx_cnt=0,uart2_rx_char,uart2_rx_ready=0;
"32
[v _uart2_txbuf `uc ~T0 @X0 + -> 32 `i -> 1 `i e ]
[; ;picuno.c: 32: byte uart2_txbuf[32+1];
"33
[v _uart2_rxbuf `uc ~T0 @X0 + -> 95 `i -> 1 `i e ]
[; ;picuno.c: 33: byte uart2_rxbuf[95+1];
"39
[v _TimerFlag `uc ~T0 @X0 1 e ]
[i _TimerFlag
-> -> 0 `i `uc
]
[; ;picuno.c: 39: unsigned char TimerFlag = 0;
"40
[v _TimerArray `ui ~T0 @X0 -> 10 `i e ]
[; ;picuno.c: 40: unsigned int TimerArray[10];
"43
[v _Task1 `uc ~T0 @X0 1 e ]
[i _Task1
-> -> 0 `i `uc
]
[v _Task2 `uc ~T0 @X0 1 e ]
[i _Task2
-> -> 0 `i `uc
]
[v _Task3 `uc ~T0 @X0 1 e ]
[i _Task3
-> -> 0 `i `uc
]
[v _Task4 `uc ~T0 @X0 1 e ]
[i _Task4
-> -> 0 `i `uc
]
[; ;picuno.c: 43: byte Task1=0,Task2=0,Task3=0,Task4=0;
"44
[v _Task5 `uc ~T0 @X0 1 e ]
[i _Task5
-> -> 0 `i `uc
]
[v _Task6 `uc ~T0 @X0 1 e ]
[i _Task6
-> -> 0 `i `uc
]
[v _Task7 `uc ~T0 @X0 1 e ]
[i _Task7
-> -> 0 `i `uc
]
[v _Task8 `uc ~T0 @X0 1 e ]
[i _Task8
-> -> 0 `i `uc
]
[; ;picuno.c: 44: byte Task5=0,Task6=0,Task7=0,Task8=0;
"46
[v _pwmCnt `(uc ~T0 @X0 1 ef ]
"47
{
[; ;picuno.c: 46: byte pwmCnt(void)
[; ;picuno.c: 47: {
[e :U _pwmCnt ]
[f ]
[; ;picuno.c: 48: return cnt;
"48
[e ) _cnt ]
[e $UE 851  ]
[; ;picuno.c: 49: }
"49
[e :UE 851 ]
}
[v $root$_InterruptHandlerHigh `(v ~T0 @X0 0 e ]
[v F7418 `(v ~T0 @X0 1 tf ]
"51
[v _InterruptHandlerHigh `IF7418 ~T0 @X0 1 e ]
"52
{
[; ;picuno.c: 51: void interrupt InterruptHandlerHigh(void)
[; ;picuno.c: 52: {
[e :U _InterruptHandlerHigh ]
[f ]
"53
[v _i `uc ~T0 @X0 1 a ]
"54
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 53: byte i;
[; ;picuno.c: 54: unsigned int dd;
[; ;picuno.c: 57: if (INTCONbits.TMR0IF)
"57
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 853  ]
[; ;picuno.c: 58: {
"58
{
[; ;picuno.c: 60: TMR0H = 0x63;
"60
[e = _TMR0H -> -> 99 `i `uc ]
[; ;picuno.c: 61: TMR0L = 0xBF;
"61
[e = _TMR0L -> -> 191 `i `uc ]
[; ;picuno.c: 65: INTCONbits.TMR0IF = 0;
"65
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 66: Flags.Bit.bit0 = 1;
"66
[e = . . _Flags 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 68: if(TmrRxd1)
"68
[e $ ! != -> _TmrRxd1 `i -> -> -> 0 `i `uc `i 854  ]
[; ;picuno.c: 69: {
"69
{
[; ;picuno.c: 70: TmrRxd1--;
"70
[e -- _TmrRxd1 -> -> 1 `i `uc ]
[; ;picuno.c: 71: if(!TmrRxd1)
"71
[e $ ! ! != -> _TmrRxd1 `i -> -> -> 0 `i `uc `i 855  ]
[; ;picuno.c: 72: {
"72
{
[; ;picuno.c: 73: uart1_rx_ready=1;
"73
[e = _uart1_rx_ready -> -> 1 `i `uc ]
"74
}
[e :U 855 ]
"75
}
[e :U 854 ]
[; ;picuno.c: 74: }
[; ;picuno.c: 75: }
[; ;picuno.c: 78: if(TmrRxd2)
"78
[e $ ! != -> _TmrRxd2 `i -> -> -> 0 `i `uc `i 856  ]
[; ;picuno.c: 79: {
"79
{
[; ;picuno.c: 80: TmrRxd2--;
"80
[e -- _TmrRxd2 -> -> 1 `i `uc ]
[; ;picuno.c: 81: if(!TmrRxd2)
"81
[e $ ! ! != -> _TmrRxd2 `i -> -> -> 0 `i `uc `i 857  ]
[; ;picuno.c: 82: {
"82
{
[; ;picuno.c: 83: uart2_rx_ready=1;
"83
[e = _uart2_rx_ready -> -> 1 `i `uc ]
"84
}
[e :U 857 ]
"85
}
[e :U 856 ]
[; ;picuno.c: 84: }
[; ;picuno.c: 85: }
[; ;picuno.c: 88: if(OneSec) OneSec--;
"88
[e $ ! != -> _OneSec `i -> -> -> 0 `i `uc `i 858  ]
[e -- _OneSec -> -> 1 `i `uc ]
[e :U 858 ]
[; ;picuno.c: 89: if(OneSec==50) Flags.Bit.bit2 = ~Flags.Bit.bit2;
"89
[e $ ! == -> _OneSec `i -> 50 `i 859  ]
[e = . . _Flags 0 2 -> ~ -> . . _Flags 0 2 `i `uc ]
[e :U 859 ]
[; ;picuno.c: 90: if(OneSec==0)
"90
[e $ ! == -> _OneSec `i -> 0 `i 860  ]
[; ;picuno.c: 91: {
"91
{
[; ;picuno.c: 92: OneSec=100;
"92
[e = _OneSec -> -> 100 `i `uc ]
[; ;picuno.c: 93: Flags.Bit.bit3 = ~Flags.Bit.bit3;
"93
[e = . . _Flags 0 3 -> ~ -> . . _Flags 0 3 `i `uc ]
[; ;picuno.c: 94: if(TmrSec) TmrSec--;
"94
[e $ ! != -> _TmrSec `i -> -> -> 0 `i `uc `i 861  ]
[e -- _TmrSec -> -> 1 `i `uc ]
[e :U 861 ]
"95
}
[e :U 860 ]
[; ;picuno.c: 95: }
[; ;picuno.c: 97: if(HMSec) HMSec--;
"97
[e $ ! != -> _HMSec `i -> -> -> 0 `i `uc `i 862  ]
[e -- _HMSec -> -> 1 `i `uc ]
[e :U 862 ]
[; ;picuno.c: 98: if(!HMSec){HMSec=10; Flags.Bit.bit1 = ~Flags.Bit.bit1;}
"98
[e $ ! ! != -> _HMSec `i -> -> -> 0 `i `uc `i 863  ]
{
[e = _HMSec -> -> 10 `i `uc ]
[e = . . _Flags 0 1 -> ~ -> . . _Flags 0 1 `i `uc ]
}
[e :U 863 ]
[; ;picuno.c: 100: if(TimerFlag)
"100
[e $ ! != -> _TimerFlag `i -> -> -> 0 `i `uc `i 864  ]
[; ;picuno.c: 101: {
"101
{
[; ;picuno.c: 102: TimerFlag = 0;
"102
[e = _TimerFlag -> -> 0 `i `uc ]
[; ;picuno.c: 103: for(i=0;i<10;i++)
"103
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 865  ]
[e $U 866  ]
"104
[e :U 865 ]
[; ;picuno.c: 104: {
{
[; ;picuno.c: 105: dd=TimerArray[i];
"105
[e = _dd *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux ]
[; ;picuno.c: 106: if(dd) { dd--; TimerFlag=1; }
"106
[e $ ! != _dd -> -> 0 `i `ui 868  ]
{
[e -- _dd -> -> 1 `i `ui ]
[e = _TimerFlag -> -> 1 `i `uc ]
}
[e :U 868 ]
[; ;picuno.c: 107: TimerArray[i]=dd;
"107
[e = *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux _dd ]
"108
}
"103
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 865  ]
[e :U 866 ]
"108
}
"109
}
[e :U 864 ]
"110
}
[e :U 853 ]
[; ;picuno.c: 108: }
[; ;picuno.c: 109: }
[; ;picuno.c: 110: }
[; ;picuno.c: 112: if(RCIF){
"112
[e $ ! _RCIF 869  ]
{
[; ;picuno.c: 113: uart1_rx_char = RCREG1;
"113
[e = _uart1_rx_char _RCREG1 ]
[; ;picuno.c: 115: if(uart1_rx_cnt < 95)
"115
[e $ ! < -> _uart1_rx_cnt `i -> 95 `i 870  ]
[; ;picuno.c: 116: {
"116
{
[; ;picuno.c: 117: uart1_rxbuf[uart1_rx_cnt++] = uart1_rx_char;
"117
[e = *U + &U _uart1_rxbuf * -> ++ _uart1_rx_cnt -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux _uart1_rx_char ]
"118
}
[e :U 870 ]
[; ;picuno.c: 118: }
[; ;picuno.c: 119: uart1_rxbuf[uart1_rx_cnt]=0x00;
"119
[e = *U + &U _uart1_rxbuf * -> _uart1_rx_cnt `ux -> -> # *U &U _uart1_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 120: if(uart1_rx_char==0x0D) uart1_cr_cnt++;
"120
[e $ ! == -> _uart1_rx_char `i -> 13 `i 871  ]
[e ++ _uart1_cr_cnt -> -> 1 `i `uc ]
[e :U 871 ]
[; ;picuno.c: 121: if(uart1_rx_char==0x0A) uart1_lf_cnt++;
"121
[e $ ! == -> _uart1_rx_char `i -> 10 `i 872  ]
[e ++ _uart1_lf_cnt -> -> 1 `i `uc ]
[e :U 872 ]
[; ;picuno.c: 122: TmrRxd1=10;
"122
[e = _TmrRxd1 -> -> 10 `i `uc ]
"123
}
[e :U 869 ]
[; ;picuno.c: 123: }
[; ;picuno.c: 125: if(TXIE && TXIF)
"125
[e $ ! && _TXIE _TXIF 873  ]
[; ;picuno.c: 126: {
"126
{
[; ;picuno.c: 127: TXREG = uart1_txbuf[uart1_tx_pos++];
"127
[e = _TXREG *U + &U _uart1_txbuf * -> ++ _uart1_tx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart1_txbuf `ui `ux ]
[; ;picuno.c: 128: if(uart1_tx_pos == 32) uart1_tx_pos = 0;
"128
[e $ ! == -> _uart1_tx_pos `i -> 32 `i 874  ]
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[e :U 874 ]
[; ;picuno.c: 129: uart1_tx_cnt--;
"129
[e -- _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 130: if(!uart1_tx_cnt)
"130
[e $ ! ! != -> _uart1_tx_cnt `i -> -> -> 0 `i `uc `i 875  ]
[; ;picuno.c: 131: {
"131
{
[; ;picuno.c: 132: uart1_tx_pos = 0;
"132
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 133: TXIE = 0;
"133
[e = _TXIE -> -> 0 `i `b ]
"134
}
[e :U 875 ]
"135
}
[e :U 873 ]
[; ;picuno.c: 134: }
[; ;picuno.c: 135: }
[; ;picuno.c: 139: if(RC2IF){
"139
[e $ ! _RC2IF 876  ]
{
[; ;picuno.c: 140: uart2_rx_char = RCREG2;
"140
[e = _uart2_rx_char _RCREG2 ]
[; ;picuno.c: 142: if(uart2_rx_cnt < 95)
"142
[e $ ! < -> _uart2_rx_cnt `i -> 95 `i 877  ]
[; ;picuno.c: 143: {
"143
{
[; ;picuno.c: 144: uart2_rxbuf[uart2_rx_cnt++] = uart2_rx_char;
"144
[e = *U + &U _uart2_rxbuf * -> ++ _uart2_rx_cnt -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux _uart2_rx_char ]
"145
}
[e :U 877 ]
[; ;picuno.c: 145: }
[; ;picuno.c: 146: uart2_rxbuf[uart2_rx_cnt]=0x00;
"146
[e = *U + &U _uart2_rxbuf * -> _uart2_rx_cnt `ux -> -> # *U &U _uart2_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 147: if(uart2_rx_char==0x0D) uart2_cr_cnt++;
"147
[e $ ! == -> _uart2_rx_char `i -> 13 `i 878  ]
[e ++ _uart2_cr_cnt -> -> 1 `i `uc ]
[e :U 878 ]
[; ;picuno.c: 148: if(uart2_rx_char==0x0A) uart2_lf_cnt++;
"148
[e $ ! == -> _uart2_rx_char `i -> 10 `i 879  ]
[e ++ _uart2_lf_cnt -> -> 1 `i `uc ]
[e :U 879 ]
[; ;picuno.c: 149: TmrRxd2=10;
"149
[e = _TmrRxd2 -> -> 10 `i `uc ]
"150
}
[e :U 876 ]
[; ;picuno.c: 150: }
[; ;picuno.c: 152: if(TX2IE && TX2IF)
"152
[e $ ! && _TX2IE _TX2IF 880  ]
[; ;picuno.c: 153: {
"153
{
[; ;picuno.c: 154: TXREG2 = uart2_txbuf[uart2_tx_pos++];
"154
[e = _TXREG2 *U + &U _uart2_txbuf * -> ++ _uart2_tx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart2_txbuf `ui `ux ]
[; ;picuno.c: 155: if(uart2_tx_pos == 32) uart2_tx_pos = 0;
"155
[e $ ! == -> _uart2_tx_pos `i -> 32 `i 881  ]
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[e :U 881 ]
[; ;picuno.c: 156: uart2_tx_cnt--;
"156
[e -- _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 157: if(!uart2_tx_cnt)
"157
[e $ ! ! != -> _uart2_tx_cnt `i -> -> -> 0 `i `uc `i 882  ]
[; ;picuno.c: 158: {
"158
{
[; ;picuno.c: 159: uart2_tx_pos = 0;
"159
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 160: TX2IE = 0;
"160
[e = _TX2IE -> -> 0 `i `b ]
"161
}
[e :U 882 ]
"162
}
[e :U 880 ]
[; ;picuno.c: 161: }
[; ;picuno.c: 162: }
[; ;picuno.c: 164: }
"164
[e :UE 852 ]
}
"167
[v _init `(v ~T0 @X0 1 ef ]
"168
{
[; ;picuno.c: 167: void init(void)
[; ;picuno.c: 168: {
[e :U _init ]
[f ]
"169
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 169: byte i;
[; ;picuno.c: 172: OSCCON = 0x70;
"172
[e = _OSCCON -> -> 112 `i `uc ]
[; ;picuno.c: 174: OSCCON2 = 0x04;
"174
[e = _OSCCON2 -> -> 4 `i `uc ]
[; ;picuno.c: 176: OSCTUNE = 0x40;
"176
[e = _OSCTUNE -> -> 64 `i `uc ]
[; ;picuno.c: 178: while(PLLRDY == 0)
"178
[e $U 884  ]
[e :U 885 ]
[; ;picuno.c: 179: {
"179
{
"180
}
[e :U 884 ]
"178
[e $ == -> _PLLRDY `i -> 0 `i 885  ]
[e :U 886 ]
[; ;picuno.c: 180: }
[; ;picuno.c: 192: ANSELA = 0b00000000;
"192
[e = _ANSELA -> -> 0 `i `uc ]
[; ;picuno.c: 193: ANSELB = 0b00000000;
"193
[e = _ANSELB -> -> 0 `i `uc ]
[; ;picuno.c: 194: ANSELC = 0b00000000;
"194
[e = _ANSELC -> -> 0 `i `uc ]
[; ;picuno.c: 195: ANSELD = 0b00000000;
"195
[e = _ANSELD -> -> 0 `i `uc ]
[; ;picuno.c: 196: ANSELE = 0b00000000;
"196
[e = _ANSELE -> -> 0 `i `uc ]
[; ;picuno.c: 197: VREFCON0 = 0b10110000;
"197
[e = _VREFCON0 -> -> 176 `i `uc ]
[; ;picuno.c: 198: ADCON1 = 0b00110000;
"198
[e = _ADCON1 -> -> 48 `i `uc ]
[; ;picuno.c: 199: ADCON2 = 0b10000011;
"199
[e = _ADCON2 -> -> 131 `i `uc ]
[; ;picuno.c: 210: LATA = 0x00;
"210
[e = _LATA -> -> 0 `i `uc ]
[; ;picuno.c: 211: LATB = 0x00;
"211
[e = _LATB -> -> 0 `i `uc ]
[; ;picuno.c: 212: LATC = 0x00;
"212
[e = _LATC -> -> 0 `i `uc ]
[; ;picuno.c: 213: LATD = 0x00;
"213
[e = _LATD -> -> 0 `i `uc ]
[; ;picuno.c: 214: LATE = 0x00;
"214
[e = _LATE -> -> 0 `i `uc ]
[; ;picuno.c: 217: for(i=0;i<10;i++) TimerArray[i]=0;
"217
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 887  ]
[e $U 888  ]
[e :U 887 ]
[e = *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 887  ]
[e :U 888 ]
}
[; ;picuno.c: 220: T0CON = 0b00000000;
"220
[e = _T0CON -> -> 0 `i `uc ]
[; ;picuno.c: 221: TMR0IF = 0;
"221
[e = _TMR0IF -> -> 0 `i `b ]
[; ;picuno.c: 222: TMR0IE = 1;
"222
[e = _TMR0IE -> -> 1 `i `b ]
[; ;picuno.c: 223: TMR0IP = 1;
"223
[e = _TMR0IP -> -> 1 `i `b ]
[; ;picuno.c: 238: T0CON = 0b10010001;
"238
[e = _T0CON -> -> 145 `i `uc ]
[; ;picuno.c: 241: PEIE = 1;
"241
[e = _PEIE -> -> 1 `i `b ]
[; ;picuno.c: 243: RCONbits.IPEN = 1;
"243
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;picuno.c: 244: INTCONbits.GIEH = 1;
"244
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;picuno.c: 246: }
"246
[e :UE 883 ]
}
"251
[v _sync `(v ~T0 @X0 1 ef ]
"252
{
[; ;picuno.c: 251: void sync()
[; ;picuno.c: 252: {
[e :U _sync ]
[f ]
[; ;picuno.c: 254: Flags.Bit.bit7 = 0;
"254
[e = . . _Flags 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 255: if(Flags.Bit.bit0)
"255
[e $ ! != -> . . _Flags 0 0 `i -> -> -> 0 `i `uc `i 891  ]
[; ;picuno.c: 256: {
"256
{
[; ;picuno.c: 257: Flags.Bit.bit0 = 0;
"257
[e = . . _Flags 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 258: Flags.Bit.bit7 = 1;
"258
[e = . . _Flags 0 7 -> -> 1 `i `uc ]
"259
}
[e :U 891 ]
[; ;picuno.c: 259: }
[; ;picuno.c: 260: }
"260
[e :UE 890 ]
}
"266
[v _delay `(v ~T0 @X0 1 ef1`ui ]
"267
{
[; ;picuno.c: 266: void delay(unsigned int ms)
[; ;picuno.c: 267: {
[e :U _delay ]
"266
[v _ms `ui ~T0 @X0 1 r1 ]
"267
[f ]
"268
[v _i `ui ~T0 @X0 1 a ]
[; ;picuno.c: 268: unsigned int i;
[; ;picuno.c: 270: asm(" clrwdt");
"270
[; <"  clrwdt ;# ">
[; ;picuno.c: 272: while(ms){
"272
[e $U 893  ]
[e :U 894 ]
{
[; ;picuno.c: 273: ms--;
"273
[e -- _ms -> -> 1 `i `ui ]
[; ;picuno.c: 274: i=((64*16)+(64/4));
"274
[e = _i -> + * -> 64 `i -> 16 `i / -> 64 `i -> 4 `i `ui ]
[; ;picuno.c: 275: while(i) i--;
"275
[e $U 896  ]
[e :U 897 ]
[e -- _i -> -> 1 `i `ui ]
[e :U 896 ]
[e $ != _i -> -> 0 `i `ui 897  ]
[e :U 898 ]
"276
}
[e :U 893 ]
"272
[e $ != _ms -> -> 0 `i `ui 894  ]
[e :U 895 ]
[; ;picuno.c: 276: }
[; ;picuno.c: 277: }
"277
[e :UE 892 ]
}
"284
[v _timerClr `(v ~T0 @X0 1 ef1`uc ]
"285
{
[; ;picuno.c: 284: void timerClr(byte index)
[; ;picuno.c: 285: {
[e :U _timerClr ]
"284
[v _index `uc ~T0 @X0 1 r1 ]
"285
[f ]
[; ;picuno.c: 286: if(index>=10) return;
"286
[e $ ! >= -> _index `i -> 10 `i 900  ]
[e $UE 899  ]
[e :U 900 ]
[; ;picuno.c: 287: TimerArray[index]=0;
"287
[e = *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui ]
[; ;picuno.c: 288: }
"288
[e :UE 899 ]
}
"290
[v _timerSet `(v ~T0 @X0 1 ef2`uc`ul ]
"291
{
[; ;picuno.c: 290: void timerSet(byte index, unsigned long value)
[; ;picuno.c: 291: {
[e :U _timerSet ]
"290
[v _index `uc ~T0 @X0 1 r1 ]
[v _value `ul ~T0 @X0 1 r2 ]
"291
[f ]
[; ;picuno.c: 292: if(index>=10) return;
"292
[e $ ! >= -> _index `i -> 10 `i 902  ]
[e $UE 901  ]
[e :U 902 ]
[; ;picuno.c: 293: value /= 10;
"293
[e =/ _value -> -> 10 `uc `ul ]
[; ;picuno.c: 294: TimerArray[index]=(unsigned int)value;
"294
[e = *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> _value `ui ]
[; ;picuno.c: 295: TimerFlag=1;
"295
[e = _TimerFlag -> -> 1 `i `uc ]
[; ;picuno.c: 296: }
"296
[e :UE 901 ]
}
"298
[v _timerUp `(uc ~T0 @X0 1 ef1`uc ]
"299
{
[; ;picuno.c: 298: byte timerUp(byte index)
[; ;picuno.c: 299: {
[e :U _timerUp ]
"298
[v _index `uc ~T0 @X0 1 r1 ]
"299
[f ]
[; ;picuno.c: 300: if(index>=10) return 0;
"300
[e $ ! >= -> _index `i -> 10 `i 904  ]
[e ) -> -> 0 `i `uc ]
[e $UE 903  ]
[e :U 904 ]
[; ;picuno.c: 301: if(TimerArray[index]) return 0;
"301
[e $ ! != *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui 905  ]
[e ) -> -> 0 `i `uc ]
[e $UE 903  ]
[e :U 905 ]
[; ;picuno.c: 302: return 1;
"302
[e ) -> -> 1 `i `uc ]
[e $UE 903  ]
[; ;picuno.c: 303: }
"303
[e :UE 903 ]
}
"305
[v _timerBusy `(uc ~T0 @X0 1 ef1`uc ]
"306
{
[; ;picuno.c: 305: byte timerBusy(byte index)
[; ;picuno.c: 306: {
[e :U _timerBusy ]
"305
[v _index `uc ~T0 @X0 1 r1 ]
"306
[f ]
[; ;picuno.c: 307: if(index>=10) return 0;
"307
[e $ ! >= -> _index `i -> 10 `i 907  ]
[e ) -> -> 0 `i `uc ]
[e $UE 906  ]
[e :U 907 ]
[; ;picuno.c: 308: if(TimerArray[index]) return 1;
"308
[e $ ! != *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui 908  ]
[e ) -> -> 1 `i `uc ]
[e $UE 906  ]
[e :U 908 ]
[; ;picuno.c: 309: return 0;
"309
[e ) -> -> 0 `i `uc ]
[e $UE 906  ]
[; ;picuno.c: 310: }
"310
[e :UE 906 ]
}
"313
[v _task `(v ~T0 @X0 1 ef ]
"314
{
[; ;picuno.c: 313: void task(void)
[; ;picuno.c: 314: {
[e :U _task ]
[f ]
[; ;picuno.c: 336: }
"336
[e :UE 909 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"341
[v _main `(v ~T0 @X0 1 ef ]
"342
{
[; ;picuno.c: 341: void main()
[; ;picuno.c: 342: {
[e :U _main ]
[f ]
[; ;picuno.c: 343: init();
"343
[e ( _init ..  ]
[; ;picuno.c: 344: setup();
"344
[e ( _setup ..  ]
[; ;picuno.c: 345: while (1)
"345
[e :U 912 ]
[; ;picuno.c: 346: {
"346
{
[; ;picuno.c: 347: asm(" clrwdt");
"347
[; <"  clrwdt ;# ">
[; ;picuno.c: 348: sync();
"348
[e ( _sync ..  ]
[; ;picuno.c: 349: loop();
"349
[e ( _loop ..  ]
[; ;picuno.c: 350: task();
"350
[e ( _task ..  ]
"351
}
[e :U 911 ]
"345
[e $U 912  ]
[e :U 913 ]
[; ;picuno.c: 351: }
[; ;picuno.c: 352: }
"352
[e :UE 910 ]
}
"360
[v _analogInput `(v ~T0 @X0 1 ef1`uc ]
"361
{
[; ;picuno.c: 360: void analogInput(byte ANx)
[; ;picuno.c: 361: {
[e :U _analogInput ]
"360
[v _ANx `uc ~T0 @X0 1 r1 ]
"361
[f ]
"362
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 362: byte d;
[; ;picuno.c: 371: d = (1 << ANx);
"371
[e = _d -> << -> 1 `i _ANx `uc ]
[; ;picuno.c: 372: ANSELA |= d;
"372
[e =| _ANSELA _d ]
[; ;picuno.c: 379: }
"379
[e :UE 914 ]
}
"388
[v _pinMode `(v ~T0 @X0 1 ef2`uc`uc ]
"389
{
[; ;picuno.c: 388: void pinMode(byte pin, byte mode)
[; ;picuno.c: 389: {
[e :U _pinMode ]
"388
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
"389
[f ]
[; ;picuno.c: 390: switch(pin)
"390
[e $U 917  ]
[; ;picuno.c: 391: {
"391
{
[; ;picuno.c: 392: case 0:
"392
[e :U 918 ]
[; ;picuno.c: 393: if(mode==0x00)
"393
[e $ ! == -> _mode `i -> 0 `i 919  ]
[; ;picuno.c: 394: {
"394
{
[; ;picuno.c: 395: TRISAbits.TRISA0 = 0;
"395
[e = . . _TRISAbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 396: LATAbits.LATA0 = 0;
"396
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"397
}
[; ;picuno.c: 397: }
[e $U 920  ]
"398
[e :U 919 ]
[; ;picuno.c: 398: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 921  ]
[; ;picuno.c: 399: {
"399
{
[; ;picuno.c: 400: TRISAbits.TRISA0 = 1;
"400
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 401: LATAbits.LATA0 = 0;
"401
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"402
}
[; ;picuno.c: 402: }
[e $U 922  ]
"403
[e :U 921 ]
[; ;picuno.c: 403: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 923  ]
[; ;picuno.c: 404: {
"404
{
[; ;picuno.c: 405: TRISAbits.TRISA0 = 1;
"405
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 406: analogInput(0);
"406
[e ( _analogInput (1 -> -> 0 `i `uc ]
"407
}
[; ;picuno.c: 407: }
[e $U 924  ]
"408
[e :U 923 ]
[; ;picuno.c: 408: else
[; ;picuno.c: 409: {
"409
{
[; ;picuno.c: 410: TRISAbits.TRISA0 = 1;
"410
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 411: LATAbits.LATA0 = 0;
"411
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"412
}
[e :U 924 ]
[e :U 922 ]
[e :U 920 ]
[; ;picuno.c: 412: }
[; ;picuno.c: 413: break;
"413
[e $U 916  ]
[; ;picuno.c: 414: case 1:
"414
[e :U 925 ]
[; ;picuno.c: 415: if(mode==0x00)
"415
[e $ ! == -> _mode `i -> 0 `i 926  ]
[; ;picuno.c: 416: {
"416
{
[; ;picuno.c: 417: TRISAbits.TRISA1 = 0;
"417
[e = . . _TRISAbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 418: LATAbits.LATA1 = 0;
"418
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"419
}
[; ;picuno.c: 419: }
[e $U 927  ]
"420
[e :U 926 ]
[; ;picuno.c: 420: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 928  ]
[; ;picuno.c: 421: {
"421
{
[; ;picuno.c: 422: TRISAbits.TRISA1 = 1;
"422
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 423: LATAbits.LATA1 = 0;
"423
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"424
}
[; ;picuno.c: 424: }
[e $U 929  ]
"425
[e :U 928 ]
[; ;picuno.c: 425: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 930  ]
[; ;picuno.c: 426: {
"426
{
[; ;picuno.c: 427: TRISAbits.TRISA1 = 1;
"427
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 428: analogInput(1);
"428
[e ( _analogInput (1 -> -> 1 `i `uc ]
"429
}
[; ;picuno.c: 429: }
[e $U 931  ]
"430
[e :U 930 ]
[; ;picuno.c: 430: else
[; ;picuno.c: 431: {
"431
{
[; ;picuno.c: 432: TRISAbits.TRISA1 = 1;
"432
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 433: LATAbits.LATA1 = 0;
"433
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"434
}
[e :U 931 ]
[e :U 929 ]
[e :U 927 ]
[; ;picuno.c: 434: }
[; ;picuno.c: 435: break;
"435
[e $U 916  ]
[; ;picuno.c: 436: case 2:
"436
[e :U 932 ]
[; ;picuno.c: 437: if(mode==0x00)
"437
[e $ ! == -> _mode `i -> 0 `i 933  ]
[; ;picuno.c: 438: {
"438
{
[; ;picuno.c: 439: TRISAbits.TRISA2 = 0;
"439
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 440: LATAbits.LATA2 = 0;
"440
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"441
}
[; ;picuno.c: 441: }
[e $U 934  ]
"442
[e :U 933 ]
[; ;picuno.c: 442: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 935  ]
[; ;picuno.c: 443: {
"443
{
[; ;picuno.c: 444: TRISAbits.TRISA2 = 1;
"444
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 445: LATAbits.LATA2 = 0;
"445
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"446
}
[; ;picuno.c: 446: }
[e $U 936  ]
"447
[e :U 935 ]
[; ;picuno.c: 447: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 937  ]
[; ;picuno.c: 448: {
"448
{
[; ;picuno.c: 449: TRISAbits.TRISA2 = 1;
"449
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 450: analogInput(2);
"450
[e ( _analogInput (1 -> -> 2 `i `uc ]
"451
}
[; ;picuno.c: 451: }
[e $U 938  ]
"452
[e :U 937 ]
[; ;picuno.c: 452: else
[; ;picuno.c: 453: {
"453
{
[; ;picuno.c: 454: TRISAbits.TRISA2 = 1;
"454
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 455: LATAbits.LATA2 = 0;
"455
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"456
}
[e :U 938 ]
[e :U 936 ]
[e :U 934 ]
[; ;picuno.c: 456: }
[; ;picuno.c: 457: break;
"457
[e $U 916  ]
[; ;picuno.c: 458: case 3:
"458
[e :U 939 ]
[; ;picuno.c: 459: if(mode==0x00)
"459
[e $ ! == -> _mode `i -> 0 `i 940  ]
[; ;picuno.c: 460: {
"460
{
[; ;picuno.c: 461: TRISAbits.TRISA3 = 0;
"461
[e = . . _TRISAbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 462: LATAbits.LATA3 = 0;
"462
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"463
}
[; ;picuno.c: 463: }
[e $U 941  ]
"464
[e :U 940 ]
[; ;picuno.c: 464: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 942  ]
[; ;picuno.c: 465: {
"465
{
[; ;picuno.c: 466: TRISAbits.TRISA3 = 1;
"466
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 467: LATAbits.LATA3 = 0;
"467
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"468
}
[; ;picuno.c: 468: }
[e $U 943  ]
"469
[e :U 942 ]
[; ;picuno.c: 469: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 944  ]
[; ;picuno.c: 470: {
"470
{
[; ;picuno.c: 471: TRISAbits.TRISA3 = 1;
"471
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 472: analogInput(3);
"472
[e ( _analogInput (1 -> -> 3 `i `uc ]
"473
}
[; ;picuno.c: 473: }
[e $U 945  ]
"474
[e :U 944 ]
[; ;picuno.c: 474: else
[; ;picuno.c: 475: {
"475
{
[; ;picuno.c: 476: TRISAbits.TRISA3 = 1;
"476
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 477: LATAbits.LATA3 = 0;
"477
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"478
}
[e :U 945 ]
[e :U 943 ]
[e :U 941 ]
[; ;picuno.c: 478: }
[; ;picuno.c: 479: break;
"479
[e $U 916  ]
[; ;picuno.c: 483: case 4:
"483
[e :U 946 ]
[; ;picuno.c: 484: if(mode==0x00)
"484
[e $ ! == -> _mode `i -> 0 `i 947  ]
[; ;picuno.c: 485: {
"485
{
[; ;picuno.c: 486: TRISAbits.TRISA4 = 0;
"486
[e = . . _TRISAbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 487: LATAbits.LATA4 = 0;
"487
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"488
}
[; ;picuno.c: 488: }
[e $U 948  ]
"489
[e :U 947 ]
[; ;picuno.c: 489: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 949  ]
[; ;picuno.c: 490: {
"490
{
[; ;picuno.c: 491: TRISAbits.TRISA4 = 1;
"491
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 492: LATAbits.LATA4 = 0;
"492
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"493
}
[; ;picuno.c: 493: }
[e $U 950  ]
"494
[e :U 949 ]
[; ;picuno.c: 494: else
[; ;picuno.c: 495: {
"495
{
[; ;picuno.c: 496: TRISAbits.TRISA4 = 1;
"496
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 497: LATAbits.LATA4 = 0;
"497
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"498
}
[e :U 950 ]
[e :U 948 ]
[; ;picuno.c: 498: }
[; ;picuno.c: 499: break;
"499
[e $U 916  ]
[; ;picuno.c: 502: case 5:
"502
[e :U 951 ]
[; ;picuno.c: 503: if(mode==0x00)
"503
[e $ ! == -> _mode `i -> 0 `i 952  ]
[; ;picuno.c: 504: {
"504
{
[; ;picuno.c: 505: TRISAbits.TRISA5 = 0;
"505
[e = . . _TRISAbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 506: LATAbits.LATA5 = 0;
"506
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"507
}
[; ;picuno.c: 507: }
[e $U 953  ]
"508
[e :U 952 ]
[; ;picuno.c: 508: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 954  ]
[; ;picuno.c: 509: {
"509
{
[; ;picuno.c: 510: TRISAbits.TRISA5 = 1;
"510
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 511: LATAbits.LATA5 = 0;
"511
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"512
}
[; ;picuno.c: 512: }
[e $U 955  ]
"513
[e :U 954 ]
[; ;picuno.c: 513: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 956  ]
[; ;picuno.c: 514: {
"514
{
[; ;picuno.c: 515: TRISAbits.TRISA5 = 1;
"515
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 516: analogInput(4);
"516
[e ( _analogInput (1 -> -> 4 `i `uc ]
"517
}
[; ;picuno.c: 517: }
[e $U 957  ]
"518
[e :U 956 ]
[; ;picuno.c: 518: else
[; ;picuno.c: 519: {
"519
{
[; ;picuno.c: 520: TRISAbits.TRISA5 = 1;
"520
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 521: LATAbits.LATA5 = 0;
"521
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"522
}
[e :U 957 ]
[e :U 955 ]
[e :U 953 ]
[; ;picuno.c: 522: }
[; ;picuno.c: 523: break;
"523
[e $U 916  ]
[; ;picuno.c: 524: case 6:
"524
[e :U 958 ]
[; ;picuno.c: 525: if(mode==0x00)
"525
[e $ ! == -> _mode `i -> 0 `i 959  ]
[; ;picuno.c: 526: {
"526
{
[; ;picuno.c: 527: TRISAbits.TRISA6 = 0;
"527
[e = . . _TRISAbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 528: LATAbits.LATA6 = 0;
"528
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"529
}
[; ;picuno.c: 529: }
[e $U 960  ]
"530
[e :U 959 ]
[; ;picuno.c: 530: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 961  ]
[; ;picuno.c: 531: {
"531
{
[; ;picuno.c: 532: TRISAbits.TRISA6 = 1;
"532
[e = . . _TRISAbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 533: LATAbits.LATA6 = 0;
"533
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"534
}
[; ;picuno.c: 534: }
[e $U 962  ]
"535
[e :U 961 ]
[; ;picuno.c: 535: else
[; ;picuno.c: 536: {
"536
{
[; ;picuno.c: 537: TRISAbits.TRISA6 = 1;
"537
[e = . . _TRISAbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 538: LATAbits.LATA6 = 0;
"538
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"539
}
[e :U 962 ]
[e :U 960 ]
[; ;picuno.c: 539: }
[; ;picuno.c: 540: break;
"540
[e $U 916  ]
[; ;picuno.c: 543: case 7:
"543
[e :U 963 ]
[; ;picuno.c: 544: if(mode==0x00)
"544
[e $ ! == -> _mode `i -> 0 `i 964  ]
[; ;picuno.c: 545: {
"545
{
[; ;picuno.c: 546: TRISAbits.TRISA7 = 0;
"546
[e = . . _TRISAbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 547: LATAbits.LATA7 = 0;
"547
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"548
}
[; ;picuno.c: 548: }
[e $U 965  ]
"549
[e :U 964 ]
[; ;picuno.c: 549: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 966  ]
[; ;picuno.c: 550: {
"550
{
[; ;picuno.c: 551: TRISAbits.TRISA7 = 1;
"551
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 552: LATAbits.LATA7 = 0;
"552
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"553
}
[; ;picuno.c: 553: }
[e $U 967  ]
"554
[e :U 966 ]
[; ;picuno.c: 554: else
[; ;picuno.c: 555: {
"555
{
[; ;picuno.c: 556: TRISAbits.TRISA7 = 1;
"556
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 557: LATAbits.LATA7 = 0;
"557
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"558
}
[e :U 967 ]
[e :U 965 ]
[; ;picuno.c: 558: }
[; ;picuno.c: 559: break;
"559
[e $U 916  ]
[; ;picuno.c: 561: case 8:
"561
[e :U 968 ]
[; ;picuno.c: 562: if(mode==0x00)
"562
[e $ ! == -> _mode `i -> 0 `i 969  ]
[; ;picuno.c: 563: {
"563
{
[; ;picuno.c: 564: TRISBbits.TRISB0 = 0;
"564
[e = . . _TRISBbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 565: LATBbits.LATB0 = 0;
"565
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"566
}
[; ;picuno.c: 566: }
[e $U 970  ]
"567
[e :U 969 ]
[; ;picuno.c: 567: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 971  ]
[; ;picuno.c: 568: {
"568
{
[; ;picuno.c: 569: TRISBbits.TRISB0 = 1;
"569
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 570: LATBbits.LATB0 = 0;
"570
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"571
}
[; ;picuno.c: 571: }
[e $U 972  ]
"572
[e :U 971 ]
[; ;picuno.c: 572: else
[; ;picuno.c: 573: {
"573
{
[; ;picuno.c: 574: TRISBbits.TRISB0 = 1;
"574
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 575: LATBbits.LATB0 = 0;
"575
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"576
}
[e :U 972 ]
[e :U 970 ]
[; ;picuno.c: 576: }
[; ;picuno.c: 577: break;
"577
[e $U 916  ]
[; ;picuno.c: 578: case 9:
"578
[e :U 973 ]
[; ;picuno.c: 579: if(mode==0x00)
"579
[e $ ! == -> _mode `i -> 0 `i 974  ]
[; ;picuno.c: 580: {
"580
{
[; ;picuno.c: 581: TRISBbits.TRISB1 = 0;
"581
[e = . . _TRISBbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 582: LATBbits.LATB1 = 0;
"582
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"583
}
[; ;picuno.c: 583: }
[e $U 975  ]
"584
[e :U 974 ]
[; ;picuno.c: 584: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 976  ]
[; ;picuno.c: 585: {
"585
{
[; ;picuno.c: 586: TRISBbits.TRISB1 = 1;
"586
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 587: LATBbits.LATB1 = 0;
"587
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"588
}
[; ;picuno.c: 588: }
[e $U 977  ]
"589
[e :U 976 ]
[; ;picuno.c: 589: else
[; ;picuno.c: 590: {
"590
{
[; ;picuno.c: 591: TRISBbits.TRISB1 = 1;
"591
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 592: LATBbits.LATB1 = 0;
"592
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"593
}
[e :U 977 ]
[e :U 975 ]
[; ;picuno.c: 593: }
[; ;picuno.c: 594: break;
"594
[e $U 916  ]
[; ;picuno.c: 595: case 10:
"595
[e :U 978 ]
[; ;picuno.c: 596: if(mode==0x00)
"596
[e $ ! == -> _mode `i -> 0 `i 979  ]
[; ;picuno.c: 597: {
"597
{
[; ;picuno.c: 598: TRISBbits.TRISB2 = 0;
"598
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 599: LATBbits.LATB2 = 0;
"599
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"600
}
[; ;picuno.c: 600: }
[e $U 980  ]
"601
[e :U 979 ]
[; ;picuno.c: 601: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 981  ]
[; ;picuno.c: 602: {
"602
{
[; ;picuno.c: 603: TRISBbits.TRISB2 = 1;
"603
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 604: LATBbits.LATB2 = 0;
"604
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"605
}
[; ;picuno.c: 605: }
[e $U 982  ]
"606
[e :U 981 ]
[; ;picuno.c: 606: else
[; ;picuno.c: 607: {
"607
{
[; ;picuno.c: 608: TRISBbits.TRISB2 = 1;
"608
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 609: LATBbits.LATB2 = 0;
"609
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"610
}
[e :U 982 ]
[e :U 980 ]
[; ;picuno.c: 610: }
[; ;picuno.c: 611: break;
"611
[e $U 916  ]
[; ;picuno.c: 612: case 11:
"612
[e :U 983 ]
[; ;picuno.c: 613: if(mode==0x00)
"613
[e $ ! == -> _mode `i -> 0 `i 984  ]
[; ;picuno.c: 614: {
"614
{
[; ;picuno.c: 615: TRISBbits.TRISB3 = 0;
"615
[e = . . _TRISBbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 616: LATBbits.LATB3 = 0;
"616
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"617
}
[; ;picuno.c: 617: }
[e $U 985  ]
"618
[e :U 984 ]
[; ;picuno.c: 618: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 986  ]
[; ;picuno.c: 619: {
"619
{
[; ;picuno.c: 620: TRISBbits.TRISB3 = 1;
"620
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 621: LATBbits.LATB3 = 0;
"621
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"622
}
[; ;picuno.c: 622: }
[e $U 987  ]
"623
[e :U 986 ]
[; ;picuno.c: 623: else
[; ;picuno.c: 624: {
"624
{
[; ;picuno.c: 625: TRISBbits.TRISB3 = 1;
"625
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 626: LATBbits.LATB3 = 0;
"626
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"627
}
[e :U 987 ]
[e :U 985 ]
[; ;picuno.c: 627: }
[; ;picuno.c: 628: break;
"628
[e $U 916  ]
[; ;picuno.c: 629: case 12:
"629
[e :U 988 ]
[; ;picuno.c: 630: if(mode==0x00)
"630
[e $ ! == -> _mode `i -> 0 `i 989  ]
[; ;picuno.c: 631: {
"631
{
[; ;picuno.c: 632: TRISBbits.TRISB4 = 0;
"632
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 633: LATBbits.LATB4 = 0;
"633
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"634
}
[; ;picuno.c: 634: }
[e $U 990  ]
"635
[e :U 989 ]
[; ;picuno.c: 635: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 991  ]
[; ;picuno.c: 636: {
"636
{
[; ;picuno.c: 637: TRISBbits.TRISB4 = 1;
"637
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 638: LATBbits.LATB4 = 0;
"638
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"639
}
[; ;picuno.c: 639: }
[e $U 992  ]
"640
[e :U 991 ]
[; ;picuno.c: 640: else
[; ;picuno.c: 641: {
"641
{
[; ;picuno.c: 642: TRISBbits.TRISB4 = 1;
"642
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 643: LATBbits.LATB4 = 0;
"643
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"644
}
[e :U 992 ]
[e :U 990 ]
[; ;picuno.c: 644: }
[; ;picuno.c: 645: break;
"645
[e $U 916  ]
[; ;picuno.c: 646: case 13:
"646
[e :U 993 ]
[; ;picuno.c: 647: if(mode==0x00)
"647
[e $ ! == -> _mode `i -> 0 `i 994  ]
[; ;picuno.c: 648: {
"648
{
[; ;picuno.c: 649: TRISBbits.TRISB5 = 0;
"649
[e = . . _TRISBbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 650: LATBbits.LATB5 = 0;
"650
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"651
}
[; ;picuno.c: 651: }
[e $U 995  ]
"652
[e :U 994 ]
[; ;picuno.c: 652: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 996  ]
[; ;picuno.c: 653: {
"653
{
[; ;picuno.c: 654: TRISBbits.TRISB5 = 1;
"654
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 655: LATBbits.LATB5 = 0;
"655
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"656
}
[; ;picuno.c: 656: }
[e $U 997  ]
"657
[e :U 996 ]
[; ;picuno.c: 657: else
[; ;picuno.c: 658: {
"658
{
[; ;picuno.c: 659: TRISBbits.TRISB5 = 1;
"659
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 660: LATBbits.LATB5 = 0;
"660
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"661
}
[e :U 997 ]
[e :U 995 ]
[; ;picuno.c: 661: }
[; ;picuno.c: 662: break;
"662
[e $U 916  ]
[; ;picuno.c: 663: case 14:
"663
[e :U 998 ]
[; ;picuno.c: 664: if(mode==0x00)
"664
[e $ ! == -> _mode `i -> 0 `i 999  ]
[; ;picuno.c: 665: {
"665
{
[; ;picuno.c: 666: TRISBbits.TRISB6 = 0;
"666
[e = . . _TRISBbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 667: LATBbits.LATB6 = 0;
"667
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"668
}
[; ;picuno.c: 668: }
[e $U 1000  ]
"669
[e :U 999 ]
[; ;picuno.c: 669: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1001  ]
[; ;picuno.c: 670: {
"670
{
[; ;picuno.c: 671: TRISBbits.TRISB6 = 1;
"671
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 672: LATBbits.LATB6 = 0;
"672
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"673
}
[; ;picuno.c: 673: }
[e $U 1002  ]
"674
[e :U 1001 ]
[; ;picuno.c: 674: else
[; ;picuno.c: 675: {
"675
{
[; ;picuno.c: 676: TRISBbits.TRISB6 = 1;
"676
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 677: LATBbits.LATB6 = 0;
"677
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"678
}
[e :U 1002 ]
[e :U 1000 ]
[; ;picuno.c: 678: }
[; ;picuno.c: 679: break;
"679
[e $U 916  ]
[; ;picuno.c: 680: case 15:
"680
[e :U 1003 ]
[; ;picuno.c: 681: if(mode==0x00)
"681
[e $ ! == -> _mode `i -> 0 `i 1004  ]
[; ;picuno.c: 682: {
"682
{
[; ;picuno.c: 683: TRISBbits.TRISB7 = 0;
"683
[e = . . _TRISBbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 684: LATBbits.LATB7 = 0;
"684
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"685
}
[; ;picuno.c: 685: }
[e $U 1005  ]
"686
[e :U 1004 ]
[; ;picuno.c: 686: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1006  ]
[; ;picuno.c: 687: {
"687
{
[; ;picuno.c: 688: TRISBbits.TRISB7 = 1;
"688
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 689: LATBbits.LATB7 = 0;
"689
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"690
}
[; ;picuno.c: 690: }
[e $U 1007  ]
"691
[e :U 1006 ]
[; ;picuno.c: 691: else
[; ;picuno.c: 692: {
"692
{
[; ;picuno.c: 693: TRISBbits.TRISB7 = 1;
"693
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 694: LATBbits.LATB7 = 0;
"694
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"695
}
[e :U 1007 ]
[e :U 1005 ]
[; ;picuno.c: 695: }
[; ;picuno.c: 696: break;
"696
[e $U 916  ]
[; ;picuno.c: 697: case 16:
"697
[e :U 1008 ]
[; ;picuno.c: 698: if(mode==0x00)
"698
[e $ ! == -> _mode `i -> 0 `i 1009  ]
[; ;picuno.c: 699: {
"699
{
[; ;picuno.c: 700: TRISCbits.TRISC0 = 0;
"700
[e = . . _TRISCbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 701: LATCbits.LATC0 = 0;
"701
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"702
}
[; ;picuno.c: 702: }
[e $U 1010  ]
"703
[e :U 1009 ]
[; ;picuno.c: 703: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1011  ]
[; ;picuno.c: 704: {
"704
{
[; ;picuno.c: 705: TRISCbits.TRISC0 = 1;
"705
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 706: LATCbits.LATC0 = 0;
"706
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"707
}
[; ;picuno.c: 707: }
[e $U 1012  ]
"708
[e :U 1011 ]
[; ;picuno.c: 708: else
[; ;picuno.c: 709: {
"709
{
[; ;picuno.c: 710: TRISCbits.TRISC0 = 1;
"710
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 711: LATCbits.LATC0 = 0;
"711
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"712
}
[e :U 1012 ]
[e :U 1010 ]
[; ;picuno.c: 712: }
[; ;picuno.c: 713: break;
"713
[e $U 916  ]
[; ;picuno.c: 714: case 17:
"714
[e :U 1013 ]
[; ;picuno.c: 715: if(mode==0x00)
"715
[e $ ! == -> _mode `i -> 0 `i 1014  ]
[; ;picuno.c: 716: {
"716
{
[; ;picuno.c: 717: TRISCbits.TRISC1 = 0;
"717
[e = . . _TRISCbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 718: LATCbits.LATC1 = 0;
"718
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"719
}
[; ;picuno.c: 719: }
[e $U 1015  ]
"720
[e :U 1014 ]
[; ;picuno.c: 720: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1016  ]
[; ;picuno.c: 721: {
"721
{
[; ;picuno.c: 722: TRISCbits.TRISC1 = 1;
"722
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 723: LATCbits.LATC1 = 0;
"723
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"724
}
[; ;picuno.c: 724: }
[e $U 1017  ]
"725
[e :U 1016 ]
[; ;picuno.c: 725: else
[; ;picuno.c: 726: {
"726
{
[; ;picuno.c: 727: TRISCbits.TRISC1 = 1;
"727
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 728: LATCbits.LATC1 = 0;
"728
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"729
}
[e :U 1017 ]
[e :U 1015 ]
[; ;picuno.c: 729: }
[; ;picuno.c: 730: break;
"730
[e $U 916  ]
[; ;picuno.c: 731: case 18:
"731
[e :U 1018 ]
[; ;picuno.c: 732: if(mode==0x00)
"732
[e $ ! == -> _mode `i -> 0 `i 1019  ]
[; ;picuno.c: 733: {
"733
{
[; ;picuno.c: 734: TRISCbits.TRISC2 = 0;
"734
[e = . . _TRISCbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 735: LATCbits.LATC2 = 0;
"735
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"736
}
[; ;picuno.c: 736: }
[e $U 1020  ]
"737
[e :U 1019 ]
[; ;picuno.c: 737: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1021  ]
[; ;picuno.c: 738: {
"738
{
[; ;picuno.c: 739: TRISCbits.TRISC2 = 1;
"739
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 740: LATCbits.LATC2 = 0;
"740
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"741
}
[; ;picuno.c: 741: }
[e $U 1022  ]
"742
[e :U 1021 ]
[; ;picuno.c: 742: else
[; ;picuno.c: 743: {
"743
{
[; ;picuno.c: 744: TRISCbits.TRISC2 = 1;
"744
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 745: LATCbits.LATC2 = 0;
"745
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"746
}
[e :U 1022 ]
[e :U 1020 ]
[; ;picuno.c: 746: }
[; ;picuno.c: 747: break;
"747
[e $U 916  ]
[; ;picuno.c: 751: case 19:
"751
[e :U 1023 ]
[; ;picuno.c: 752: if(mode==0x00)
"752
[e $ ! == -> _mode `i -> 0 `i 1024  ]
[; ;picuno.c: 753: {
"753
{
[; ;picuno.c: 754: TRISCbits.TRISC3 = 0;
"754
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 755: LATCbits.LATC3 = 0;
"755
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"756
}
[; ;picuno.c: 756: }
[e $U 1025  ]
"757
[e :U 1024 ]
[; ;picuno.c: 757: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1026  ]
[; ;picuno.c: 758: {
"758
{
[; ;picuno.c: 759: TRISCbits.TRISC3 = 1;
"759
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 760: LATCbits.LATC3 = 0;
"760
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"761
}
[; ;picuno.c: 761: }
[e $U 1027  ]
"762
[e :U 1026 ]
[; ;picuno.c: 762: else
[; ;picuno.c: 763: {
"763
{
[; ;picuno.c: 764: TRISCbits.TRISC3 = 1;
"764
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 765: LATCbits.LATC3 = 0;
"765
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"766
}
[e :U 1027 ]
[e :U 1025 ]
[; ;picuno.c: 766: }
[; ;picuno.c: 767: break;
"767
[e $U 916  ]
[; ;picuno.c: 768: case 20:
"768
[e :U 1028 ]
[; ;picuno.c: 769: if(mode==0x00)
"769
[e $ ! == -> _mode `i -> 0 `i 1029  ]
[; ;picuno.c: 770: {
"770
{
[; ;picuno.c: 771: TRISCbits.TRISC4 = 0;
"771
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 772: LATCbits.LATC4 = 0;
"772
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"773
}
[; ;picuno.c: 773: }
[e $U 1030  ]
"774
[e :U 1029 ]
[; ;picuno.c: 774: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1031  ]
[; ;picuno.c: 775: {
"775
{
[; ;picuno.c: 776: TRISCbits.TRISC4 = 1;
"776
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 777: LATCbits.LATC4 = 0;
"777
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"778
}
[; ;picuno.c: 778: }
[e $U 1032  ]
"779
[e :U 1031 ]
[; ;picuno.c: 779: else
[; ;picuno.c: 780: {
"780
{
[; ;picuno.c: 781: TRISCbits.TRISC4 = 1;
"781
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 782: LATCbits.LATC4 = 0;
"782
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"783
}
[e :U 1032 ]
[e :U 1030 ]
[; ;picuno.c: 783: }
[; ;picuno.c: 784: break;
"784
[e $U 916  ]
[; ;picuno.c: 785: case 21:
"785
[e :U 1033 ]
[; ;picuno.c: 786: if(mode==0x00)
"786
[e $ ! == -> _mode `i -> 0 `i 1034  ]
[; ;picuno.c: 787: {
"787
{
[; ;picuno.c: 788: TRISCbits.TRISC5 = 0;
"788
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 789: LATCbits.LATC5 = 0;
"789
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"790
}
[; ;picuno.c: 790: }
[e $U 1035  ]
"791
[e :U 1034 ]
[; ;picuno.c: 791: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1036  ]
[; ;picuno.c: 792: {
"792
{
[; ;picuno.c: 793: TRISCbits.TRISC5 = 1;
"793
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 794: LATCbits.LATC5 = 0;
"794
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"795
}
[; ;picuno.c: 795: }
[e $U 1037  ]
"796
[e :U 1036 ]
[; ;picuno.c: 796: else
[; ;picuno.c: 797: {
"797
{
[; ;picuno.c: 798: TRISCbits.TRISC5 = 1;
"798
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 799: LATCbits.LATC5 = 0;
"799
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"800
}
[e :U 1037 ]
[e :U 1035 ]
[; ;picuno.c: 800: }
[; ;picuno.c: 801: break;
"801
[e $U 916  ]
[; ;picuno.c: 804: case 22:
"804
[e :U 1038 ]
[; ;picuno.c: 805: if(mode==0x00)
"805
[e $ ! == -> _mode `i -> 0 `i 1039  ]
[; ;picuno.c: 806: {
"806
{
[; ;picuno.c: 807: TRISCbits.TRISC6 = 0;
"807
[e = . . _TRISCbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 808: LATCbits.LATC6 = 0;
"808
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"809
}
[; ;picuno.c: 809: }
[e $U 1040  ]
"810
[e :U 1039 ]
[; ;picuno.c: 810: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1041  ]
[; ;picuno.c: 811: {
"811
{
[; ;picuno.c: 812: TRISCbits.TRISC6 = 1;
"812
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 813: LATCbits.LATC6 = 0;
"813
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"814
}
[; ;picuno.c: 814: }
[e $U 1042  ]
"815
[e :U 1041 ]
[; ;picuno.c: 815: else
[; ;picuno.c: 816: {
"816
{
[; ;picuno.c: 817: TRISCbits.TRISC6 = 1;
"817
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 818: LATCbits.LATC6 = 0;
"818
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"819
}
[e :U 1042 ]
[e :U 1040 ]
[; ;picuno.c: 819: }
[; ;picuno.c: 820: break;
"820
[e $U 916  ]
[; ;picuno.c: 821: case 23:
"821
[e :U 1043 ]
[; ;picuno.c: 822: if(mode==0x00)
"822
[e $ ! == -> _mode `i -> 0 `i 1044  ]
[; ;picuno.c: 823: {
"823
{
[; ;picuno.c: 824: TRISCbits.TRISC7 = 0;
"824
[e = . . _TRISCbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 825: LATCbits.LATC7 = 0;
"825
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"826
}
[; ;picuno.c: 826: }
[e $U 1045  ]
"827
[e :U 1044 ]
[; ;picuno.c: 827: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1046  ]
[; ;picuno.c: 828: {
"828
{
[; ;picuno.c: 829: TRISCbits.TRISC7 = 1;
"829
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 830: LATCbits.LATC7 = 0;
"830
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"831
}
[; ;picuno.c: 831: }
[e $U 1047  ]
"832
[e :U 1046 ]
[; ;picuno.c: 832: else
[; ;picuno.c: 833: {
"833
{
[; ;picuno.c: 834: TRISCbits.TRISC7 = 1;
"834
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 835: LATCbits.LATC7 = 0;
"835
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"836
}
[e :U 1047 ]
[e :U 1045 ]
[; ;picuno.c: 836: }
[; ;picuno.c: 837: break;
"837
[e $U 916  ]
[; ;picuno.c: 838: case 24:
"838
[e :U 1048 ]
[; ;picuno.c: 839: if(mode==0x00)
"839
[e $ ! == -> _mode `i -> 0 `i 1049  ]
[; ;picuno.c: 840: {
"840
{
[; ;picuno.c: 841: TRISDbits.TRISD0 = 0;
"841
[e = . . _TRISDbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 842: LATDbits.LATD0 = 0;
"842
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"843
}
[; ;picuno.c: 843: }
[e $U 1050  ]
"844
[e :U 1049 ]
[; ;picuno.c: 844: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1051  ]
[; ;picuno.c: 845: {
"845
{
[; ;picuno.c: 846: TRISDbits.TRISD0 = 1;
"846
[e = . . _TRISDbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 847: LATDbits.LATD0 = 0;
"847
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"848
}
[; ;picuno.c: 848: }
[e $U 1052  ]
"849
[e :U 1051 ]
[; ;picuno.c: 849: else
[; ;picuno.c: 850: {
"850
{
[; ;picuno.c: 851: TRISDbits.TRISD0 = 1;
"851
[e = . . _TRISDbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 852: LATDbits.LATD0 = 0;
"852
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"853
}
[e :U 1052 ]
[e :U 1050 ]
[; ;picuno.c: 853: }
[; ;picuno.c: 854: break;
"854
[e $U 916  ]
[; ;picuno.c: 855: case 25:
"855
[e :U 1053 ]
[; ;picuno.c: 856: if(mode==0x00)
"856
[e $ ! == -> _mode `i -> 0 `i 1054  ]
[; ;picuno.c: 857: {
"857
{
[; ;picuno.c: 858: TRISDbits.TRISD1 = 0;
"858
[e = . . _TRISDbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 859: LATDbits.LATD1 = 0;
"859
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"860
}
[; ;picuno.c: 860: }
[e $U 1055  ]
"861
[e :U 1054 ]
[; ;picuno.c: 861: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1056  ]
[; ;picuno.c: 862: {
"862
{
[; ;picuno.c: 863: TRISDbits.TRISD1 = 1;
"863
[e = . . _TRISDbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 864: LATDbits.LATD1 = 0;
"864
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"865
}
[; ;picuno.c: 865: }
[e $U 1057  ]
"866
[e :U 1056 ]
[; ;picuno.c: 866: else
[; ;picuno.c: 867: {
"867
{
[; ;picuno.c: 868: TRISDbits.TRISD1 = 1;
"868
[e = . . _TRISDbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 869: LATDbits.LATD1 = 0;
"869
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"870
}
[e :U 1057 ]
[e :U 1055 ]
[; ;picuno.c: 870: }
[; ;picuno.c: 871: break;
"871
[e $U 916  ]
[; ;picuno.c: 872: case 26:
"872
[e :U 1058 ]
[; ;picuno.c: 873: if(mode==0x00)
"873
[e $ ! == -> _mode `i -> 0 `i 1059  ]
[; ;picuno.c: 874: {
"874
{
[; ;picuno.c: 875: TRISDbits.TRISD2 = 0;
"875
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 876: LATDbits.LATD2 = 0;
"876
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"877
}
[; ;picuno.c: 877: }
[e $U 1060  ]
"878
[e :U 1059 ]
[; ;picuno.c: 878: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1061  ]
[; ;picuno.c: 879: {
"879
{
[; ;picuno.c: 880: TRISDbits.TRISD2 = 1;
"880
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 881: LATDbits.LATD2 = 0;
"881
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"882
}
[; ;picuno.c: 882: }
[e $U 1062  ]
"883
[e :U 1061 ]
[; ;picuno.c: 883: else
[; ;picuno.c: 884: {
"884
{
[; ;picuno.c: 885: TRISDbits.TRISD2 = 1;
"885
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 886: LATDbits.LATD2 = 0;
"886
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"887
}
[e :U 1062 ]
[e :U 1060 ]
[; ;picuno.c: 887: }
[; ;picuno.c: 888: break;
"888
[e $U 916  ]
[; ;picuno.c: 889: case 27:
"889
[e :U 1063 ]
[; ;picuno.c: 890: if(mode==0x00)
"890
[e $ ! == -> _mode `i -> 0 `i 1064  ]
[; ;picuno.c: 891: {
"891
{
[; ;picuno.c: 892: TRISDbits.TRISD3 = 0;
"892
[e = . . _TRISDbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 893: LATDbits.LATD3 = 0;
"893
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"894
}
[; ;picuno.c: 894: }
[e $U 1065  ]
"895
[e :U 1064 ]
[; ;picuno.c: 895: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1066  ]
[; ;picuno.c: 896: {
"896
{
[; ;picuno.c: 897: TRISDbits.TRISD3 = 1;
"897
[e = . . _TRISDbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 898: LATDbits.LATD3 = 0;
"898
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"899
}
[; ;picuno.c: 899: }
[e $U 1067  ]
"900
[e :U 1066 ]
[; ;picuno.c: 900: else
[; ;picuno.c: 901: {
"901
{
[; ;picuno.c: 902: TRISDbits.TRISD3 = 1;
"902
[e = . . _TRISDbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 903: LATDbits.LATD3 = 0;
"903
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"904
}
[e :U 1067 ]
[e :U 1065 ]
[; ;picuno.c: 904: }
[; ;picuno.c: 905: break;
"905
[e $U 916  ]
[; ;picuno.c: 906: case 28:
"906
[e :U 1068 ]
[; ;picuno.c: 907: if(mode==0x00)
"907
[e $ ! == -> _mode `i -> 0 `i 1069  ]
[; ;picuno.c: 908: {
"908
{
[; ;picuno.c: 909: TRISDbits.TRISD4 = 0;
"909
[e = . . _TRISDbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 910: LATDbits.LATD4 = 0;
"910
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"911
}
[; ;picuno.c: 911: }
[e $U 1070  ]
"912
[e :U 1069 ]
[; ;picuno.c: 912: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1071  ]
[; ;picuno.c: 913: {
"913
{
[; ;picuno.c: 914: TRISDbits.TRISD4 = 1;
"914
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 915: LATDbits.LATD4 = 0;
"915
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"916
}
[; ;picuno.c: 916: }
[e $U 1072  ]
"917
[e :U 1071 ]
[; ;picuno.c: 917: else
[; ;picuno.c: 918: {
"918
{
[; ;picuno.c: 919: TRISDbits.TRISD4 = 1;
"919
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 920: LATDbits.LATD4 = 0;
"920
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"921
}
[e :U 1072 ]
[e :U 1070 ]
[; ;picuno.c: 921: }
[; ;picuno.c: 922: break;
"922
[e $U 916  ]
[; ;picuno.c: 923: case 29:
"923
[e :U 1073 ]
[; ;picuno.c: 924: if(mode==0x00)
"924
[e $ ! == -> _mode `i -> 0 `i 1074  ]
[; ;picuno.c: 925: {
"925
{
[; ;picuno.c: 926: TRISDbits.TRISD5 = 0;
"926
[e = . . _TRISDbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 927: LATDbits.LATD5 = 0;
"927
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"928
}
[; ;picuno.c: 928: }
[e $U 1075  ]
"929
[e :U 1074 ]
[; ;picuno.c: 929: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1076  ]
[; ;picuno.c: 930: {
"930
{
[; ;picuno.c: 931: TRISDbits.TRISD5 = 1;
"931
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 932: LATDbits.LATD5 = 0;
"932
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"933
}
[; ;picuno.c: 933: }
[e $U 1077  ]
"934
[e :U 1076 ]
[; ;picuno.c: 934: else
[; ;picuno.c: 935: {
"935
{
[; ;picuno.c: 936: TRISDbits.TRISD5 = 1;
"936
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 937: LATDbits.LATD5 = 0;
"937
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"938
}
[e :U 1077 ]
[e :U 1075 ]
[; ;picuno.c: 938: }
[; ;picuno.c: 939: break;
"939
[e $U 916  ]
[; ;picuno.c: 940: case 30:
"940
[e :U 1078 ]
[; ;picuno.c: 941: if(mode==0x00)
"941
[e $ ! == -> _mode `i -> 0 `i 1079  ]
[; ;picuno.c: 942: {
"942
{
[; ;picuno.c: 943: TRISDbits.TRISD6 = 0;
"943
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 944: LATDbits.LATD6 = 0;
"944
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"945
}
[; ;picuno.c: 945: }
[e $U 1080  ]
"946
[e :U 1079 ]
[; ;picuno.c: 946: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1081  ]
[; ;picuno.c: 947: {
"947
{
[; ;picuno.c: 948: TRISDbits.TRISD6 = 1;
"948
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 949: LATDbits.LATD6 = 0;
"949
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"950
}
[; ;picuno.c: 950: }
[e $U 1082  ]
"951
[e :U 1081 ]
[; ;picuno.c: 951: else
[; ;picuno.c: 952: {
"952
{
[; ;picuno.c: 953: TRISDbits.TRISD6 = 1;
"953
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 954: LATDbits.LATD6 = 0;
"954
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"955
}
[e :U 1082 ]
[e :U 1080 ]
[; ;picuno.c: 955: }
[; ;picuno.c: 956: break;
"956
[e $U 916  ]
[; ;picuno.c: 957: case 31:
"957
[e :U 1083 ]
[; ;picuno.c: 958: if(mode==0x00)
"958
[e $ ! == -> _mode `i -> 0 `i 1084  ]
[; ;picuno.c: 959: {
"959
{
[; ;picuno.c: 960: TRISDbits.TRISD7 = 0;
"960
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 961: LATDbits.LATD7 = 0;
"961
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"962
}
[; ;picuno.c: 962: }
[e $U 1085  ]
"963
[e :U 1084 ]
[; ;picuno.c: 963: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1086  ]
[; ;picuno.c: 964: {
"964
{
[; ;picuno.c: 965: TRISDbits.TRISD7 = 1;
"965
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 966: LATDbits.LATD7 = 0;
"966
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"967
}
[; ;picuno.c: 967: }
[e $U 1087  ]
"968
[e :U 1086 ]
[; ;picuno.c: 968: else
[; ;picuno.c: 969: {
"969
{
[; ;picuno.c: 970: TRISDbits.TRISD7 = 1;
"970
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 971: LATDbits.LATD7 = 0;
"971
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"972
}
[e :U 1087 ]
[e :U 1085 ]
[; ;picuno.c: 972: }
[; ;picuno.c: 973: break;
"973
[e $U 916  ]
[; ;picuno.c: 974: case 32:
"974
[e :U 1088 ]
[; ;picuno.c: 975: if(mode==0x00)
"975
[e $ ! == -> _mode `i -> 0 `i 1089  ]
[; ;picuno.c: 976: {
"976
{
[; ;picuno.c: 977: TRISEbits.TRISE0 = 0;
"977
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 978: LATEbits.LATE0 = 0;
"978
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"979
}
[; ;picuno.c: 979: }
[e $U 1090  ]
"980
[e :U 1089 ]
[; ;picuno.c: 980: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1091  ]
[; ;picuno.c: 981: {
"981
{
[; ;picuno.c: 982: TRISEbits.TRISE0 = 1;
"982
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 983: LATEbits.LATE0 = 0;
"983
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"984
}
[; ;picuno.c: 984: }
[e $U 1092  ]
"985
[e :U 1091 ]
[; ;picuno.c: 985: else
[; ;picuno.c: 986: {
"986
{
[; ;picuno.c: 987: TRISEbits.TRISE0 = 1;
"987
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 988: LATEbits.LATE0 = 0;
"988
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"989
}
[e :U 1092 ]
[e :U 1090 ]
[; ;picuno.c: 989: }
[; ;picuno.c: 990: break;
"990
[e $U 916  ]
[; ;picuno.c: 991: case 33:
"991
[e :U 1093 ]
[; ;picuno.c: 992: if(mode==0x00)
"992
[e $ ! == -> _mode `i -> 0 `i 1094  ]
[; ;picuno.c: 993: {
"993
{
[; ;picuno.c: 994: TRISEbits.TRISE1 = 0;
"994
[e = . . _TRISEbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 995: LATEbits.LATE1 = 0;
"995
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"996
}
[; ;picuno.c: 996: }
[e $U 1095  ]
"997
[e :U 1094 ]
[; ;picuno.c: 997: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1096  ]
[; ;picuno.c: 998: {
"998
{
[; ;picuno.c: 999: TRISEbits.TRISE1 = 1;
"999
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1000: LATEbits.LATE1 = 0;
"1000
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"1001
}
[; ;picuno.c: 1001: }
[e $U 1097  ]
"1002
[e :U 1096 ]
[; ;picuno.c: 1002: else
[; ;picuno.c: 1003: {
"1003
{
[; ;picuno.c: 1004: TRISEbits.TRISE1 = 1;
"1004
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1005: LATEbits.LATE1 = 0;
"1005
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"1006
}
[e :U 1097 ]
[e :U 1095 ]
[; ;picuno.c: 1006: }
[; ;picuno.c: 1007: break;
"1007
[e $U 916  ]
[; ;picuno.c: 1008: case 34:
"1008
[e :U 1098 ]
[; ;picuno.c: 1009: if(mode==0x00)
"1009
[e $ ! == -> _mode `i -> 0 `i 1099  ]
[; ;picuno.c: 1010: {
"1010
{
[; ;picuno.c: 1011: TRISEbits.TRISE2 = 0;
"1011
[e = . . _TRISEbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 1012: LATEbits.LATE2 = 0;
"1012
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1013
}
[; ;picuno.c: 1013: }
[e $U 1100  ]
"1014
[e :U 1099 ]
[; ;picuno.c: 1014: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1101  ]
[; ;picuno.c: 1015: {
"1015
{
[; ;picuno.c: 1016: TRISEbits.TRISE2 = 1;
"1016
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 1017: LATEbits.LATE2 = 0;
"1017
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1018
}
[; ;picuno.c: 1018: }
[e $U 1102  ]
"1019
[e :U 1101 ]
[; ;picuno.c: 1019: else
[; ;picuno.c: 1020: {
"1020
{
[; ;picuno.c: 1021: TRISEbits.TRISE2 = 1;
"1021
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 1022: LATEbits.LATE2 = 0;
"1022
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1023
}
[e :U 1102 ]
[e :U 1100 ]
[; ;picuno.c: 1023: }
[; ;picuno.c: 1024: break;
"1024
[e $U 916  ]
"1335
}
[; ;picuno.c: 1335: }
[e $U 916  ]
"390
[e :U 917 ]
[e [\ _pin , $ -> -> 0 `i `uc 918
 , $ -> -> 1 `i `uc 925
 , $ -> -> 2 `i `uc 932
 , $ -> -> 3 `i `uc 939
 , $ -> -> 4 `i `uc 946
 , $ -> -> 5 `i `uc 951
 , $ -> -> 6 `i `uc 958
 , $ -> -> 7 `i `uc 963
 , $ -> -> 8 `i `uc 968
 , $ -> -> 9 `i `uc 973
 , $ -> -> 10 `i `uc 978
 , $ -> -> 11 `i `uc 983
 , $ -> -> 12 `i `uc 988
 , $ -> -> 13 `i `uc 993
 , $ -> -> 14 `i `uc 998
 , $ -> -> 15 `i `uc 1003
 , $ -> -> 16 `i `uc 1008
 , $ -> -> 17 `i `uc 1013
 , $ -> -> 18 `i `uc 1018
 , $ -> -> 19 `i `uc 1023
 , $ -> -> 20 `i `uc 1028
 , $ -> -> 21 `i `uc 1033
 , $ -> -> 22 `i `uc 1038
 , $ -> -> 23 `i `uc 1043
 , $ -> -> 24 `i `uc 1048
 , $ -> -> 25 `i `uc 1053
 , $ -> -> 26 `i `uc 1058
 , $ -> -> 27 `i `uc 1063
 , $ -> -> 28 `i `uc 1068
 , $ -> -> 29 `i `uc 1073
 , $ -> -> 30 `i `uc 1078
 , $ -> -> 31 `i `uc 1083
 , $ -> -> 32 `i `uc 1088
 , $ -> -> 33 `i `uc 1093
 , $ -> -> 34 `i `uc 1098
 916 ]
"1335
[e :U 916 ]
[; ;picuno.c: 1336: }
"1336
[e :UE 915 ]
}
"1342
[v _digitalRead `(uc ~T0 @X0 1 ef1`uc ]
"1343
{
[; ;picuno.c: 1342: char digitalRead(byte pin)
[; ;picuno.c: 1343: {
[e :U _digitalRead ]
"1342
[v _pin `uc ~T0 @X0 1 r1 ]
"1343
[f ]
"1344
[v _di `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1344: char di=0;
[e = _di -> -> 0 `i `uc ]
[; ;picuno.c: 1346: switch(pin)
"1346
[e $U 1105  ]
[; ;picuno.c: 1347: {
"1347
{
[; ;picuno.c: 1349: case 0: di = PORTAbits.RA0; break;
"1349
[e :U 1106 ]
[e = _di . . _PORTAbits 0 0 ]
[e $U 1104  ]
[; ;picuno.c: 1350: case 1: di = PORTAbits.RA1; break;
"1350
[e :U 1107 ]
[e = _di . . _PORTAbits 0 1 ]
[e $U 1104  ]
[; ;picuno.c: 1351: case 2: di = PORTAbits.RA2; break;
"1351
[e :U 1108 ]
[e = _di . . _PORTAbits 0 2 ]
[e $U 1104  ]
[; ;picuno.c: 1352: case 3: di = PORTAbits.RA3; break;
"1352
[e :U 1109 ]
[e = _di . . _PORTAbits 0 3 ]
[e $U 1104  ]
[; ;picuno.c: 1353: case 4: di = PORTAbits.RA4; break;
"1353
[e :U 1110 ]
[e = _di . . _PORTAbits 0 4 ]
[e $U 1104  ]
[; ;picuno.c: 1354: case 5: di = PORTAbits.RA5; break;
"1354
[e :U 1111 ]
[e = _di . . _PORTAbits 0 5 ]
[e $U 1104  ]
[; ;picuno.c: 1355: case 6: di = PORTAbits.RA6; break;
"1355
[e :U 1112 ]
[e = _di . . _PORTAbits 0 6 ]
[e $U 1104  ]
[; ;picuno.c: 1357: case 7: di = PORTAbits.RA7; break;
"1357
[e :U 1113 ]
[e = _di . . _PORTAbits 0 7 ]
[e $U 1104  ]
[; ;picuno.c: 1360: case 8: di = PORTBbits.RB0; break;
"1360
[e :U 1114 ]
[e = _di . . _PORTBbits 0 0 ]
[e $U 1104  ]
[; ;picuno.c: 1361: case 9: di = PORTBbits.RB1; break;
"1361
[e :U 1115 ]
[e = _di . . _PORTBbits 0 1 ]
[e $U 1104  ]
[; ;picuno.c: 1362: case 10: di = PORTBbits.RB2; break;
"1362
[e :U 1116 ]
[e = _di . . _PORTBbits 0 2 ]
[e $U 1104  ]
[; ;picuno.c: 1363: case 11: di = PORTBbits.RB3; break;
"1363
[e :U 1117 ]
[e = _di . . _PORTBbits 0 3 ]
[e $U 1104  ]
[; ;picuno.c: 1364: case 12: di = PORTBbits.RB4; break;
"1364
[e :U 1118 ]
[e = _di . . _PORTBbits 0 4 ]
[e $U 1104  ]
[; ;picuno.c: 1365: case 13: di = PORTBbits.RB5; break;
"1365
[e :U 1119 ]
[e = _di . . _PORTBbits 0 5 ]
[e $U 1104  ]
[; ;picuno.c: 1366: case 14: di = PORTBbits.RB6; break;
"1366
[e :U 1120 ]
[e = _di . . _PORTBbits 0 6 ]
[e $U 1104  ]
[; ;picuno.c: 1367: case 15: di = PORTBbits.RB7; break;
"1367
[e :U 1121 ]
[e = _di . . _PORTBbits 0 7 ]
[e $U 1104  ]
[; ;picuno.c: 1369: case 16: di = PORTCbits.RC0; break;
"1369
[e :U 1122 ]
[e = _di . . _PORTCbits 0 0 ]
[e $U 1104  ]
[; ;picuno.c: 1370: case 17: di = PORTCbits.RC1; break;
"1370
[e :U 1123 ]
[e = _di . . _PORTCbits 0 1 ]
[e $U 1104  ]
[; ;picuno.c: 1371: case 18: di = PORTCbits.RC2; break;
"1371
[e :U 1124 ]
[e = _di . . _PORTCbits 0 2 ]
[e $U 1104  ]
[; ;picuno.c: 1374: case 19: di = PORTCbits.RC3; break;
"1374
[e :U 1125 ]
[e = _di . . _PORTCbits 0 3 ]
[e $U 1104  ]
[; ;picuno.c: 1376: case 20: di = PORTCbits.RC4; break;
"1376
[e :U 1126 ]
[e = _di . . _PORTCbits 0 4 ]
[e $U 1104  ]
[; ;picuno.c: 1377: case 21: di = PORTCbits.RC5; break;
"1377
[e :U 1127 ]
[e = _di . . _PORTCbits 0 5 ]
[e $U 1104  ]
[; ;picuno.c: 1378: case 22: di = PORTCbits.RC6; break;
"1378
[e :U 1128 ]
[e = _di . . _PORTCbits 0 6 ]
[e $U 1104  ]
[; ;picuno.c: 1379: case 23: di = PORTCbits.RC7; break;
"1379
[e :U 1129 ]
[e = _di . . _PORTCbits 0 7 ]
[e $U 1104  ]
[; ;picuno.c: 1381: case 24: di = PORTDbits.RD0; break;
"1381
[e :U 1130 ]
[e = _di . . _PORTDbits 0 0 ]
[e $U 1104  ]
[; ;picuno.c: 1382: case 25: di = PORTDbits.RD1; break;
"1382
[e :U 1131 ]
[e = _di . . _PORTDbits 0 1 ]
[e $U 1104  ]
[; ;picuno.c: 1383: case 26: di = PORTDbits.RD2; break;
"1383
[e :U 1132 ]
[e = _di . . _PORTDbits 0 2 ]
[e $U 1104  ]
[; ;picuno.c: 1384: case 27: di = PORTDbits.RD3; break;
"1384
[e :U 1133 ]
[e = _di . . _PORTDbits 0 3 ]
[e $U 1104  ]
[; ;picuno.c: 1385: case 28: di = PORTDbits.RD4; break;
"1385
[e :U 1134 ]
[e = _di . . _PORTDbits 0 4 ]
[e $U 1104  ]
[; ;picuno.c: 1386: case 29: di = PORTDbits.RD5; break;
"1386
[e :U 1135 ]
[e = _di . . _PORTDbits 0 5 ]
[e $U 1104  ]
[; ;picuno.c: 1387: case 30: di = PORTDbits.RD6; break;
"1387
[e :U 1136 ]
[e = _di . . _PORTDbits 0 6 ]
[e $U 1104  ]
[; ;picuno.c: 1388: case 31: di = PORTDbits.RD7; break;
"1388
[e :U 1137 ]
[e = _di . . _PORTDbits 0 7 ]
[e $U 1104  ]
[; ;picuno.c: 1390: case 32: di = PORTEbits.RE0; break;
"1390
[e :U 1138 ]
[e = _di . . _PORTEbits 0 0 ]
[e $U 1104  ]
[; ;picuno.c: 1391: case 33: di = PORTEbits.RE1; break;
"1391
[e :U 1139 ]
[e = _di . . _PORTEbits 0 1 ]
[e $U 1104  ]
[; ;picuno.c: 1392: case 34: di = PORTEbits.RE2; break;
"1392
[e :U 1140 ]
[e = _di . . _PORTEbits 0 2 ]
[e $U 1104  ]
"1394
}
[; ;picuno.c: 1394: }
[e $U 1104  ]
"1346
[e :U 1105 ]
[e [\ _pin , $ -> -> 0 `i `uc 1106
 , $ -> -> 1 `i `uc 1107
 , $ -> -> 2 `i `uc 1108
 , $ -> -> 3 `i `uc 1109
 , $ -> -> 4 `i `uc 1110
 , $ -> -> 5 `i `uc 1111
 , $ -> -> 6 `i `uc 1112
 , $ -> -> 7 `i `uc 1113
 , $ -> -> 8 `i `uc 1114
 , $ -> -> 9 `i `uc 1115
 , $ -> -> 10 `i `uc 1116
 , $ -> -> 11 `i `uc 1117
 , $ -> -> 12 `i `uc 1118
 , $ -> -> 13 `i `uc 1119
 , $ -> -> 14 `i `uc 1120
 , $ -> -> 15 `i `uc 1121
 , $ -> -> 16 `i `uc 1122
 , $ -> -> 17 `i `uc 1123
 , $ -> -> 18 `i `uc 1124
 , $ -> -> 19 `i `uc 1125
 , $ -> -> 20 `i `uc 1126
 , $ -> -> 21 `i `uc 1127
 , $ -> -> 22 `i `uc 1128
 , $ -> -> 23 `i `uc 1129
 , $ -> -> 24 `i `uc 1130
 , $ -> -> 25 `i `uc 1131
 , $ -> -> 26 `i `uc 1132
 , $ -> -> 27 `i `uc 1133
 , $ -> -> 28 `i `uc 1134
 , $ -> -> 29 `i `uc 1135
 , $ -> -> 30 `i `uc 1136
 , $ -> -> 31 `i `uc 1137
 , $ -> -> 32 `i `uc 1138
 , $ -> -> 33 `i `uc 1139
 , $ -> -> 34 `i `uc 1140
 1104 ]
"1394
[e :U 1104 ]
[; ;picuno.c: 1395: return di;
"1395
[e ) _di ]
[e $UE 1103  ]
[; ;picuno.c: 1396: }
"1396
[e :UE 1103 ]
}
"1401
[v _digitalWrite `(v ~T0 @X0 1 ef2`uc`uc ]
"1402
{
[; ;picuno.c: 1401: void digitalWrite(byte pin, byte value)
[; ;picuno.c: 1402: {
[e :U _digitalWrite ]
"1401
[v _pin `uc ~T0 @X0 1 r1 ]
[v _value `uc ~T0 @X0 1 r2 ]
"1402
[f ]
[; ;picuno.c: 1403: switch(pin)
"1403
[e $U 1143  ]
[; ;picuno.c: 1404: {
"1404
{
[; ;picuno.c: 1406: case 0: LATAbits.LATA0 = value; break;
"1406
[e :U 1144 ]
[e = . . _LATAbits 0 0 _value ]
[e $U 1142  ]
[; ;picuno.c: 1407: case 1: LATAbits.LATA1 = value; break;
"1407
[e :U 1145 ]
[e = . . _LATAbits 0 1 _value ]
[e $U 1142  ]
[; ;picuno.c: 1408: case 2: LATAbits.LATA2 = value; break;
"1408
[e :U 1146 ]
[e = . . _LATAbits 0 2 _value ]
[e $U 1142  ]
[; ;picuno.c: 1409: case 3: LATAbits.LATA3 = value; break;
"1409
[e :U 1147 ]
[e = . . _LATAbits 0 3 _value ]
[e $U 1142  ]
[; ;picuno.c: 1412: case 4: LATAbits.LATA4 = value; break;
"1412
[e :U 1148 ]
[e = . . _LATAbits 0 4 _value ]
[e $U 1142  ]
[; ;picuno.c: 1415: case 5: LATAbits.LATA5 = value; break;
"1415
[e :U 1149 ]
[e = . . _LATAbits 0 5 _value ]
[e $U 1142  ]
[; ;picuno.c: 1416: case 6: LATAbits.LATA6 = value; break;
"1416
[e :U 1150 ]
[e = . . _LATAbits 0 6 _value ]
[e $U 1142  ]
[; ;picuno.c: 1418: case 7: LATAbits.LATA7 = value; break;
"1418
[e :U 1151 ]
[e = . . _LATAbits 0 7 _value ]
[e $U 1142  ]
[; ;picuno.c: 1421: case 8: LATBbits.LATB0 = value; break;
"1421
[e :U 1152 ]
[e = . . _LATBbits 0 0 _value ]
[e $U 1142  ]
[; ;picuno.c: 1422: case 9: LATBbits.LATB1 = value; break;
"1422
[e :U 1153 ]
[e = . . _LATBbits 0 1 _value ]
[e $U 1142  ]
[; ;picuno.c: 1423: case 10: LATBbits.LATB2 = value; break;
"1423
[e :U 1154 ]
[e = . . _LATBbits 0 2 _value ]
[e $U 1142  ]
[; ;picuno.c: 1424: case 11: LATBbits.LATB3 = value; break;
"1424
[e :U 1155 ]
[e = . . _LATBbits 0 3 _value ]
[e $U 1142  ]
[; ;picuno.c: 1425: case 12: LATBbits.LATB4 = value; break;
"1425
[e :U 1156 ]
[e = . . _LATBbits 0 4 _value ]
[e $U 1142  ]
[; ;picuno.c: 1426: case 13: LATBbits.LATB5 = value; break;
"1426
[e :U 1157 ]
[e = . . _LATBbits 0 5 _value ]
[e $U 1142  ]
[; ;picuno.c: 1427: case 14: LATBbits.LATB6 = value; break;
"1427
[e :U 1158 ]
[e = . . _LATBbits 0 6 _value ]
[e $U 1142  ]
[; ;picuno.c: 1428: case 15: LATBbits.LATB7 = value; break;
"1428
[e :U 1159 ]
[e = . . _LATBbits 0 7 _value ]
[e $U 1142  ]
[; ;picuno.c: 1430: case 16: LATCbits.LATC0 = value; break;
"1430
[e :U 1160 ]
[e = . . _LATCbits 0 0 _value ]
[e $U 1142  ]
[; ;picuno.c: 1431: case 17: LATCbits.LATC1 = value; break;
"1431
[e :U 1161 ]
[e = . . _LATCbits 0 1 _value ]
[e $U 1142  ]
[; ;picuno.c: 1432: case 18: LATCbits.LATC2 = value; break;
"1432
[e :U 1162 ]
[e = . . _LATCbits 0 2 _value ]
[e $U 1142  ]
[; ;picuno.c: 1435: case 19: LATCbits.LATC3 = value; break;
"1435
[e :U 1163 ]
[e = . . _LATCbits 0 3 _value ]
[e $U 1142  ]
[; ;picuno.c: 1436: case 20: LATCbits.LATC4 = value; break;
"1436
[e :U 1164 ]
[e = . . _LATCbits 0 4 _value ]
[e $U 1142  ]
[; ;picuno.c: 1437: case 21: LATCbits.LATC5 = value; break;
"1437
[e :U 1165 ]
[e = . . _LATCbits 0 5 _value ]
[e $U 1142  ]
[; ;picuno.c: 1440: case 22: LATCbits.LATC6 = value; break;
"1440
[e :U 1166 ]
[e = . . _LATCbits 0 6 _value ]
[e $U 1142  ]
[; ;picuno.c: 1441: case 23: LATCbits.LATC7 = value; break;
"1441
[e :U 1167 ]
[e = . . _LATCbits 0 7 _value ]
[e $U 1142  ]
[; ;picuno.c: 1443: case 24: LATDbits.LATD0 = value; break;
"1443
[e :U 1168 ]
[e = . . _LATDbits 0 0 _value ]
[e $U 1142  ]
[; ;picuno.c: 1444: case 25: LATDbits.LATD1 = value; break;
"1444
[e :U 1169 ]
[e = . . _LATDbits 0 1 _value ]
[e $U 1142  ]
[; ;picuno.c: 1445: case 26: LATDbits.LATD2 = value; break;
"1445
[e :U 1170 ]
[e = . . _LATDbits 0 2 _value ]
[e $U 1142  ]
[; ;picuno.c: 1446: case 27: LATDbits.LATD3 = value; break;
"1446
[e :U 1171 ]
[e = . . _LATDbits 0 3 _value ]
[e $U 1142  ]
[; ;picuno.c: 1447: case 28: LATDbits.LATD4 = value; break;
"1447
[e :U 1172 ]
[e = . . _LATDbits 0 4 _value ]
[e $U 1142  ]
[; ;picuno.c: 1448: case 29: LATDbits.LATD5 = value; break;
"1448
[e :U 1173 ]
[e = . . _LATDbits 0 5 _value ]
[e $U 1142  ]
[; ;picuno.c: 1449: case 30: LATDbits.LATD6 = value; break;
"1449
[e :U 1174 ]
[e = . . _LATDbits 0 6 _value ]
[e $U 1142  ]
[; ;picuno.c: 1450: case 31: LATDbits.LATD7 = value; break;
"1450
[e :U 1175 ]
[e = . . _LATDbits 0 7 _value ]
[e $U 1142  ]
[; ;picuno.c: 1452: case 32: LATEbits.LATE0 = value; break;
"1452
[e :U 1176 ]
[e = . . _LATEbits 0 0 _value ]
[e $U 1142  ]
[; ;picuno.c: 1453: case 33: LATEbits.LATE1 = value; break;
"1453
[e :U 1177 ]
[e = . . _LATEbits 0 1 _value ]
[e $U 1142  ]
[; ;picuno.c: 1454: case 34: LATEbits.LATE2 = value; break;
"1454
[e :U 1178 ]
[e = . . _LATEbits 0 2 _value ]
[e $U 1142  ]
"1456
}
[; ;picuno.c: 1456: }
[e $U 1142  ]
"1403
[e :U 1143 ]
[e [\ _pin , $ -> -> 0 `i `uc 1144
 , $ -> -> 1 `i `uc 1145
 , $ -> -> 2 `i `uc 1146
 , $ -> -> 3 `i `uc 1147
 , $ -> -> 4 `i `uc 1148
 , $ -> -> 5 `i `uc 1149
 , $ -> -> 6 `i `uc 1150
 , $ -> -> 7 `i `uc 1151
 , $ -> -> 8 `i `uc 1152
 , $ -> -> 9 `i `uc 1153
 , $ -> -> 10 `i `uc 1154
 , $ -> -> 11 `i `uc 1155
 , $ -> -> 12 `i `uc 1156
 , $ -> -> 13 `i `uc 1157
 , $ -> -> 14 `i `uc 1158
 , $ -> -> 15 `i `uc 1159
 , $ -> -> 16 `i `uc 1160
 , $ -> -> 17 `i `uc 1161
 , $ -> -> 18 `i `uc 1162
 , $ -> -> 19 `i `uc 1163
 , $ -> -> 20 `i `uc 1164
 , $ -> -> 21 `i `uc 1165
 , $ -> -> 22 `i `uc 1166
 , $ -> -> 23 `i `uc 1167
 , $ -> -> 24 `i `uc 1168
 , $ -> -> 25 `i `uc 1169
 , $ -> -> 26 `i `uc 1170
 , $ -> -> 27 `i `uc 1171
 , $ -> -> 28 `i `uc 1172
 , $ -> -> 29 `i `uc 1173
 , $ -> -> 30 `i `uc 1174
 , $ -> -> 31 `i `uc 1175
 , $ -> -> 32 `i `uc 1176
 , $ -> -> 33 `i `uc 1177
 , $ -> -> 34 `i `uc 1178
 1142 ]
"1456
[e :U 1142 ]
[; ;picuno.c: 1457: }
"1457
[e :UE 1141 ]
}
"1462
[v _analogRead `(ui ~T0 @X0 1 ef1`uc ]
"1463
{
[; ;picuno.c: 1462: unsigned int analogRead(byte chn)
[; ;picuno.c: 1463: {
[e :U _analogRead ]
"1462
[v _chn `uc ~T0 @X0 1 r1 ]
"1463
[f ]
"1464
[v _adc `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1464: unsigned int adc;
[; ;picuno.c: 1466: if(chn>7) return 0;
"1466
[e $ ! > -> _chn `i -> 7 `i 1180  ]
[e ) -> -> 0 `i `ui ]
[e $UE 1179  ]
[e :U 1180 ]
[; ;picuno.c: 1467: ADCON0 = (chn << 2) | 0x01;
"1467
[e = _ADCON0 -> | << -> _chn `i -> 2 `i -> 1 `i `uc ]
[; ;picuno.c: 1468: __nop(); __nop(); __nop(); __nop();
"1468
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1469: __nop(); __nop(); __nop(); __nop();
"1469
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1470: __nop(); __nop(); __nop(); __nop();
"1470
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1471: __nop(); __nop(); __nop(); __nop();
"1471
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1472: ADCON0bits.GO = 1;
"1472
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1473: while(ADCON0bits.GO);
"1473
[e $U 1181  ]
[e :U 1182 ]
[e :U 1181 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 1182  ]
[e :U 1183 ]
[; ;picuno.c: 1474: adc = (ADRESH & 0b1111);
"1474
[e = _adc -> & -> _ADRESH `i -> 15 `i `ui ]
[; ;picuno.c: 1475: adc <<= 8;
"1475
[e =<< _adc -> 8 `i ]
[; ;picuno.c: 1476: adc |= ADRESL;
"1476
[e =| _adc -> _ADRESL `ui ]
[; ;picuno.c: 1477: return adc;
"1477
[e ) _adc ]
[e $UE 1179  ]
[; ;picuno.c: 1478: }
"1478
[e :UE 1179 ]
}
"1484
[v _eeprom_readw `(ui ~T0 @X0 1 ef1`uc ]
"1485
{
[; ;picuno.c: 1484: unsigned int eeprom_readw(unsigned char address)
[; ;picuno.c: 1485: {
[e :U _eeprom_readw ]
"1484
[v _address `uc ~T0 @X0 1 r1 ]
"1485
[f ]
"1486
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1486: unsigned int dd;
[; ;picuno.c: 1488: dd = Read_b_eep(address+1);
"1488
[e = _dd -> ( _Read_b_eep (1 -> + -> _address `i -> 1 `i `ui `ui ]
[; ;picuno.c: 1489: dd <<= 8;
"1489
[e =<< _dd -> 8 `i ]
[; ;picuno.c: 1490: dd |= Read_b_eep(address);
"1490
[e =| _dd -> ( _Read_b_eep (1 -> _address `ui `ui ]
[; ;picuno.c: 1491: return dd;
"1491
[e ) _dd ]
[e $UE 1184  ]
[; ;picuno.c: 1492: }
"1492
[e :UE 1184 ]
}
"1494
[v _eeprom_writew `(v ~T0 @X0 1 ef2`uc`ui ]
"1495
{
[; ;picuno.c: 1494: void eeprom_writew(unsigned char address, unsigned int data)
[; ;picuno.c: 1495: {
[e :U _eeprom_writew ]
"1494
[v _address `uc ~T0 @X0 1 r1 ]
[v _data `ui ~T0 @X0 1 r2 ]
"1495
[f ]
[; ;picuno.c: 1496: (Busy_eep(), Write_b_eep(address++,(unsigned char)(data)));
"1496
[e ; ( _Busy_eep ..  ( _Write_b_eep (2 , -> ++ _address -> -> 1 `i `uc `ui -> _data `uc ]
[; ;picuno.c: 1497: (Busy_eep(), Write_b_eep(address,(unsigned char)(data>>8)));
"1497
[e ; ( _Busy_eep ..  ( _Write_b_eep (2 , -> _address `ui -> >> _data -> 8 `i `uc ]
[; ;picuno.c: 1498: }
"1498
[e :UE 1185 ]
}
"1503
[v _keypad_mode `uc ~T0 @X0 1 e ]
[i _keypad_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 1503: byte keypad_mode = 0;
"1504
[v _keypad_col1 `uc ~T0 @X0 1 e ]
[v _keypad_col2 `uc ~T0 @X0 1 e ]
[v _keypad_col3 `uc ~T0 @X0 1 e ]
[v _keypad_col4 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1504: byte keypad_col1,keypad_col2,keypad_col3,keypad_col4;
"1505
[v _keypad_row1 `uc ~T0 @X0 1 e ]
[v _keypad_row2 `uc ~T0 @X0 1 e ]
[v _keypad_row3 `uc ~T0 @X0 1 e ]
[v _keypad_row4 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1505: byte keypad_row1,keypad_row2,keypad_row3,keypad_row4;
"1507
[v _keypad_begin34 `(v ~T0 @X0 1 ef7`uc`uc`uc`uc`uc`uc`uc ]
"1508
{
[; ;picuno.c: 1507: void keypad_begin34(byte col1, byte col2, byte col3, byte row1, byte row2, byte row3, byte row4)
[; ;picuno.c: 1508: {
[e :U _keypad_begin34 ]
"1507
[v _col1 `uc ~T0 @X0 1 r1 ]
[v _col2 `uc ~T0 @X0 1 r2 ]
[v _col3 `uc ~T0 @X0 1 r3 ]
[v _row1 `uc ~T0 @X0 1 r4 ]
[v _row2 `uc ~T0 @X0 1 r5 ]
[v _row3 `uc ~T0 @X0 1 r6 ]
[v _row4 `uc ~T0 @X0 1 r7 ]
"1508
[f ]
[; ;picuno.c: 1509: keypad_mode = 0;
"1509
[e = _keypad_mode -> -> 0 `i `uc ]
[; ;picuno.c: 1510: keypad_col1 = col1;
"1510
[e = _keypad_col1 _col1 ]
[; ;picuno.c: 1511: keypad_col2 = col2;
"1511
[e = _keypad_col2 _col2 ]
[; ;picuno.c: 1512: keypad_col3 = col3;
"1512
[e = _keypad_col3 _col3 ]
[; ;picuno.c: 1513: keypad_row1 = row1;
"1513
[e = _keypad_row1 _row1 ]
[; ;picuno.c: 1514: keypad_row2 = row2;
"1514
[e = _keypad_row2 _row2 ]
[; ;picuno.c: 1515: keypad_row3 = row3;
"1515
[e = _keypad_row3 _row3 ]
[; ;picuno.c: 1516: keypad_row4 = row4;
"1516
[e = _keypad_row4 _row4 ]
[; ;picuno.c: 1518: pinMode(keypad_col1,0x02);
"1518
[e ( _pinMode (2 , _keypad_col1 -> -> 2 `i `uc ]
[; ;picuno.c: 1519: pinMode(keypad_col2,0x02);
"1519
[e ( _pinMode (2 , _keypad_col2 -> -> 2 `i `uc ]
[; ;picuno.c: 1520: pinMode(keypad_col3,0x02);
"1520
[e ( _pinMode (2 , _keypad_col3 -> -> 2 `i `uc ]
[; ;picuno.c: 1522: pinMode(keypad_row1,0x00);
"1522
[e ( _pinMode (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1523: pinMode(keypad_row2,0x00);
"1523
[e ( _pinMode (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1524: pinMode(keypad_row3,0x00);
"1524
[e ( _pinMode (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1525: pinMode(keypad_row4,0x00);
"1525
[e ( _pinMode (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1527: digitalWrite(keypad_row1,0x01);
"1527
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1528: digitalWrite(keypad_row2,0x01);
"1528
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1529: digitalWrite(keypad_row3,0x01);
"1529
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1530: digitalWrite(keypad_row4,0x01);
"1530
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1531: }
"1531
[e :UE 1186 ]
}
"1533
[v _keypad_begin44 `(v ~T0 @X0 1 ef8`uc`uc`uc`uc`uc`uc`uc`uc ]
"1534
{
[; ;picuno.c: 1533: void keypad_begin44(byte col1, byte col2, byte col3, byte col4, byte row1, byte row2, byte row3, byte row4)
[; ;picuno.c: 1534: {
[e :U _keypad_begin44 ]
"1533
[v _col1 `uc ~T0 @X0 1 r1 ]
[v _col2 `uc ~T0 @X0 1 r2 ]
[v _col3 `uc ~T0 @X0 1 r3 ]
[v _col4 `uc ~T0 @X0 1 r4 ]
[v _row1 `uc ~T0 @X0 1 r5 ]
[v _row2 `uc ~T0 @X0 1 r6 ]
[v _row3 `uc ~T0 @X0 1 r7 ]
[v _row4 `uc ~T0 @X0 1 r8 ]
"1534
[f ]
[; ;picuno.c: 1535: keypad_mode = 1;
"1535
[e = _keypad_mode -> -> 1 `i `uc ]
[; ;picuno.c: 1536: keypad_col1 = col1;
"1536
[e = _keypad_col1 _col1 ]
[; ;picuno.c: 1537: keypad_col2 = col2;
"1537
[e = _keypad_col2 _col2 ]
[; ;picuno.c: 1538: keypad_col3 = col3;
"1538
[e = _keypad_col3 _col3 ]
[; ;picuno.c: 1539: keypad_col4 = col4;
"1539
[e = _keypad_col4 _col4 ]
[; ;picuno.c: 1540: keypad_row1 = row1;
"1540
[e = _keypad_row1 _row1 ]
[; ;picuno.c: 1541: keypad_row2 = row2;
"1541
[e = _keypad_row2 _row2 ]
[; ;picuno.c: 1542: keypad_row3 = row3;
"1542
[e = _keypad_row3 _row3 ]
[; ;picuno.c: 1543: keypad_row4 = row4;
"1543
[e = _keypad_row4 _row4 ]
[; ;picuno.c: 1545: pinMode(keypad_col1,0x02);
"1545
[e ( _pinMode (2 , _keypad_col1 -> -> 2 `i `uc ]
[; ;picuno.c: 1546: pinMode(keypad_col2,0x02);
"1546
[e ( _pinMode (2 , _keypad_col2 -> -> 2 `i `uc ]
[; ;picuno.c: 1547: pinMode(keypad_col3,0x02);
"1547
[e ( _pinMode (2 , _keypad_col3 -> -> 2 `i `uc ]
[; ;picuno.c: 1548: pinMode(keypad_col4,0x02);
"1548
[e ( _pinMode (2 , _keypad_col4 -> -> 2 `i `uc ]
[; ;picuno.c: 1550: pinMode(keypad_row1,0x00);
"1550
[e ( _pinMode (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1551: pinMode(keypad_row2,0x00);
"1551
[e ( _pinMode (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1552: pinMode(keypad_row3,0x00);
"1552
[e ( _pinMode (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1553: pinMode(keypad_row4,0x00);
"1553
[e ( _pinMode (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1555: digitalWrite(keypad_row1,0x01);
"1555
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1556: digitalWrite(keypad_row2,0x01);
"1556
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1557: digitalWrite(keypad_row3,0x01);
"1557
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1558: digitalWrite(keypad_row4,0x01);
"1558
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1559: }
"1559
[e :UE 1187 ]
}
"1562
[v _keypadRead `(uc ~T0 @X0 1 ef ]
"1563
{
[; ;picuno.c: 1562: byte keypadRead()
[; ;picuno.c: 1563: {
[e :U _keypadRead ]
[f ]
"1564
[v _kp `uc ~T0 @X0 1 a ]
"1565
[v F7476 `uc ~T0 @X0 1 s keyOld ]
[v F7477 `uc ~T0 @X0 1 s keyNew ]
[v F7478 `uc ~T0 @X0 1 s stateOld ]
[v F7479 `uc ~T0 @X0 1 s stateNew ]
[; ;picuno.c: 1564: byte kp;
[; ;picuno.c: 1565: static uint8_t keyOld,keyNew,stateOld,stateNew;
[; ;picuno.c: 1567: kp=0;
"1567
[e = _kp -> -> 0 `i `uc ]
[; ;picuno.c: 1569: digitalWrite(keypad_row1,0x00);
"1569
[e ( _digitalWrite (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1570: if(!digitalRead(keypad_col1)) kp='1';
"1570
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1189  ]
[e = _kp -> -> 49 `ui `uc ]
[e :U 1189 ]
[; ;picuno.c: 1571: if(!digitalRead(keypad_col2)) kp='2';
"1571
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1190  ]
[e = _kp -> -> 50 `ui `uc ]
[e :U 1190 ]
[; ;picuno.c: 1572: if(!digitalRead(keypad_col3)) kp='3';
"1572
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1191  ]
[e = _kp -> -> 51 `ui `uc ]
[e :U 1191 ]
[; ;picuno.c: 1573: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='A';
"1573
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1192  ]
[e = _kp -> -> 65 `ui `uc ]
[e :U 1192 ]
[; ;picuno.c: 1574: digitalWrite(keypad_row1,0x01);
"1574
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1576: digitalWrite(keypad_row2,0x00);
"1576
[e ( _digitalWrite (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1577: if(!digitalRead(keypad_col1)) kp='4';
"1577
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1193  ]
[e = _kp -> -> 52 `ui `uc ]
[e :U 1193 ]
[; ;picuno.c: 1578: if(!digitalRead(keypad_col2)) kp='5';
"1578
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1194  ]
[e = _kp -> -> 53 `ui `uc ]
[e :U 1194 ]
[; ;picuno.c: 1579: if(!digitalRead(keypad_col3)) kp='6';
"1579
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1195  ]
[e = _kp -> -> 54 `ui `uc ]
[e :U 1195 ]
[; ;picuno.c: 1580: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='B';
"1580
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1196  ]
[e = _kp -> -> 66 `ui `uc ]
[e :U 1196 ]
[; ;picuno.c: 1581: digitalWrite(keypad_row2,0x01);
"1581
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1583: digitalWrite(keypad_row3,0x00);
"1583
[e ( _digitalWrite (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1584: if(!digitalRead(keypad_col1)) kp='7';
"1584
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1197  ]
[e = _kp -> -> 55 `ui `uc ]
[e :U 1197 ]
[; ;picuno.c: 1585: if(!digitalRead(keypad_col2)) kp='8';
"1585
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1198  ]
[e = _kp -> -> 56 `ui `uc ]
[e :U 1198 ]
[; ;picuno.c: 1586: if(!digitalRead(keypad_col3)) kp='9';
"1586
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1199  ]
[e = _kp -> -> 57 `ui `uc ]
[e :U 1199 ]
[; ;picuno.c: 1587: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='C';
"1587
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1200  ]
[e = _kp -> -> 67 `ui `uc ]
[e :U 1200 ]
[; ;picuno.c: 1588: digitalWrite(keypad_row3,0x01);
"1588
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1590: digitalWrite(keypad_row4,0x00);
"1590
[e ( _digitalWrite (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1591: if(!digitalRead(keypad_col1)) kp='*';
"1591
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1201  ]
[e = _kp -> -> 42 `ui `uc ]
[e :U 1201 ]
[; ;picuno.c: 1592: if(!digitalRead(keypad_col2)) kp='0';
"1592
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1202  ]
[e = _kp -> -> 48 `ui `uc ]
[e :U 1202 ]
[; ;picuno.c: 1593: if(!digitalRead(keypad_col3)) kp='#';
"1593
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1203  ]
[e = _kp -> -> 35 `ui `uc ]
[e :U 1203 ]
[; ;picuno.c: 1594: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='D';
"1594
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1204  ]
[e = _kp -> -> 68 `ui `uc ]
[e :U 1204 ]
[; ;picuno.c: 1595: digitalWrite(keypad_row4,0x01);
"1595
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1597: if(!kp){kstate.s.idle= 1;kstate.s.press = 0; kstate.s.hold = 0;
"1597
[e $ ! ! != -> _kp `i -> -> -> 0 `i `uc `i 1205  ]
{
[e = . . _kstate 0 2 -> -> 1 `i `uc ]
[e = . . _kstate 0 1 -> -> 0 `i `uc ]
[e = . . _kstate 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 1598: kstate.s.stateChange = 0;
"1598
[e = . . _kstate 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 1599: keyOld = kp;}
"1599
[e = F7476 _kp ]
}
[e $U 1206  ]
"1600
[e :U 1205 ]
[; ;picuno.c: 1600: else {kstate.s.idle = 0; kstate.s.press = 1;}
{
[e = . . _kstate 0 2 -> -> 0 `i `uc ]
[e = . . _kstate 0 1 -> -> 1 `i `uc ]
}
[e :U 1206 ]
[; ;picuno.c: 1601: if(kstate.s.press && !kstate.s.hold){
"1601
[e $ ! && != -> . . _kstate 0 1 `i -> -> -> 0 `i `uc `i ! != -> . . _kstate 0 0 `i -> -> -> 0 `i `uc `i 1207  ]
{
[; ;picuno.c: 1602: keyNew = kp;
"1602
[e = F7477 _kp ]
[; ;picuno.c: 1603: if(keyOld != keyNew){
"1603
[e $ ! != -> F7476 `i -> F7477 `i 1208  ]
{
[; ;picuno.c: 1604: keyOld = keyNew;
"1604
[e = F7476 F7477 ]
[; ;picuno.c: 1605: kstate.s.hold = 1;
"1605
[e = . . _kstate 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 1606: return kp;
"1606
[e ) _kp ]
[e $UE 1188  ]
"1607
}
[e :U 1208 ]
"1608
}
[; ;picuno.c: 1607: }
[; ;picuno.c: 1608: }
[e $U 1209  ]
"1609
[e :U 1207 ]
[; ;picuno.c: 1609: else
[; ;picuno.c: 1610: return 0;
"1610
[e ) -> -> 0 `i `uc ]
[e $UE 1188  ]
[e :U 1209 ]
[; ;picuno.c: 1617: }
"1617
[e :UE 1188 ]
}
"1633
[v _lcd_mode `uc ~T0 @X0 1 e ]
[i _lcd_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 1633: unsigned char lcd_mode = 0;
"1637
[v _lcd_temp `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1637: byte lcd_temp;
"1638
[v _lcd_disp `uc ~T0 @X0 1 e ]
[i _lcd_disp
-> -> 12 `i `uc
]
[; ;picuno.c: 1638: byte lcd_disp = 0b00001100;
"1639
[v _lcd_rs `uc ~T0 @X0 1 e ]
[v _lcd_en `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1639: byte lcd_rs, lcd_en;
"1640
[v _lcd_d0 `uc ~T0 @X0 1 e ]
[v _lcd_d1 `uc ~T0 @X0 1 e ]
[v _lcd_d2 `uc ~T0 @X0 1 e ]
[v _lcd_d3 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1640: byte lcd_d0, lcd_d1, lcd_d2, lcd_d3;
"1641
[v _lcd_d4 `uc ~T0 @X0 1 e ]
[v _lcd_d5 `uc ~T0 @X0 1 e ]
[v _lcd_d6 `uc ~T0 @X0 1 e ]
[v _lcd_d7 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1641: byte lcd_d4, lcd_d5, lcd_d6, lcd_d7;
"1642
[v _lcd_cols `uc ~T0 @X0 1 e ]
[v _lcd_rows `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1642: byte lcd_cols, lcd_rows;
"1646
[v _lcdDelay `(v ~T0 @X0 1 ef1`ui ]
"1647
{
[; ;picuno.c: 1646: void lcdDelay(unsigned int ms)
[; ;picuno.c: 1647: {
[e :U _lcdDelay ]
"1646
[v _ms `ui ~T0 @X0 1 r1 ]
"1647
[f ]
"1648
[v _i `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1648: unsigned int i;
[; ;picuno.c: 1650: while(ms){
"1650
[e $U 1211  ]
[e :U 1212 ]
{
[; ;picuno.c: 1651: ms--;
"1651
[e -- _ms -> -> 1 `i `ui ]
[; ;picuno.c: 1652: i=((64*16)+(64/4));
"1652
[e = _i -> + * -> 64 `i -> 16 `i / -> 64 `i -> 4 `i `ui ]
[; ;picuno.c: 1653: while(i) i--;
"1653
[e $U 1214  ]
[e :U 1215 ]
[e -- _i -> -> 1 `i `ui ]
[e :U 1214 ]
[e $ != _i -> -> 0 `i `ui 1215  ]
[e :U 1216 ]
"1654
}
[e :U 1211 ]
"1650
[e $ != _ms -> -> 0 `i `ui 1212  ]
[e :U 1213 ]
[; ;picuno.c: 1654: }
[; ;picuno.c: 1655: }
"1655
[e :UE 1210 ]
}
"1658
[v _e_pulse `(v ~T0 @X0 1 ef1`uc ]
"1659
{
[; ;picuno.c: 1658: void e_pulse(byte k)
[; ;picuno.c: 1659: {
[e :U _e_pulse ]
"1658
[v _k `uc ~T0 @X0 1 r1 ]
"1659
[f ]
"1660
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1660: byte dd = k;
[e = _dd _k ]
[; ;picuno.c: 1661: dd |= 0b00000100;
"1661
[e =| _dd -> -> 4 `i `uc ]
[; ;picuno.c: 1662: i2c_out(0x3F,dd);
"1662
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1663: __nop(); __nop(); __nop(); __nop();
"1663
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1664: dd &= 0b11111011;
"1664
[e =& _dd -> -> 251 `i `uc ]
[; ;picuno.c: 1665: i2c_out(0x3F,dd);
"1665
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1666: __nop(); __nop(); __nop(); __nop();
"1666
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1667: }
"1667
[e :UE 1217 ]
}
"1670
[v _lcd_nibble `(v ~T0 @X0 1 ef1`uc ]
"1671
{
[; ;picuno.c: 1670: void lcd_nibble(byte nd)
[; ;picuno.c: 1671: {
[e :U _lcd_nibble ]
"1670
[v _nd `uc ~T0 @X0 1 r1 ]
"1671
[f ]
[; ;picuno.c: 1672: if(nd & 0x01) digitalWrite(lcd_d4,1); else digitalWrite(lcd_d4,0);
"1672
[e $ ! != & -> _nd `i -> 1 `i -> 0 `i 1219  ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 1 `i `uc ]
[e $U 1220  ]
[e :U 1219 ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 0 `i `uc ]
[e :U 1220 ]
[; ;picuno.c: 1673: if(nd & 0x02) digitalWrite(lcd_d5,1); else digitalWrite(lcd_d5,0);
"1673
[e $ ! != & -> _nd `i -> 2 `i -> 0 `i 1221  ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 1 `i `uc ]
[e $U 1222  ]
[e :U 1221 ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 0 `i `uc ]
[e :U 1222 ]
[; ;picuno.c: 1674: if(nd & 0x04) digitalWrite(lcd_d6,1); else digitalWrite(lcd_d6,0);
"1674
[e $ ! != & -> _nd `i -> 4 `i -> 0 `i 1223  ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 1 `i `uc ]
[e $U 1224  ]
[e :U 1223 ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 0 `i `uc ]
[e :U 1224 ]
[; ;picuno.c: 1675: if(nd & 0x08) digitalWrite(lcd_d7,1); else digitalWrite(lcd_d7,0);
"1675
[e $ ! != & -> _nd `i -> 8 `i -> 0 `i 1225  ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 1 `i `uc ]
[e $U 1226  ]
[e :U 1225 ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 0 `i `uc ]
[e :U 1226 ]
[; ;picuno.c: 1676: digitalWrite(lcd_en,1);
"1676
[e ( _digitalWrite (2 , _lcd_en -> -> 1 `i `uc ]
[; ;picuno.c: 1677: __nop(); __nop(); __nop(); __nop();
"1677
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1678: digitalWrite(lcd_en,0);
"1678
[e ( _digitalWrite (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1679: }
"1679
[e :UE 1218 ]
}
"1682
[v _lcd_putdata `(v ~T0 @X0 1 ef1`uc ]
"1683
{
[; ;picuno.c: 1682: void lcd_putdata(byte d)
[; ;picuno.c: 1683: {
[e :U _lcd_putdata ]
"1682
[v _d `uc ~T0 @X0 1 r1 ]
"1683
[f ]
"1684
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1684: byte dd;
[; ;picuno.c: 1688: if(lcd_mode==0)
"1688
[e $ ! == -> _lcd_mode `i -> 0 `i 1228  ]
[; ;picuno.c: 1689: {
"1689
{
[; ;picuno.c: 1690: lcd_nibble(d>>4);
"1690
[e ( _lcd_nibble (1 -> >> -> _d `i -> 4 `i `uc ]
[; ;picuno.c: 1691: lcd_nibble(d & 0x0F);
"1691
[e ( _lcd_nibble (1 -> & -> _d `i -> 15 `i `uc ]
"1692
}
[; ;picuno.c: 1692: }
[e $U 1229  ]
"1693
[e :U 1228 ]
[; ;picuno.c: 1693: else if(lcd_mode == 2)
[e $ ! == -> _lcd_mode `i -> 2 `i 1230  ]
[; ;picuno.c: 1694: {
"1694
{
[; ;picuno.c: 1695: dd = ((d&0xF0)& 0xfe)|0b00001000;
"1695
[e = _dd -> | & & -> _d `i -> 240 `i -> 254 `i -> 8 `i `uc ]
[; ;picuno.c: 1696: i2c_out(0x3F,dd);
"1696
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1697: e_pulse(dd);
"1697
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1698: dd = (((d<<4)&0xf0)& 0xfe)|0b00001000;
"1698
[e = _dd -> | & & << -> _d `i -> 4 `i -> 240 `i -> 254 `i -> 8 `i `uc ]
[; ;picuno.c: 1699: i2c_out(0x3F,dd);
"1699
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1700: e_pulse(dd);
"1700
[e ( _e_pulse (1 _dd ]
"1701
}
[; ;picuno.c: 1701: }
[e $U 1231  ]
"1702
[e :U 1230 ]
[; ;picuno.c: 1702: else
[; ;picuno.c: 1703: {
"1703
{
[; ;picuno.c: 1707: if(d & 0x01) digitalWrite(lcd_d0,1); else digitalWrite(lcd_d0,0);
"1707
[e $ ! != & -> _d `i -> 1 `i -> 0 `i 1232  ]
[e ( _digitalWrite (2 , _lcd_d0 -> -> 1 `i `uc ]
[e $U 1233  ]
[e :U 1232 ]
[e ( _digitalWrite (2 , _lcd_d0 -> -> 0 `i `uc ]
[e :U 1233 ]
[; ;picuno.c: 1708: if(d & 0x02) digitalWrite(lcd_d1,1); else digitalWrite(lcd_d1,0);
"1708
[e $ ! != & -> _d `i -> 2 `i -> 0 `i 1234  ]
[e ( _digitalWrite (2 , _lcd_d1 -> -> 1 `i `uc ]
[e $U 1235  ]
[e :U 1234 ]
[e ( _digitalWrite (2 , _lcd_d1 -> -> 0 `i `uc ]
[e :U 1235 ]
[; ;picuno.c: 1709: if(d & 0x04) digitalWrite(lcd_d2,1); else digitalWrite(lcd_d2,0);
"1709
[e $ ! != & -> _d `i -> 4 `i -> 0 `i 1236  ]
[e ( _digitalWrite (2 , _lcd_d2 -> -> 1 `i `uc ]
[e $U 1237  ]
[e :U 1236 ]
[e ( _digitalWrite (2 , _lcd_d2 -> -> 0 `i `uc ]
[e :U 1237 ]
[; ;picuno.c: 1710: if(d & 0x08) digitalWrite(lcd_d3,1); else digitalWrite(lcd_d3,0);
"1710
[e $ ! != & -> _d `i -> 8 `i -> 0 `i 1238  ]
[e ( _digitalWrite (2 , _lcd_d3 -> -> 1 `i `uc ]
[e $U 1239  ]
[e :U 1238 ]
[e ( _digitalWrite (2 , _lcd_d3 -> -> 0 `i `uc ]
[e :U 1239 ]
[; ;picuno.c: 1711: if(d & 0x10) digitalWrite(lcd_d4,1); else digitalWrite(lcd_d4,0);
"1711
[e $ ! != & -> _d `i -> 16 `i -> 0 `i 1240  ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 1 `i `uc ]
[e $U 1241  ]
[e :U 1240 ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 0 `i `uc ]
[e :U 1241 ]
[; ;picuno.c: 1712: if(d & 0x20) digitalWrite(lcd_d5,1); else digitalWrite(lcd_d5,0);
"1712
[e $ ! != & -> _d `i -> 32 `i -> 0 `i 1242  ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 1 `i `uc ]
[e $U 1243  ]
[e :U 1242 ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 0 `i `uc ]
[e :U 1243 ]
[; ;picuno.c: 1713: if(d & 0x40) digitalWrite(lcd_d6,1); else digitalWrite(lcd_d6,0);
"1713
[e $ ! != & -> _d `i -> 64 `i -> 0 `i 1244  ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 1 `i `uc ]
[e $U 1245  ]
[e :U 1244 ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 0 `i `uc ]
[e :U 1245 ]
[; ;picuno.c: 1714: if(d & 0x80) digitalWrite(lcd_d7,1); else digitalWrite(lcd_d7,0);
"1714
[e $ ! != & -> _d `i -> 128 `i -> 0 `i 1246  ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 1 `i `uc ]
[e $U 1247  ]
[e :U 1246 ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 0 `i `uc ]
[e :U 1247 ]
[; ;picuno.c: 1716: digitalWrite(lcd_en,1);
"1716
[e ( _digitalWrite (2 , _lcd_en -> -> 1 `i `uc ]
[; ;picuno.c: 1717: __nop(); __nop(); __nop(); __nop();
"1717
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1718: digitalWrite(lcd_en,0);
"1718
[e ( _digitalWrite (2 , _lcd_en -> -> 0 `i `uc ]
"1719
}
[e :U 1231 ]
[e :U 1229 ]
[; ;picuno.c: 1719: }
[; ;picuno.c: 1723: }
"1723
[e :UE 1227 ]
}
"1725
[v _lcd_clear `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1725: void lcd_clear(void){lcd_putdata(0x01); lcdDelay(2);}
[e :U _lcd_clear ]
[f ]
[e ( _lcd_putdata (1 -> -> 1 `i `uc ]
[e ( _lcdDelay (1 -> -> 2 `i `ui ]
[e :UE 1248 ]
}
"1726
[v _lcd_home `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1726: void lcd_home(void){lcd_putdata(0x02); lcdDelay(1);}
[e :U _lcd_home ]
[f ]
[e ( _lcd_putdata (1 -> -> 2 `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1249 ]
}
"1727
[v _lcd_setCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;picuno.c: 1727: void lcd_setCursor(byte col, byte row){lcd_putdata(row*0x40+col+0x80); lcdDelay(1);}
[e :U _lcd_setCursor ]
[v _col `uc ~T0 @X0 1 r1 ]
[v _row `uc ~T0 @X0 1 r2 ]
[f ]
[e ( _lcd_putdata (1 -> + + * -> _row `i -> 64 `i -> _col `i -> 128 `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1250 ]
}
"1728
[v _lcd_cursor `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1728: void lcd_cursor(void){lcd_disp |= 0b00000010; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_cursor ]
[f ]
[e =| _lcd_disp -> -> 2 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1251 ]
}
"1729
[v _lcd_noCursor `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1729: void lcd_noCursor(void){lcd_disp &= 0b11111101; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noCursor ]
[f ]
[e =& _lcd_disp -> -> 253 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1252 ]
}
"1730
[v _lcd_blink `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1730: void lcd_blink(void){lcd_disp |= 0b00000001; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_blink ]
[f ]
[e =| _lcd_disp -> -> 1 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1253 ]
}
"1731
[v _lcd_noBlink `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1731: void lcd_noBlink(void){lcd_disp &= 0b11111110; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noBlink ]
[f ]
[e =& _lcd_disp -> -> 254 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1254 ]
}
"1732
[v _lcd_display `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1732: void lcd_display(void){lcd_disp |= 0b00000100; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_display ]
[f ]
[e =| _lcd_disp -> -> 4 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1255 ]
}
"1733
[v _lcd_noDisplay `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1733: void lcd_noDisplay(void){lcd_disp &= 0b11111011; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noDisplay ]
[f ]
[e =& _lcd_disp -> -> 251 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1256 ]
}
"1734
[v _lcd_line1 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;picuno.c: 1734: void lcd_line1(byte CurX){lcd_putdata(0x80+CurX); lcdDelay(1);}
[e :U _lcd_line1 ]
[v _CurX `uc ~T0 @X0 1 r1 ]
[f ]
[e ( _lcd_putdata (1 -> + -> 128 `i -> _CurX `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1257 ]
}
"1735
[v _lcd_line2 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;picuno.c: 1735: void lcd_line2(byte CurX){lcd_putdata(0xC0+CurX); lcdDelay(1);}
[e :U _lcd_line2 ]
[v _CurX `uc ~T0 @X0 1 r1 ]
[f ]
[e ( _lcd_putdata (1 -> + -> 192 `i -> _CurX `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1258 ]
}
"1738
[v _lcd_putc `(v ~T0 @X0 1 ef1`uc ]
"1739
{
[; ;picuno.c: 1738: void lcd_putc(byte d)
[; ;picuno.c: 1739: {
[e :U _lcd_putc ]
"1738
[v _d `uc ~T0 @X0 1 r1 ]
"1739
[f ]
"1740
[v _i `uc ~T0 @X0 1 a ]
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1740: byte i,dd;
[; ;picuno.c: 1741: if(lcd_mode == 2)
"1741
[e $ ! == -> _lcd_mode `i -> 2 `i 1260  ]
[; ;picuno.c: 1742: {
"1742
{
[; ;picuno.c: 1743: dd = (d&0xF0)|0x09;
"1743
[e = _dd -> | & -> _d `i -> 240 `i -> 9 `i `uc ]
[; ;picuno.c: 1744: i2c_out(0x3F,dd);
"1744
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1745: e_pulse(dd);
"1745
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1746: dd = ((d<<4)&0xf0) | 0x09;
"1746
[e = _dd -> | & << -> _d `i -> 4 `i -> 240 `i -> 9 `i `uc ]
[; ;picuno.c: 1747: i2c_out(0x3F,dd);
"1747
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
[; ;picuno.c: 1748: e_pulse(dd);
"1748
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1749: dd &= 0b11111110;
"1749
[e =& _dd -> -> 254 `i `uc ]
[; ;picuno.c: 1750: i2c_out(0x3F,dd);
"1750
[e ( _i2c_out (2 , -> -> 63 `i `uc _dd ]
"1751
}
[; ;picuno.c: 1751: }
[e $U 1261  ]
"1752
[e :U 1260 ]
[; ;picuno.c: 1752: else{
{
[; ;picuno.c: 1754: digitalWrite(lcd_rs,1);
"1754
[e ( _digitalWrite (2 , _lcd_rs -> -> 1 `i `uc ]
[; ;picuno.c: 1755: lcd_putdata(d);
"1755
[e ( _lcd_putdata (1 _d ]
[; ;picuno.c: 1756: digitalWrite(lcd_rs,0);
"1756
[e ( _digitalWrite (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1759: i=140; while(i) i--;
"1759
[e = _i -> -> 140 `i `uc ]
[e $U 1262  ]
[e :U 1263 ]
[e -- _i -> -> 1 `i `uc ]
[e :U 1262 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1263  ]
[e :U 1264 ]
"1760
}
[e :U 1261 ]
[; ;picuno.c: 1760: }
[; ;picuno.c: 1761: }
"1761
[e :UE 1259 ]
}
"1764
[v _lcd_putb `(v ~T0 @X0 1 ef1`uc ]
"1765
{
[; ;picuno.c: 1764: void lcd_putb(byte d)
[; ;picuno.c: 1765: {
[e :U _lcd_putb ]
"1764
[v _d `uc ~T0 @X0 1 r1 ]
"1765
[f ]
"1766
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1766: byte i;
[; ;picuno.c: 1768: for(i=0;i<8;i++){
"1768
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 8 `i 1266  ]
[e $U 1267  ]
[e :U 1266 ]
{
[; ;picuno.c: 1769: if(d & 0x80)
"1769
[e $ ! != & -> _d `i -> 128 `i -> 0 `i 1269  ]
[; ;picuno.c: 1770: lcd_putc('1');
"1770
[e ( _lcd_putc (1 -> -> 49 `ui `uc ]
[e $U 1270  ]
"1771
[e :U 1269 ]
[; ;picuno.c: 1771: else
[; ;picuno.c: 1772: lcd_putc('0');
"1772
[e ( _lcd_putc (1 -> -> 48 `ui `uc ]
[e :U 1270 ]
[; ;picuno.c: 1773: d <<= 1;
"1773
[e =<< _d -> 1 `i ]
"1774
}
"1768
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 8 `i 1266  ]
[e :U 1267 ]
"1774
}
[; ;picuno.c: 1774: }
[; ;picuno.c: 1775: }
"1775
[e :UE 1265 ]
}
"1778
[v _lcd_puth `(v ~T0 @X0 1 ef1`uc ]
"1779
{
[; ;picuno.c: 1778: void lcd_puth(byte d)
[; ;picuno.c: 1779: {
[e :U _lcd_puth ]
"1778
[v _d `uc ~T0 @X0 1 r1 ]
"1779
[f ]
"1780
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1780: byte h;
[; ;picuno.c: 1782: h = (d>>4)+'0';
"1782
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 1783: if(h>'9') h+=7;
"1783
[e $ ! > -> _h `ui -> 57 `ui 1272  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1272 ]
[; ;picuno.c: 1784: lcd_putc(h);
"1784
[e ( _lcd_putc (1 _h ]
[; ;picuno.c: 1785: h = (d & 0x0F)+'0';
"1785
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 1786: if(h>'9') h+=7;
"1786
[e $ ! > -> _h `ui -> 57 `ui 1273  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1273 ]
[; ;picuno.c: 1787: lcd_putc(h);
"1787
[e ( _lcd_putc (1 _h ]
[; ;picuno.c: 1788: }
"1788
[e :UE 1271 ]
}
"1791
[v _lcd_puti `(v ~T0 @X0 1 ef1`ui ]
"1792
{
[; ;picuno.c: 1791: void lcd_puti(unsigned int Val)
[; ;picuno.c: 1792: {
[e :U _lcd_puti ]
"1791
[v _Val `ui ~T0 @X0 1 r1 ]
"1792
[f ]
"1793
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1793: byte Ch[5],i=0,d;
[e = _i -> -> 0 `i `uc ]
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1795: do{
"1795
[e :U 1277 ]
{
[; ;picuno.c: 1798: d=(Val % 10);
"1798
[e = _d -> % _Val -> -> 10 `i `ui `uc ]
[; ;picuno.c: 1799: d+=0x30;
"1799
[e =+ _d -> -> 48 `i `uc ]
[; ;picuno.c: 1800: Ch[i++]=d;
"1800
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux _d ]
[; ;picuno.c: 1801: Val=Val / 10;
"1801
[e = _Val / _Val -> -> 10 `i `ui ]
"1802
}
[; ;picuno.c: 1802: }while(Val);
[e $ != _Val -> -> 0 `i `ui 1277  ]
[e :U 1276 ]
[; ;picuno.c: 1803: while(i){
"1803
[e $U 1278  ]
[e :U 1279 ]
{
[; ;picuno.c: 1804: i--;
"1804
[e -- _i -> -> 1 `i `uc ]
[; ;picuno.c: 1805: lcd_putc(Ch[i]);
"1805
[e ( _lcd_putc (1 *U + &U _Ch * -> _i `ux -> -> # *U &U _Ch `ui `ux ]
"1806
}
[e :U 1278 ]
"1803
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1279  ]
[e :U 1280 ]
[; ;picuno.c: 1806: }
[; ;picuno.c: 1807: }
"1807
[e :UE 1274 ]
}
"1812
[v _lcd_print `(v ~T0 @X0 1 ef1`*Cuc ]
"1813
{
[; ;picuno.c: 1812: void lcd_print(const char *str)
[; ;picuno.c: 1813: {
[e :U _lcd_print ]
"1812
[v _str `*Cuc ~T0 @X0 1 r1 ]
"1813
[f ]
[; ;picuno.c: 1814: while(*str){
"1814
[e $U 1282  ]
[e :U 1283 ]
{
[; ;picuno.c: 1815: lcd_putc(*str);
"1815
[e ( _lcd_putc (1 *U _str ]
[; ;picuno.c: 1816: str++;
"1816
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"1817
}
[e :U 1282 ]
"1814
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1283  ]
[e :U 1284 ]
[; ;picuno.c: 1817: }
[; ;picuno.c: 1818: }
"1818
[e :UE 1281 ]
}
"1819
[v _lcd_write `(v ~T0 @X0 1 ef1`*uc ]
"1820
{
[; ;picuno.c: 1819: void lcd_write(char *str)
[; ;picuno.c: 1820: {
[e :U _lcd_write ]
"1819
[v _str `*uc ~T0 @X0 1 r1 ]
"1820
[f ]
[; ;picuno.c: 1821: while(*str){
"1821
[e $U 1286  ]
[e :U 1287 ]
{
[; ;picuno.c: 1822: lcd_putc(*str);
"1822
[e ( _lcd_putc (1 *U _str ]
[; ;picuno.c: 1823: str++;
"1823
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"1824
}
[e :U 1286 ]
"1821
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1287  ]
[e :U 1288 ]
[; ;picuno.c: 1824: }
[; ;picuno.c: 1825: }
"1825
[e :UE 1285 ]
}
"1827
[v _lcd_init4 `(v ~T0 @X0 1 ef6`uc`uc`uc`uc`uc`uc ]
"1828
{
[; ;picuno.c: 1827: void lcd_init4(byte rs, byte en, byte d4, byte d5, byte d6, byte d7)
[; ;picuno.c: 1828: {
[e :U _lcd_init4 ]
"1827
[v _rs `uc ~T0 @X0 1 r1 ]
[v _en `uc ~T0 @X0 1 r2 ]
[v _d4 `uc ~T0 @X0 1 r3 ]
[v _d5 `uc ~T0 @X0 1 r4 ]
[v _d6 `uc ~T0 @X0 1 r5 ]
[v _d7 `uc ~T0 @X0 1 r6 ]
"1828
[f ]
[; ;picuno.c: 1829: lcd_mode = 0;
"1829
[e = _lcd_mode -> -> 0 `i `uc ]
[; ;picuno.c: 1830: lcd_rs = rs; lcd_en = en;
"1830
[e = _lcd_rs _rs ]
[e = _lcd_en _en ]
[; ;picuno.c: 1831: lcd_d4 = d4; lcd_d5 = d5; lcd_d6 = d6; lcd_d7 = d7;
"1831
[e = _lcd_d4 _d4 ]
[e = _lcd_d5 _d5 ]
[e = _lcd_d6 _d6 ]
[e = _lcd_d7 _d7 ]
[; ;picuno.c: 1832: pinMode(lcd_rs,0x00);
"1832
[e ( _pinMode (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1833: pinMode(lcd_en,0x00);
"1833
[e ( _pinMode (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1834: pinMode(lcd_d4,0x00);
"1834
[e ( _pinMode (2 , _lcd_d4 -> -> 0 `i `uc ]
[; ;picuno.c: 1835: pinMode(lcd_d5,0x00);
"1835
[e ( _pinMode (2 , _lcd_d5 -> -> 0 `i `uc ]
[; ;picuno.c: 1836: pinMode(lcd_d6,0x00);
"1836
[e ( _pinMode (2 , _lcd_d6 -> -> 0 `i `uc ]
[; ;picuno.c: 1837: pinMode(lcd_d7,0x00);
"1837
[e ( _pinMode (2 , _lcd_d7 -> -> 0 `i `uc ]
[; ;picuno.c: 1838: }
"1838
[e :UE 1289 ]
}
"1839
[v _lcd_init8 `(v ~T0 @X0 1 ef10`uc`uc`uc`uc`uc`uc`uc`uc`uc`uc ]
"1840
{
[; ;picuno.c: 1839: void lcd_init8(byte rs, byte en, byte d0, byte d1, byte d2, byte d3, byte d4, byte d5, byte d6, byte d7)
[; ;picuno.c: 1840: {
[e :U _lcd_init8 ]
"1839
[v _rs `uc ~T0 @X0 1 r1 ]
[v _en `uc ~T0 @X0 1 r2 ]
[v _d0 `uc ~T0 @X0 1 r3 ]
[v _d1 `uc ~T0 @X0 1 r4 ]
[v _d2 `uc ~T0 @X0 1 r5 ]
[v _d3 `uc ~T0 @X0 1 r6 ]
[v _d4 `uc ~T0 @X0 1 r7 ]
[v _d5 `uc ~T0 @X0 1 r8 ]
[v _d6 `uc ~T0 @X0 1 r9 ]
[v _d7 `uc ~T0 @X0 1 r10 ]
"1840
[f ]
[; ;picuno.c: 1841: lcd_mode = 1;
"1841
[e = _lcd_mode -> -> 1 `i `uc ]
[; ;picuno.c: 1842: lcd_rs = rs; lcd_en = en;
"1842
[e = _lcd_rs _rs ]
[e = _lcd_en _en ]
[; ;picuno.c: 1843: lcd_d0 = d0; lcd_d1 = d1; lcd_d2 = d2; lcd_d3 = d3;
"1843
[e = _lcd_d0 _d0 ]
[e = _lcd_d1 _d1 ]
[e = _lcd_d2 _d2 ]
[e = _lcd_d3 _d3 ]
[; ;picuno.c: 1844: lcd_d4 = d4; lcd_d5 = d5; lcd_d6 = d6; lcd_d7 = d7;
"1844
[e = _lcd_d4 _d4 ]
[e = _lcd_d5 _d5 ]
[e = _lcd_d6 _d6 ]
[e = _lcd_d7 _d7 ]
[; ;picuno.c: 1845: pinMode(lcd_rs,0x00);
"1845
[e ( _pinMode (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1846: pinMode(lcd_en,0x00);
"1846
[e ( _pinMode (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1847: pinMode(lcd_d0,0x00);
"1847
[e ( _pinMode (2 , _lcd_d0 -> -> 0 `i `uc ]
[; ;picuno.c: 1848: pinMode(lcd_d1,0x00);
"1848
[e ( _pinMode (2 , _lcd_d1 -> -> 0 `i `uc ]
[; ;picuno.c: 1849: pinMode(lcd_d2,0x00);
"1849
[e ( _pinMode (2 , _lcd_d2 -> -> 0 `i `uc ]
[; ;picuno.c: 1850: pinMode(lcd_d3,0x00);
"1850
[e ( _pinMode (2 , _lcd_d3 -> -> 0 `i `uc ]
[; ;picuno.c: 1851: pinMode(lcd_d4,0x00);
"1851
[e ( _pinMode (2 , _lcd_d4 -> -> 0 `i `uc ]
[; ;picuno.c: 1852: pinMode(lcd_d5,0x00);
"1852
[e ( _pinMode (2 , _lcd_d5 -> -> 0 `i `uc ]
[; ;picuno.c: 1853: pinMode(lcd_d6,0x00);
"1853
[e ( _pinMode (2 , _lcd_d6 -> -> 0 `i `uc ]
[; ;picuno.c: 1854: pinMode(lcd_d7,0x00);
"1854
[e ( _pinMode (2 , _lcd_d7 -> -> 0 `i `uc ]
[; ;picuno.c: 1855: }
"1855
[e :UE 1290 ]
}
"1857
[v _lcd_i2c `(v ~T0 @X0 1 ef ]
"1858
{
[; ;picuno.c: 1857: void lcd_i2c(void)
[; ;picuno.c: 1858: {
[e :U _lcd_i2c ]
[f ]
[; ;picuno.c: 1859: lcd_mode = 2;
"1859
[e = _lcd_mode -> -> 2 `i `uc ]
[; ;picuno.c: 1860: i2c_init(100000);
"1860
[e ( _i2c_init (1 -> -> 100000 `l `ul ]
[; ;picuno.c: 1861: }
"1861
[e :UE 1291 ]
}
"1863
[v _lcd_begin `(v ~T0 @X0 1 ef2`uc`uc ]
"1864
{
[; ;picuno.c: 1863: void lcd_begin(byte cols, byte rows)
[; ;picuno.c: 1864: {
[e :U _lcd_begin ]
"1863
[v _cols `uc ~T0 @X0 1 r1 ]
[v _rows `uc ~T0 @X0 1 r2 ]
"1864
[f ]
"1865
[v _i `uc ~T0 @X0 1 a ]
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1865: byte i,d;
[; ;picuno.c: 1866: lcd_cols = cols; lcd_rows = rows;
"1866
[e = _lcd_cols _cols ]
[e = _lcd_rows _rows ]
[; ;picuno.c: 1871: if(lcd_mode==0)
"1871
[e $ ! == -> _lcd_mode `i -> 0 `i 1293  ]
[; ;picuno.c: 1872: {
"1872
{
[; ;picuno.c: 1873: lcd_nibble(0x03);
"1873
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1874: lcdDelay(7);
"1874
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 1875: lcd_nibble(0x03);
"1875
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1876: lcdDelay(1);
"1876
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1877: lcd_nibble(0x03);
"1877
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1878: lcdDelay(1);
"1878
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1879: lcd_nibble(0x02);
"1879
[e ( _lcd_nibble (1 -> -> 2 `i `uc ]
[; ;picuno.c: 1880: lcdDelay(1);
"1880
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1881: lcd_putdata(0x28);
"1881
[e ( _lcd_putdata (1 -> -> 40 `i `uc ]
[; ;picuno.c: 1882: lcdDelay(1);
"1882
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"1883
}
[; ;picuno.c: 1883: }
[e $U 1294  ]
"1884
[e :U 1293 ]
[; ;picuno.c: 1884: else if(lcd_mode == 2)
[e $ ! == -> _lcd_mode `i -> 2 `i 1295  ]
[; ;picuno.c: 1885: {
"1885
{
[; ;picuno.c: 1887: d = 0b00111000;
"1887
[e = _d -> -> 56 `i `uc ]
[; ;picuno.c: 1888: i2c_out(0x3F,d);
"1888
[e ( _i2c_out (2 , -> -> 63 `i `uc _d ]
[; ;picuno.c: 1889: e_pulse(d);
"1889
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 1890: delay(5);
"1890
[e ( _delay (1 -> -> 5 `i `ui ]
[; ;picuno.c: 1891: e_pulse(d);
"1891
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 1892: delay(1);
"1892
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1893: e_pulse(d);
"1893
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 1894: delay(1);
"1894
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1896: d = 0b00101000;
"1896
[e = _d -> -> 40 `i `uc ]
[; ;picuno.c: 1897: i2c_out(0x3F,d);
"1897
[e ( _i2c_out (2 , -> -> 63 `i `uc _d ]
[; ;picuno.c: 1898: e_pulse(d);
"1898
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 1899: delay(1);
"1899
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1901: lcd_putdata(0x28);
"1901
[e ( _lcd_putdata (1 -> -> 40 `i `uc ]
[; ;picuno.c: 1902: lcdDelay(1);
"1902
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"1903
}
[; ;picuno.c: 1903: }
[e $U 1296  ]
"1904
[e :U 1295 ]
[; ;picuno.c: 1904: else{
{
[; ;picuno.c: 1905: lcd_putdata(0x30);
"1905
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 1906: lcdDelay(7);
"1906
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 1907: lcd_putdata(0x30);
"1907
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 1908: lcdDelay(1);
"1908
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1909: lcd_putdata(0x30);
"1909
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 1910: lcdDelay(1);
"1910
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1911: lcd_putdata(0x38);
"1911
[e ( _lcd_putdata (1 -> -> 56 `i `uc ]
[; ;picuno.c: 1912: lcdDelay(1);
"1912
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"1913
}
[e :U 1296 ]
[e :U 1294 ]
[; ;picuno.c: 1913: }
[; ;picuno.c: 1916: lcd_putdata(0x08);
"1916
[e ( _lcd_putdata (1 -> -> 8 `i `uc ]
[; ;picuno.c: 1917: lcdDelay(1);
"1917
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1918: lcd_putdata(0x01);
"1918
[e ( _lcd_putdata (1 -> -> 1 `i `uc ]
[; ;picuno.c: 1919: lcdDelay(7);
"1919
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 1920: lcd_putdata(0x06);
"1920
[e ( _lcd_putdata (1 -> -> 6 `i `uc ]
[; ;picuno.c: 1921: lcdDelay(1);
"1921
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1922: lcd_putdata(lcd_disp);
"1922
[e ( _lcd_putdata (1 _lcd_disp ]
[; ;picuno.c: 1923: lcdDelay(1);
"1923
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1928: lcd_temp = 0;
"1928
[e = _lcd_temp -> -> 0 `i `uc ]
[; ;picuno.c: 1932: }
"1932
[e :UE 1292 ]
}
"1939
[v _uart_brg_set `(v ~T0 @X0 1 ef2`uc`ul ]
"1940
{
[; ;picuno.c: 1939: void uart_brg_set(byte com, unsigned long speed)
[; ;picuno.c: 1940: {
[e :U _uart_brg_set ]
"1939
[v _com `uc ~T0 @X0 1 r1 ]
[v _speed `ul ~T0 @X0 1 r2 ]
"1940
[f ]
"1941
[v _brgl `uc ~T0 @X0 1 a ]
[v _brgh `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1941: byte brgl,brgh;
[; ;picuno.c: 1943: speed = speed / 10;
"1943
[e = _speed / _speed -> -> -> 10 `i `l `ul ]
[; ;picuno.c: 1944: speed = 64000000UL / speed;
"1944
[e = _speed / -> 64000000 `ul _speed ]
[; ;picuno.c: 1945: speed = speed / 4;
"1945
[e = _speed / _speed -> -> -> 4 `i `l `ul ]
[; ;picuno.c: 1946: speed = speed + 5;
"1946
[e = _speed + _speed -> -> -> 5 `i `l `ul ]
[; ;picuno.c: 1947: speed = speed / 10;
"1947
[e = _speed / _speed -> -> -> 10 `i `l `ul ]
[; ;picuno.c: 1948: speed--;
"1948
[e -- _speed -> -> -> 1 `i `l `ul ]
[; ;picuno.c: 1949: brgh = (unsigned char)(speed>>8);
"1949
[e = _brgh -> >> _speed -> 8 `i `uc ]
[; ;picuno.c: 1950: brgl = (unsigned char)(speed);
"1950
[e = _brgl -> _speed `uc ]
[; ;picuno.c: 1951: if(com==1)
"1951
[e $ ! == -> _com `i -> 1 `i 1298  ]
[; ;picuno.c: 1952: {
"1952
{
[; ;picuno.c: 1953: SPBRGH = brgh;
"1953
[e = _SPBRGH _brgh ]
[; ;picuno.c: 1954: SPBRG1 = brgl;
"1954
[e = _SPBRG1 _brgl ]
"1955
}
[; ;picuno.c: 1955: }
[e $U 1299  ]
"1956
[e :U 1298 ]
[; ;picuno.c: 1956: else
[; ;picuno.c: 1957: {
"1957
{
[; ;picuno.c: 1959: SPBRGH2 = brgh;
"1959
[e = _SPBRGH2 _brgh ]
[; ;picuno.c: 1960: SPBRG2 = brgl;
"1960
[e = _SPBRG2 _brgl ]
"1962
}
[e :U 1299 ]
[; ;picuno.c: 1962: }
[; ;picuno.c: 1963: }
"1963
[e :UE 1297 ]
}
"1968
[v _Serial_begin `(v ~T0 @X0 1 ef1`ul ]
"1969
{
[; ;picuno.c: 1968: void Serial_begin(unsigned long speed)
[; ;picuno.c: 1969: {
[e :U _Serial_begin ]
"1968
[v _speed `ul ~T0 @X0 1 r1 ]
"1969
[f ]
[; ;picuno.c: 1970: uart_brg_set(1,speed);
"1970
[e ( _uart_brg_set (2 , -> -> 1 `i `uc _speed ]
[; ;picuno.c: 1975: BAUDCON1bits.BRG16 = 1;
"1975
[e = . . _BAUDCON1bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 1977: TXSTA=0x24;
"1977
[e = _TXSTA -> -> 36 `i `uc ]
[; ;picuno.c: 1978: RCSTA=0x90;
"1978
[e = _RCSTA -> -> 144 `i `uc ]
[; ;picuno.c: 1979: RCIE = 1;
"1979
[e = _RCIE -> -> 1 `i `b ]
[; ;picuno.c: 1980: TXIE = 0;
"1980
[e = _TXIE -> -> 0 `i `b ]
[; ;picuno.c: 1981: TXIP = 1;
"1981
[e = _TXIP -> -> 1 `i `b ]
[; ;picuno.c: 1982: RCIP = 1;
"1982
[e = _RCIP -> -> 1 `i `b ]
[; ;picuno.c: 1983: }
"1983
[e :UE 1300 ]
}
"1985
[v _Serial_end `(v ~T0 @X0 1 ef ]
"1986
{
[; ;picuno.c: 1985: void Serial_end(void)
[; ;picuno.c: 1986: {
[e :U _Serial_end ]
[f ]
[; ;picuno.c: 1987: TXSTA=0x00;
"1987
[e = _TXSTA -> -> 0 `i `uc ]
[; ;picuno.c: 1988: RCSTA=0x00;
"1988
[e = _RCSTA -> -> 0 `i `uc ]
[; ;picuno.c: 1989: RCIE = 0;
"1989
[e = _RCIE -> -> 0 `i `b ]
[; ;picuno.c: 1990: }
"1990
[e :UE 1301 ]
}
"1992
[v _Serial_available `(uc ~T0 @X0 1 ef ]
"1993
{
[; ;picuno.c: 1992: byte Serial_available(void)
[; ;picuno.c: 1993: {
[e :U _Serial_available ]
[f ]
[; ;picuno.c: 1994: return uart1_rx_cnt;
"1994
[e ) _uart1_rx_cnt ]
[e $UE 1302  ]
[; ;picuno.c: 1995: }
"1995
[e :UE 1302 ]
}
"1997
[v _Serial_putc `(v ~T0 @X0 1 ef1`uc ]
"1998
{
[; ;picuno.c: 1997: void Serial_putc(byte d)
[; ;picuno.c: 1998: {
[e :U _Serial_putc ]
"1997
[v _d `uc ~T0 @X0 1 r1 ]
"1998
[f ]
"1999
[v _p `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1999: unsigned char p;
[; ;picuno.c: 2004: if(uart1_tx_cnt)
"2004
[e $ ! != -> _uart1_tx_cnt `i -> -> -> 0 `i `uc `i 1304  ]
[; ;picuno.c: 2005: {
"2005
{
[; ;picuno.c: 2006: while(uart1_tx_cnt == 32);
"2006
[e $U 1305  ]
[e :U 1306 ]
[e :U 1305 ]
[e $ == -> _uart1_tx_cnt `i -> 32 `i 1306  ]
[e :U 1307 ]
[; ;picuno.c: 2007: INTCONbits.GIEH = 0;
"2007
[e = . . _INTCONbits 2 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2008: p = (uart1_tx_cnt + uart1_tx_pos) % 32;
"2008
[e = _p -> % + -> _uart1_tx_cnt `i -> _uart1_tx_pos `i -> 32 `i `uc ]
[; ;picuno.c: 2009: uart1_txbuf[p] = d;
"2009
[e = *U + &U _uart1_txbuf * -> _p `ux -> -> # *U &U _uart1_txbuf `ui `ux _d ]
[; ;picuno.c: 2010: uart1_tx_cnt++;
"2010
[e ++ _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2011: INTCONbits.GIEH = 1;
"2011
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
"2012
}
[; ;picuno.c: 2012: }
[e $U 1308  ]
"2013
[e :U 1304 ]
[; ;picuno.c: 2013: else if(TXIF)
[e $ ! _TXIF 1309  ]
[; ;picuno.c: 2014: {
"2014
{
[; ;picuno.c: 2015: TXREG = d;
"2015
[e = _TXREG _d ]
"2016
}
[; ;picuno.c: 2016: }
[e $U 1310  ]
"2017
[e :U 1309 ]
[; ;picuno.c: 2017: else
[; ;picuno.c: 2018: {
"2018
{
[; ;picuno.c: 2019: uart1_tx_cnt = 1;
"2019
[e = _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2020: uart1_tx_pos = 0;
"2020
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2021: uart1_txbuf[0] = d;
"2021
[e = *U + &U _uart1_txbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_txbuf `ui `ux _d ]
[; ;picuno.c: 2022: TXIE = 1;
"2022
[e = _TXIE -> -> 1 `i `b ]
"2023
}
[e :U 1310 ]
[e :U 1308 ]
[; ;picuno.c: 2023: }
[; ;picuno.c: 2024: }
"2024
[e :UE 1303 ]
}
"2026
[v _Serial_crlf `(v ~T0 @X0 1 ef ]
"2027
{
[; ;picuno.c: 2026: void Serial_crlf(void)
[; ;picuno.c: 2027: {
[e :U _Serial_crlf ]
[f ]
[; ;picuno.c: 2028: Serial_putc(0x0D);
"2028
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2029: Serial_putc(0x0A);
"2029
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2030: }
"2030
[e :UE 1311 ]
}
"2032
[v _Serial_puth `(v ~T0 @X0 1 ef1`uc ]
"2033
{
[; ;picuno.c: 2032: void Serial_puth(byte d)
[; ;picuno.c: 2033: {
[e :U _Serial_puth ]
"2032
[v _d `uc ~T0 @X0 1 r1 ]
"2033
[f ]
"2034
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2034: byte h;
[; ;picuno.c: 2036: h = (d>>4)+'0';
"2036
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2037: if(h>'9') h+=7;
"2037
[e $ ! > -> _h `ui -> 57 `ui 1313  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1313 ]
[; ;picuno.c: 2038: Serial_putc(h);
"2038
[e ( _Serial_putc (1 _h ]
[; ;picuno.c: 2039: h = (d & 0x0F)+'0';
"2039
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2040: if(h>'9') h+=7;
"2040
[e $ ! > -> _h `ui -> 57 `ui 1314  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1314 ]
[; ;picuno.c: 2041: Serial_putc(h);
"2041
[e ( _Serial_putc (1 _h ]
[; ;picuno.c: 2042: }
"2042
[e :UE 1312 ]
}
"2044
[v _Serial_puti `(v ~T0 @X0 1 ef1`ui ]
"2045
{
[; ;picuno.c: 2044: void Serial_puti(unsigned int dd)
[; ;picuno.c: 2045: {
[e :U _Serial_puti ]
"2044
[v _dd `ui ~T0 @X0 1 r1 ]
"2045
[f ]
"2046
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2046: byte Ch[5],i=0;
[e = _i -> -> 0 `i `uc ]
[; ;picuno.c: 2048: do{
"2048
[e :U 1318 ]
{
[; ;picuno.c: 2049: Ch[i++]=(dd%10)+0x30;
"2049
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux -> + % _dd -> -> 10 `i `ui -> -> 48 `i `ui `uc ]
[; ;picuno.c: 2050: dd /= 10;
"2050
[e =/ _dd -> -> 10 `uc `ui ]
"2051
}
[; ;picuno.c: 2051: }while(dd);
[e $ != _dd -> -> 0 `i `ui 1318  ]
[e :U 1317 ]
[; ;picuno.c: 2052: while(i) Serial_putc(Ch[--i]);
"2052
[e $U 1319  ]
[e :U 1320 ]
[e ( _Serial_putc (1 *U + &U _Ch * -> =- _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux ]
[e :U 1319 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1320  ]
[e :U 1321 ]
[; ;picuno.c: 2053: }
"2053
[e :UE 1315 ]
}
"2055
[v _Serial_print `(v ~T0 @X0 1 ef1`*Cuc ]
"2056
{
[; ;picuno.c: 2055: void Serial_print(const char *str)
[; ;picuno.c: 2056: {
[e :U _Serial_print ]
"2055
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2056
[f ]
[; ;picuno.c: 2057: while(*str){
"2057
[e $U 1323  ]
[e :U 1324 ]
{
[; ;picuno.c: 2058: Serial_putc(*str);
"2058
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2059: str++;
"2059
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2060
}
[e :U 1323 ]
"2057
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1324  ]
[e :U 1325 ]
[; ;picuno.c: 2060: }
[; ;picuno.c: 2061: }
"2061
[e :UE 1322 ]
}
"2063
[v _Serial_println `(v ~T0 @X0 1 ef1`*Cuc ]
"2064
{
[; ;picuno.c: 2063: void Serial_println(const char *str)
[; ;picuno.c: 2064: {
[e :U _Serial_println ]
"2063
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2064
[f ]
[; ;picuno.c: 2065: while(*str){
"2065
[e $U 1327  ]
[e :U 1328 ]
{
[; ;picuno.c: 2066: Serial_putc(*str);
"2066
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2067: str++;
"2067
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2068
}
[e :U 1327 ]
"2065
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1328  ]
[e :U 1329 ]
[; ;picuno.c: 2068: }
[; ;picuno.c: 2069: Serial_putc(0x0D);
"2069
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2070: Serial_putc(0x0A);
"2070
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2071: }
"2071
[e :UE 1326 ]
}
"2073
[v _Serial_write `(v ~T0 @X0 1 ef1`*uc ]
"2074
{
[; ;picuno.c: 2073: void Serial_write(char *str)
[; ;picuno.c: 2074: {
[e :U _Serial_write ]
"2073
[v _str `*uc ~T0 @X0 1 r1 ]
"2074
[f ]
[; ;picuno.c: 2075: while(*str){
"2075
[e $U 1331  ]
[e :U 1332 ]
{
[; ;picuno.c: 2076: Serial_putc(*str);
"2076
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2077: str++;
"2077
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2078
}
[e :U 1331 ]
"2075
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1332  ]
[e :U 1333 ]
[; ;picuno.c: 2078: }
[; ;picuno.c: 2079: }
"2079
[e :UE 1330 ]
}
"2081
[v _Serial_writeln `(v ~T0 @X0 1 ef1`*uc ]
"2082
{
[; ;picuno.c: 2081: void Serial_writeln(char *str)
[; ;picuno.c: 2082: {
[e :U _Serial_writeln ]
"2081
[v _str `*uc ~T0 @X0 1 r1 ]
"2082
[f ]
[; ;picuno.c: 2083: while(*str){
"2083
[e $U 1335  ]
[e :U 1336 ]
{
[; ;picuno.c: 2084: Serial_putc(*str);
"2084
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2085: str++;
"2085
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2086
}
[e :U 1335 ]
"2083
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1336  ]
[e :U 1337 ]
[; ;picuno.c: 2086: }
[; ;picuno.c: 2087: Serial_putc(0x0D);
"2087
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2088: Serial_putc(0x0A);
"2088
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2089: }
"2089
[e :UE 1334 ]
}
"2091
[v _Serial_read `(uc ~T0 @X0 1 ef ]
"2092
{
[; ;picuno.c: 2091: byte Serial_read(void)
[; ;picuno.c: 2092: {
[e :U _Serial_read ]
[f ]
"2093
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2093: byte d=0;
[e = _d -> -> 0 `i `uc ]
[; ;picuno.c: 2095: if(uart1_rx_pos < uart1_rx_cnt)
"2095
[e $ ! < -> _uart1_rx_pos `i -> _uart1_rx_cnt `i 1339  ]
[; ;picuno.c: 2096: {
"2096
{
[; ;picuno.c: 2097: d = uart1_rxbuf[uart1_rx_pos++];
"2097
[e = _d *U + &U _uart1_rxbuf * -> ++ _uart1_rx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2098: if(uart1_rx_pos == uart1_rx_cnt)
"2098
[e $ ! == -> _uart1_rx_pos `i -> _uart1_rx_cnt `i 1340  ]
[; ;picuno.c: 2099: {
"2099
{
[; ;picuno.c: 2100: uart1_rx_pos = 0;
"2100
[e = _uart1_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2101: uart1_rx_cnt = 0;
"2101
[e = _uart1_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2102: uart1_rx_ready = 0;
"2102
[e = _uart1_rx_ready -> -> 0 `i `uc ]
"2103
}
[e :U 1340 ]
"2104
}
[e :U 1339 ]
[; ;picuno.c: 2103: }
[; ;picuno.c: 2104: }
[; ;picuno.c: 2105: return d;
"2105
[e ) _d ]
[e $UE 1338  ]
[; ;picuno.c: 2106: }
"2106
[e :UE 1338 ]
}
"2108
[v _Serial_ready `(uc ~T0 @X0 1 ef ]
"2109
{
[; ;picuno.c: 2108: byte Serial_ready(void)
[; ;picuno.c: 2109: {
[e :U _Serial_ready ]
[f ]
[; ;picuno.c: 2110: return uart1_rx_ready;
"2110
[e ) _uart1_rx_ready ]
[e $UE 1341  ]
[; ;picuno.c: 2111: }
"2111
[e :UE 1341 ]
}
"2113
[v _Serial_clear `(v ~T0 @X0 1 ef ]
"2114
{
[; ;picuno.c: 2113: void Serial_clear(void)
[; ;picuno.c: 2114: {
[e :U _Serial_clear ]
[f ]
[; ;picuno.c: 2115: uart1_cr_cnt = 0;
"2115
[e = _uart1_cr_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2116: uart1_lf_cnt = 0;
"2116
[e = _uart1_lf_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2117: uart1_rx_pos = 0;
"2117
[e = _uart1_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2118: uart1_rx_cnt = 0;
"2118
[e = _uart1_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2119: uart1_rx_ready = 0;
"2119
[e = _uart1_rx_ready -> -> 0 `i `uc ]
[; ;picuno.c: 2120: uart1_rxbuf[0] = 0;
"2120
[e = *U + &U _uart1_rxbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 2121: }
"2121
[e :UE 1342 ]
}
"2123
[v _Serial_readBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
"2124
{
[; ;picuno.c: 2123: void Serial_readBytes(byte *buffer, byte length)
[; ;picuno.c: 2124: {
[e :U _Serial_readBytes ]
"2123
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2124
[f ]
"2125
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2125: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2127: if(j > uart1_rx_cnt) j = uart1_rx_cnt;
"2127
[e $ ! > -> _j `i -> _uart1_rx_cnt `i 1344  ]
[e = _j _uart1_rx_cnt ]
[e :U 1344 ]
[; ;picuno.c: 2128: while(i<j)
"2128
[e $U 1345  ]
[e :U 1346 ]
[; ;picuno.c: 2129: {
"2129
{
[; ;picuno.c: 2130: *buffer = uart1_rxbuf[i++];
"2130
[e = *U _buffer *U + &U _uart1_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2131: buffer++;
"2131
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2132
}
[e :U 1345 ]
"2128
[e $ < -> _i `i -> _j `i 1346  ]
[e :U 1347 ]
[; ;picuno.c: 2132: }
[; ;picuno.c: 2133: }
"2133
[e :UE 1343 ]
}
"2135
[v _Serial_readString `(v ~T0 @X0 1 ef2`*uc`uc ]
"2136
{
[; ;picuno.c: 2135: void Serial_readString(byte *buffer, byte length)
[; ;picuno.c: 2136: {
[e :U _Serial_readString ]
"2135
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2136
[f ]
"2137
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2137: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2139: if(j > uart1_rx_cnt) j = uart1_rx_cnt;
"2139
[e $ ! > -> _j `i -> _uart1_rx_cnt `i 1349  ]
[e = _j _uart1_rx_cnt ]
[e :U 1349 ]
[; ;picuno.c: 2140: while(i<j)
"2140
[e $U 1350  ]
[e :U 1351 ]
[; ;picuno.c: 2141: {
"2141
{
[; ;picuno.c: 2142: *buffer = uart1_rxbuf[i++];
"2142
[e = *U _buffer *U + &U _uart1_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2143: buffer++;
"2143
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2144
}
[e :U 1350 ]
"2140
[e $ < -> _i `i -> _j `i 1351  ]
[e :U 1352 ]
[; ;picuno.c: 2144: }
[; ;picuno.c: 2145: }
"2145
[e :UE 1348 ]
}
"2151
[v _Serial2_begin `(v ~T0 @X0 1 ef1`ul ]
"2152
{
[; ;picuno.c: 2151: void Serial2_begin(unsigned long speed)
[; ;picuno.c: 2152: {
[e :U _Serial2_begin ]
"2151
[v _speed `ul ~T0 @X0 1 r1 ]
"2152
[f ]
[; ;picuno.c: 2153: uart_brg_set(2,speed);
"2153
[e ( _uart_brg_set (2 , -> -> 2 `i `uc _speed ]
[; ;picuno.c: 2154: BAUDCON2bits.BRG16 = 1;
"2154
[e = . . _BAUDCON2bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2155: TXSTA2=0x24;
"2155
[e = _TXSTA2 -> -> 36 `i `uc ]
[; ;picuno.c: 2156: RCSTA2=0x90;
"2156
[e = _RCSTA2 -> -> 144 `i `uc ]
[; ;picuno.c: 2157: RC2IE = 1;
"2157
[e = _RC2IE -> -> 1 `i `b ]
[; ;picuno.c: 2158: PIE3bits.TX2IE = 0;
"2158
[e = . . _PIE3bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2159: TX2IP = 1;
"2159
[e = _TX2IP -> -> 1 `i `b ]
[; ;picuno.c: 2160: RC2IP = 1;
"2160
[e = _RC2IP -> -> 1 `i `b ]
[; ;picuno.c: 2161: }
"2161
[e :UE 1353 ]
}
"2163
[v _Serial2_end `(v ~T0 @X0 1 ef ]
"2164
{
[; ;picuno.c: 2163: void Serial2_end(void)
[; ;picuno.c: 2164: {
[e :U _Serial2_end ]
[f ]
[; ;picuno.c: 2165: TXSTA2=0x00;
"2165
[e = _TXSTA2 -> -> 0 `i `uc ]
[; ;picuno.c: 2166: RCSTA2=0x00;
"2166
[e = _RCSTA2 -> -> 0 `i `uc ]
[; ;picuno.c: 2167: RC2IE = 0;
"2167
[e = _RC2IE -> -> 0 `i `b ]
[; ;picuno.c: 2168: }
"2168
[e :UE 1354 ]
}
"2170
[v _Serial2_available `(uc ~T0 @X0 1 ef ]
"2171
{
[; ;picuno.c: 2170: byte Serial2_available(void)
[; ;picuno.c: 2171: {
[e :U _Serial2_available ]
[f ]
[; ;picuno.c: 2172: return uart2_rx_cnt;
"2172
[e ) _uart2_rx_cnt ]
[e $UE 1355  ]
[; ;picuno.c: 2173: }
"2173
[e :UE 1355 ]
}
"2175
[v _Serial2_putc `(v ~T0 @X0 1 ef1`uc ]
"2176
{
[; ;picuno.c: 2175: void Serial2_putc(byte d)
[; ;picuno.c: 2176: {
[e :U _Serial2_putc ]
"2175
[v _d `uc ~T0 @X0 1 r1 ]
"2176
[f ]
"2177
[v _p `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2177: unsigned char p;
[; ;picuno.c: 2182: if(uart2_tx_cnt)
"2182
[e $ ! != -> _uart2_tx_cnt `i -> -> -> 0 `i `uc `i 1357  ]
[; ;picuno.c: 2183: {
"2183
{
[; ;picuno.c: 2184: while(uart2_tx_cnt == 32);
"2184
[e $U 1358  ]
[e :U 1359 ]
[e :U 1358 ]
[e $ == -> _uart2_tx_cnt `i -> 32 `i 1359  ]
[e :U 1360 ]
[; ;picuno.c: 2185: INTCONbits.GIEH = 0;
"2185
[e = . . _INTCONbits 2 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2186: p = (uart2_tx_cnt + uart2_tx_pos) % 32;
"2186
[e = _p -> % + -> _uart2_tx_cnt `i -> _uart2_tx_pos `i -> 32 `i `uc ]
[; ;picuno.c: 2187: uart2_txbuf[p] = d;
"2187
[e = *U + &U _uart2_txbuf * -> _p `ux -> -> # *U &U _uart2_txbuf `ui `ux _d ]
[; ;picuno.c: 2188: uart2_tx_cnt++;
"2188
[e ++ _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2189: INTCONbits.GIEH = 1;
"2189
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
"2190
}
[; ;picuno.c: 2190: }
[e $U 1361  ]
"2191
[e :U 1357 ]
[; ;picuno.c: 2191: else if(TX2IF)
[e $ ! _TX2IF 1362  ]
[; ;picuno.c: 2192: {
"2192
{
[; ;picuno.c: 2193: TXREG2 = d;
"2193
[e = _TXREG2 _d ]
"2194
}
[; ;picuno.c: 2194: }
[e $U 1363  ]
"2195
[e :U 1362 ]
[; ;picuno.c: 2195: else
[; ;picuno.c: 2196: {
"2196
{
[; ;picuno.c: 2197: uart2_tx_cnt = 1;
"2197
[e = _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2198: uart2_tx_pos = 0;
"2198
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2199: uart2_txbuf[0] = d;
"2199
[e = *U + &U _uart2_txbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart2_txbuf `ui `ux _d ]
[; ;picuno.c: 2200: TX2IE = 1;
"2200
[e = _TX2IE -> -> 1 `i `b ]
"2201
}
[e :U 1363 ]
[e :U 1361 ]
[; ;picuno.c: 2201: }
[; ;picuno.c: 2202: }
"2202
[e :UE 1356 ]
}
"2204
[v _Serial2_crlf `(v ~T0 @X0 1 ef ]
"2205
{
[; ;picuno.c: 2204: void Serial2_crlf(void)
[; ;picuno.c: 2205: {
[e :U _Serial2_crlf ]
[f ]
[; ;picuno.c: 2206: Serial2_putc(0x0D);
"2206
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2207: Serial2_putc(0x0A);
"2207
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2208: }
"2208
[e :UE 1364 ]
}
"2210
[v _Serial2_puth `(v ~T0 @X0 1 ef1`uc ]
"2211
{
[; ;picuno.c: 2210: void Serial2_puth(byte d)
[; ;picuno.c: 2211: {
[e :U _Serial2_puth ]
"2210
[v _d `uc ~T0 @X0 1 r1 ]
"2211
[f ]
"2212
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2212: byte h;
[; ;picuno.c: 2214: h = (d>>4)+'0';
"2214
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2215: if(h>'9') h+=7;
"2215
[e $ ! > -> _h `ui -> 57 `ui 1366  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1366 ]
[; ;picuno.c: 2216: Serial2_putc(h);
"2216
[e ( _Serial2_putc (1 _h ]
[; ;picuno.c: 2217: h = (d & 0x0F)+'0';
"2217
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2218: if(h>'9') h+=7;
"2218
[e $ ! > -> _h `ui -> 57 `ui 1367  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1367 ]
[; ;picuno.c: 2219: Serial2_putc(h);
"2219
[e ( _Serial2_putc (1 _h ]
[; ;picuno.c: 2220: }
"2220
[e :UE 1365 ]
}
"2222
[v _Serial2_puti `(v ~T0 @X0 1 ef1`ui ]
"2223
{
[; ;picuno.c: 2222: void Serial2_puti(unsigned int dd)
[; ;picuno.c: 2223: {
[e :U _Serial2_puti ]
"2222
[v _dd `ui ~T0 @X0 1 r1 ]
"2223
[f ]
"2224
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2224: byte Ch[5],i=0;
[e = _i -> -> 0 `i `uc ]
[; ;picuno.c: 2226: do{
"2226
[e :U 1371 ]
{
[; ;picuno.c: 2227: Ch[i++]=(dd%10)+0x30;
"2227
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux -> + % _dd -> -> 10 `i `ui -> -> 48 `i `ui `uc ]
[; ;picuno.c: 2228: dd /= 10;
"2228
[e =/ _dd -> -> 10 `uc `ui ]
"2229
}
[; ;picuno.c: 2229: }while(dd);
[e $ != _dd -> -> 0 `i `ui 1371  ]
[e :U 1370 ]
[; ;picuno.c: 2230: while(i) Serial2_putc(Ch[--i]);
"2230
[e $U 1372  ]
[e :U 1373 ]
[e ( _Serial2_putc (1 *U + &U _Ch * -> =- _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux ]
[e :U 1372 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1373  ]
[e :U 1374 ]
[; ;picuno.c: 2231: }
"2231
[e :UE 1368 ]
}
"2233
[v _Serial2_print `(v ~T0 @X0 1 ef1`*Cuc ]
"2234
{
[; ;picuno.c: 2233: void Serial2_print(const char *str)
[; ;picuno.c: 2234: {
[e :U _Serial2_print ]
"2233
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2234
[f ]
[; ;picuno.c: 2235: while(*str){
"2235
[e $U 1376  ]
[e :U 1377 ]
{
[; ;picuno.c: 2236: Serial2_putc(*str);
"2236
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2237: str++;
"2237
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2238
}
[e :U 1376 ]
"2235
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1377  ]
[e :U 1378 ]
[; ;picuno.c: 2238: }
[; ;picuno.c: 2239: }
"2239
[e :UE 1375 ]
}
"2241
[v _Serial2_println `(v ~T0 @X0 1 ef1`*Cuc ]
"2242
{
[; ;picuno.c: 2241: void Serial2_println(const char *str)
[; ;picuno.c: 2242: {
[e :U _Serial2_println ]
"2241
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2242
[f ]
[; ;picuno.c: 2243: while(*str){
"2243
[e $U 1380  ]
[e :U 1381 ]
{
[; ;picuno.c: 2244: Serial2_putc(*str);
"2244
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2245: str++;
"2245
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2246
}
[e :U 1380 ]
"2243
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1381  ]
[e :U 1382 ]
[; ;picuno.c: 2246: }
[; ;picuno.c: 2247: Serial2_putc(0x0D);
"2247
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2248: Serial2_putc(0x0A);
"2248
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2249: }
"2249
[e :UE 1379 ]
}
"2251
[v _Serial2_write `(v ~T0 @X0 1 ef1`*uc ]
"2252
{
[; ;picuno.c: 2251: void Serial2_write(char *str)
[; ;picuno.c: 2252: {
[e :U _Serial2_write ]
"2251
[v _str `*uc ~T0 @X0 1 r1 ]
"2252
[f ]
[; ;picuno.c: 2253: while(*str){
"2253
[e $U 1384  ]
[e :U 1385 ]
{
[; ;picuno.c: 2254: Serial2_putc(*str);
"2254
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2255: str++;
"2255
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2256
}
[e :U 1384 ]
"2253
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1385  ]
[e :U 1386 ]
[; ;picuno.c: 2256: }
[; ;picuno.c: 2257: }
"2257
[e :UE 1383 ]
}
"2259
[v _Serial2_writeln `(v ~T0 @X0 1 ef1`*uc ]
"2260
{
[; ;picuno.c: 2259: void Serial2_writeln(char *str)
[; ;picuno.c: 2260: {
[e :U _Serial2_writeln ]
"2259
[v _str `*uc ~T0 @X0 1 r1 ]
"2260
[f ]
[; ;picuno.c: 2261: while(*str){
"2261
[e $U 1388  ]
[e :U 1389 ]
{
[; ;picuno.c: 2262: Serial2_putc(*str);
"2262
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2263: str++;
"2263
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2264
}
[e :U 1388 ]
"2261
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1389  ]
[e :U 1390 ]
[; ;picuno.c: 2264: }
[; ;picuno.c: 2265: Serial2_putc(0x0D);
"2265
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2266: Serial2_putc(0x0A);
"2266
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2267: }
"2267
[e :UE 1387 ]
}
"2269
[v _Serial2_read `(uc ~T0 @X0 1 ef ]
"2270
{
[; ;picuno.c: 2269: byte Serial2_read(void)
[; ;picuno.c: 2270: {
[e :U _Serial2_read ]
[f ]
"2271
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2271: byte d=0;
[e = _d -> -> 0 `i `uc ]
[; ;picuno.c: 2273: if(uart2_rx_pos < uart2_rx_cnt)
"2273
[e $ ! < -> _uart2_rx_pos `i -> _uart2_rx_cnt `i 1392  ]
[; ;picuno.c: 2274: {
"2274
{
[; ;picuno.c: 2275: d = uart2_rxbuf[uart2_rx_pos++];
"2275
[e = _d *U + &U _uart2_rxbuf * -> ++ _uart2_rx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2276: if(uart2_rx_pos == uart2_rx_cnt)
"2276
[e $ ! == -> _uart2_rx_pos `i -> _uart2_rx_cnt `i 1393  ]
[; ;picuno.c: 2277: {
"2277
{
[; ;picuno.c: 2278: uart2_rx_pos = 0;
"2278
[e = _uart2_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2279: uart2_rx_cnt = 0;
"2279
[e = _uart2_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2280: uart2_rx_ready = 0;
"2280
[e = _uart2_rx_ready -> -> 0 `i `uc ]
"2281
}
[e :U 1393 ]
"2282
}
[e :U 1392 ]
[; ;picuno.c: 2281: }
[; ;picuno.c: 2282: }
[; ;picuno.c: 2283: return d;
"2283
[e ) _d ]
[e $UE 1391  ]
[; ;picuno.c: 2284: }
"2284
[e :UE 1391 ]
}
"2286
[v _Serial2_ready `(uc ~T0 @X0 1 ef ]
"2287
{
[; ;picuno.c: 2286: byte Serial2_ready(void)
[; ;picuno.c: 2287: {
[e :U _Serial2_ready ]
[f ]
[; ;picuno.c: 2288: return uart2_rx_ready;
"2288
[e ) _uart2_rx_ready ]
[e $UE 1394  ]
[; ;picuno.c: 2289: }
"2289
[e :UE 1394 ]
}
"2291
[v _Serial2_clear `(v ~T0 @X0 1 ef ]
"2292
{
[; ;picuno.c: 2291: void Serial2_clear(void)
[; ;picuno.c: 2292: {
[e :U _Serial2_clear ]
[f ]
[; ;picuno.c: 2293: uart2_cr_cnt = 0;
"2293
[e = _uart2_cr_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2294: uart2_lf_cnt = 0;
"2294
[e = _uart2_lf_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2295: uart2_rx_pos = 0;
"2295
[e = _uart2_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2296: uart2_rx_cnt = 0;
"2296
[e = _uart2_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2297: uart2_rx_ready = 0;
"2297
[e = _uart2_rx_ready -> -> 0 `i `uc ]
[; ;picuno.c: 2298: uart2_rxbuf[0] = 0;
"2298
[e = *U + &U _uart2_rxbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart2_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 2299: }
"2299
[e :UE 1395 ]
}
"2301
[v _Serial2_readBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
"2302
{
[; ;picuno.c: 2301: void Serial2_readBytes(byte *buffer, byte length)
[; ;picuno.c: 2302: {
[e :U _Serial2_readBytes ]
"2301
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2302
[f ]
"2303
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2303: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2305: if(j > uart2_rx_cnt) j = uart2_rx_cnt;
"2305
[e $ ! > -> _j `i -> _uart2_rx_cnt `i 1397  ]
[e = _j _uart2_rx_cnt ]
[e :U 1397 ]
[; ;picuno.c: 2306: while(i<j)
"2306
[e $U 1398  ]
[e :U 1399 ]
[; ;picuno.c: 2307: {
"2307
{
[; ;picuno.c: 2308: *buffer = uart2_rxbuf[i++];
"2308
[e = *U _buffer *U + &U _uart2_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2309: buffer++;
"2309
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2310
}
[e :U 1398 ]
"2306
[e $ < -> _i `i -> _j `i 1399  ]
[e :U 1400 ]
[; ;picuno.c: 2310: }
[; ;picuno.c: 2311: Serial2_clear();
"2311
[e ( _Serial2_clear ..  ]
[; ;picuno.c: 2312: }
"2312
[e :UE 1396 ]
}
"2314
[v _Serial2_readString `(v ~T0 @X0 1 ef2`*uc`uc ]
"2315
{
[; ;picuno.c: 2314: void Serial2_readString(byte *buffer, byte length)
[; ;picuno.c: 2315: {
[e :U _Serial2_readString ]
"2314
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2315
[f ]
"2316
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2316: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2318: if(j > uart2_rx_cnt) j = uart2_rx_cnt;
"2318
[e $ ! > -> _j `i -> _uart2_rx_cnt `i 1402  ]
[e = _j _uart2_rx_cnt ]
[e :U 1402 ]
[; ;picuno.c: 2319: while(i<j)
"2319
[e $U 1403  ]
[e :U 1404 ]
[; ;picuno.c: 2320: {
"2320
{
[; ;picuno.c: 2321: *buffer = uart2_rxbuf[i++];
"2321
[e = *U _buffer *U + &U _uart2_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2322: buffer++;
"2322
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2323
}
[e :U 1403 ]
"2319
[e $ < -> _i `i -> _j `i 1404  ]
[e :U 1405 ]
[; ;picuno.c: 2323: }
[; ;picuno.c: 2324: Serial2_clear();
"2324
[e ( _Serial2_clear ..  ]
[; ;picuno.c: 2325: }
"2325
[e :UE 1401 ]
}
"2331
[v _spi_mode `uc ~T0 @X0 1 e ]
[i _spi_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 2331: byte spi_mode = 0;
"2333
[v _SPI_begin `(v ~T0 @X0 1 ef1`uc ]
"2334
{
[; ;picuno.c: 2333: void SPI_begin(byte mode)
[; ;picuno.c: 2334: {
[e :U _SPI_begin ]
"2333
[v _mode `uc ~T0 @X0 1 r1 ]
"2334
[f ]
[; ;picuno.c: 2335: spi_mode = mode;
"2335
[e = _spi_mode _mode ]
[; ;picuno.c: 2337: TRISBbits.TRISB4 = 0;
"2337
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2338: TRISBbits.TRISB2 = 0;
"2338
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2339: TRISBbits.TRISB1 = 1;
"2339
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 2341: if(spi_mode == 0)
"2341
[e $ ! == -> _spi_mode `i -> 0 `i 1407  ]
[; ;picuno.c: 2342: {
"2342
{
[; ;picuno.c: 2343: LATBbits.LATB4 = 0;
"2343
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2344: return;
"2344
[e $UE 1406  ]
"2345
}
[e :U 1407 ]
[; ;picuno.c: 2345: }
[; ;picuno.c: 2347: SSPCON1bits.SSPEN = 0;
"2347
[e = . . _SSPCON1bits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2348: SSPSTATbits.SMP = 1;
"2348
[e = . . _SSPSTATbits 2 7 -> -> 1 `i `uc ]
[; ;picuno.c: 2349: if(mode==1)
"2349
[e $ ! == -> _mode `i -> 1 `i 1408  ]
[; ;picuno.c: 2350: {
"2350
{
[; ;picuno.c: 2351: SSPSTATbits.CKE = 0;
"2351
[e = . . _SSPSTATbits 2 6 -> -> 0 `i `uc ]
[; ;picuno.c: 2352: SSPCON1bits.CKP = 0;
"2352
[e = . . _SSPCON1bits 0 1 -> -> 0 `i `uc ]
"2353
}
[; ;picuno.c: 2353: }
[e $U 1409  ]
"2354
[e :U 1408 ]
[; ;picuno.c: 2354: else if(mode==2)
[e $ ! == -> _mode `i -> 2 `i 1410  ]
[; ;picuno.c: 2355: {
"2355
{
[; ;picuno.c: 2356: SSPSTATbits.CKE = 0;
"2356
[e = . . _SSPSTATbits 2 6 -> -> 0 `i `uc ]
[; ;picuno.c: 2357: SSPCON1bits.CKP = 1;
"2357
[e = . . _SSPCON1bits 0 1 -> -> 1 `i `uc ]
"2358
}
[; ;picuno.c: 2358: }
[e $U 1411  ]
"2359
[e :U 1410 ]
[; ;picuno.c: 2359: else if(mode==3)
[e $ ! == -> _mode `i -> 3 `i 1412  ]
[; ;picuno.c: 2360: {
"2360
{
[; ;picuno.c: 2361: SSPSTATbits.CKE = 1;
"2361
[e = . . _SSPSTATbits 2 6 -> -> 1 `i `uc ]
[; ;picuno.c: 2362: SSPCON1bits.CKP = 0;
"2362
[e = . . _SSPCON1bits 0 1 -> -> 0 `i `uc ]
"2363
}
[; ;picuno.c: 2363: }
[e $U 1413  ]
"2364
[e :U 1412 ]
[; ;picuno.c: 2364: else if(mode==4)
[e $ ! == -> _mode `i -> 4 `i 1414  ]
[; ;picuno.c: 2365: {
"2365
{
[; ;picuno.c: 2366: SSPSTATbits.CKE = 1;
"2366
[e = . . _SSPSTATbits 2 6 -> -> 1 `i `uc ]
[; ;picuno.c: 2367: SSPCON1bits.CKP = 1;
"2367
[e = . . _SSPCON1bits 0 1 -> -> 1 `i `uc ]
"2368
}
[e :U 1414 ]
"2369
[e :U 1413 ]
[e :U 1411 ]
[e :U 1409 ]
[; ;picuno.c: 2368: }
[; ;picuno.c: 2369: SSPCON1bits.SSPM = 0b0001;
[e = . . _SSPCON1bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2370: SSPCON1bits.SSPEN = 1;
"2370
[e = . . _SSPCON1bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2371: }
"2371
[e :UE 1406 ]
}
"2373
[v _SPI_transfer `(uc ~T0 @X0 1 ef1`uc ]
"2374
{
[; ;picuno.c: 2373: byte SPI_transfer(byte txd)
[; ;picuno.c: 2374: {
[e :U _SPI_transfer ]
"2373
[v _txd `uc ~T0 @X0 1 r1 ]
"2374
[f ]
"2375
[v _rxd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2375: byte rxd=0,i=8;
[e = _rxd -> -> 0 `i `uc ]
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 8 `i `uc ]
[; ;picuno.c: 2378: if(spi_mode)
"2378
[e $ ! != -> _spi_mode `i -> -> -> 0 `i `uc `i 1416  ]
[; ;picuno.c: 2379: {
"2379
{
[; ;picuno.c: 2380: SSPCON1bits.WCOL = 0;
"2380
[e = . . _SSPCON1bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2381: if(SSPSTATbits.BF) rxd = SSP1BUF;
"2381
[e $ ! != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1417  ]
[e = _rxd _SSP1BUF ]
[e :U 1417 ]
[; ;picuno.c: 2382: SSP1BUF = txd;
"2382
[e = _SSP1BUF _txd ]
[; ;picuno.c: 2383: while(!SSPSTATbits.BF);
"2383
[e $U 1418  ]
[e :U 1419 ]
[e :U 1418 ]
[e $ ! != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1419  ]
[e :U 1420 ]
[; ;picuno.c: 2384: rxd = SSP1BUF;
"2384
[e = _rxd _SSP1BUF ]
[; ;picuno.c: 2385: return rxd;
"2385
[e ) _rxd ]
[e $UE 1415  ]
"2386
}
[e :U 1416 ]
[; ;picuno.c: 2386: }
[; ;picuno.c: 2389: while(i){
"2389
[e $U 1421  ]
[e :U 1422 ]
{
[; ;picuno.c: 2390: if(txd & 0x80) LATBbits.LATB2=1; else LATBbits.LATB2=0;
"2390
[e $ ! != & -> _txd `i -> 128 `i -> 0 `i 1424  ]
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[e $U 1425  ]
[e :U 1424 ]
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[e :U 1425 ]
[; ;picuno.c: 2391: rxd <<= 1;
"2391
[e =<< _rxd -> 1 `i ]
[; ;picuno.c: 2392: LATBbits.LATB4=1;
"2392
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 2393: if(PORTBbits.RB1) rxd |= 0x01;
"2393
[e $ ! != -> . . _PORTBbits 0 1 `i -> -> -> 0 `i `Vuc `i 1426  ]
[e =| _rxd -> -> 1 `i `uc ]
[e :U 1426 ]
[; ;picuno.c: 2394: txd <<= 1;
"2394
[e =<< _txd -> 1 `i ]
[; ;picuno.c: 2395: LATBbits.LATB4=0;
"2395
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2396: i--;
"2396
[e -- _i -> -> 1 `i `uc ]
"2397
}
[e :U 1421 ]
"2389
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1422  ]
[e :U 1423 ]
[; ;picuno.c: 2397: }
[; ;picuno.c: 2398: LATBbits.LATB2=0;
"2398
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2400: return rxd;
"2400
[e ) _rxd ]
[e $UE 1415  ]
[; ;picuno.c: 2401: }
"2401
[e :UE 1415 ]
}
"2508
[v _i2c_error_flag `uc ~T0 @X0 1 e ]
[i _i2c_error_flag
-> -> 0 `i `uc
]
[; ;picuno.c: 2508: byte i2c_error_flag = 0;
"2510
[v _i2c_init `(v ~T0 @X0 1 ef1`ul ]
"2511
{
[; ;picuno.c: 2510: void i2c_init(unsigned long c)
[; ;picuno.c: 2511: {
[e :U _i2c_init ]
"2510
[v _c `ul ~T0 @X0 1 r1 ]
"2511
[f ]
[; ;picuno.c: 2513: SSPSTATbits.SMP = 1;
"2513
[e = . . _SSPSTATbits 2 7 -> -> 1 `i `uc ]
[; ;picuno.c: 2516: SSPCON1bits.SSPM3 = 1;
"2516
[e = . . _SSPCON1bits 1 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2517: SSPCON1bits.SSPM2 = 0;
"2517
[e = . . _SSPCON1bits 1 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2518: SSPCON1bits.SSPM1 = 0;
"2518
[e = . . _SSPCON1bits 1 1 -> -> 0 `i `uc ]
[; ;picuno.c: 2519: SSPCON1bits.SSPM0 = 0;
"2519
[e = . . _SSPCON1bits 1 0 -> -> 0 `i `uc ]
[; ;picuno.c: 2521: SSPADD = (64000000UL /(4*c))-1;
"2521
[e = _SSPADD -> - / -> 64000000 `ul * -> -> -> 4 `i `l `ul _c -> -> -> 1 `i `l `ul `uc ]
[; ;picuno.c: 2522: pinMode(19,0x01);
"2522
[e ( _pinMode (2 , -> -> 19 `i `uc -> -> 1 `i `uc ]
[; ;picuno.c: 2523: pinMode(20,0x01);
"2523
[e ( _pinMode (2 , -> -> 20 `i `uc -> -> 1 `i `uc ]
[; ;picuno.c: 2526: SSPCON1bits.WCOL = 0;
"2526
[e = . . _SSPCON1bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2529: SSPCON1bits.SSPOV = 0;
"2529
[e = . . _SSPCON1bits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 2532: SSPCON1bits.SSPEN = 1;
"2532
[e = . . _SSPCON1bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2535: SSPCON2bits.PEN = 1;
"2535
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2536: while(SSPCON2bits.PEN == 1);
"2536
[e $U 1428  ]
[e :U 1429 ]
[e :U 1428 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1429  ]
[e :U 1430 ]
[; ;picuno.c: 2537: }
"2537
[e :UE 1427 ]
}
"2539
[v _b_i2c_error_flag `(uc ~T0 @X0 1 ef ]
"2540
{
[; ;picuno.c: 2539: byte b_i2c_error_flag(void)
[; ;picuno.c: 2540: {
[e :U _b_i2c_error_flag ]
[f ]
[; ;picuno.c: 2541: return i2c_error_flag;
"2541
[e ) _i2c_error_flag ]
[e $UE 1431  ]
[; ;picuno.c: 2542: }
"2542
[e :UE 1431 ]
}
"2544
[v _i2c_idle `(v ~T0 @X0 1 ef ]
"2545
{
[; ;picuno.c: 2544: void i2c_idle(void)
[; ;picuno.c: 2545: {
[e :U _i2c_idle ]
[f ]
[; ;picuno.c: 2547: while(SSPCON2 & 0b00011111 | (SSPSTATbits.R_W));
"2547
[e $U 1433  ]
[e :U 1434 ]
[e :U 1433 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 1434  ]
[e :U 1435 ]
[; ;picuno.c: 2548: }
"2548
[e :UE 1432 ]
}
"2551
[v _i2c_out `(v ~T0 @X0 1 ef2`uc`uc ]
"2552
{
[; ;picuno.c: 2551: void i2c_out(byte slave_address,byte data)
[; ;picuno.c: 2552: {
[e :U _i2c_out ]
"2551
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
"2552
[f ]
[; ;picuno.c: 2554: i2c_error_flag = 0;
"2554
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2557: SSPCON2bits.SEN = 1;
"2557
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2558: while(SSPCON2bits.SEN == 1);
"2558
[e $U 1437  ]
[e :U 1438 ]
[e :U 1437 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1438  ]
[e :U 1439 ]
[; ;picuno.c: 2561: SSP1BUF = (slave_address << 1) & 0xFE;
"2561
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2564: i2c_idle();
"2564
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2566: if(SSPCON2bits.ACKSTAT == 1)
"2566
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1440  ]
[; ;picuno.c: 2567: {
"2567
{
[; ;picuno.c: 2569: SSPCON2bits.PEN = 1;
"2569
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2570: while(SSPCON2bits.PEN == 1);
"2570
[e $U 1441  ]
[e :U 1442 ]
[e :U 1441 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1442  ]
[e :U 1443 ]
[; ;picuno.c: 2573: i2c_error_flag = 1;
"2573
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2574: return;
"2574
[e $UE 1436  ]
"2575
}
[e :U 1440 ]
[; ;picuno.c: 2575: }
[; ;picuno.c: 2578: SSP1BUF = data;
"2578
[e = _SSP1BUF _data ]
[; ;picuno.c: 2581: i2c_idle();
"2581
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2583: if(SSPCON2bits.ACKSTAT == 1)
"2583
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1444  ]
[; ;picuno.c: 2584: {
"2584
{
[; ;picuno.c: 2586: SSPCON2bits.PEN = 1;
"2586
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2587: while(SSPCON2bits.PEN == 1);
"2587
[e $U 1445  ]
[e :U 1446 ]
[e :U 1445 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1446  ]
[e :U 1447 ]
[; ;picuno.c: 2590: i2c_error_flag = 1;
"2590
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2591: return;
"2591
[e $UE 1436  ]
"2592
}
[e :U 1444 ]
[; ;picuno.c: 2592: }
[; ;picuno.c: 2595: SSPCON2bits.PEN = 1;
"2595
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2596: while(SSPCON2bits.PEN == 1);
"2596
[e $U 1448  ]
[e :U 1449 ]
[e :U 1448 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1449  ]
[e :U 1450 ]
[; ;picuno.c: 2599: i2c_error_flag = 0;
"2599
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2600: }
"2600
[e :UE 1436 ]
}
"2603
[v _i2c_write `(v ~T0 @X0 1 ef3`uc`uc`uc ]
"2604
{
[; ;picuno.c: 2603: void i2c_write(byte slave_address,byte register_add,byte data)
[; ;picuno.c: 2604: {
[e :U _i2c_write ]
"2603
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _register_add `uc ~T0 @X0 1 r2 ]
[v _data `uc ~T0 @X0 1 r3 ]
"2604
[f ]
[; ;picuno.c: 2606: i2c_error_flag = 0;
"2606
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2609: SSPCON2bits.SEN = 1;
"2609
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2610: while(SSPCON2bits.SEN == 1);
"2610
[e $U 1452  ]
[e :U 1453 ]
[e :U 1452 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1453  ]
[e :U 1454 ]
[; ;picuno.c: 2613: SSP1BUF = (slave_address << 1) & 0xFE;
"2613
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2616: i2c_idle();
"2616
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2618: if(SSPCON2bits.ACKSTAT == 1)
"2618
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1455  ]
[; ;picuno.c: 2619: {
"2619
{
[; ;picuno.c: 2621: SSPCON2bits.PEN = 1;
"2621
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2622: while(SSPCON2bits.PEN == 1);
"2622
[e $U 1456  ]
[e :U 1457 ]
[e :U 1456 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1457  ]
[e :U 1458 ]
[; ;picuno.c: 2625: i2c_error_flag = 1;
"2625
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2626: return;
"2626
[e $UE 1451  ]
"2627
}
[e :U 1455 ]
[; ;picuno.c: 2627: }
[; ;picuno.c: 2630: SSP1BUF = register_add;
"2630
[e = _SSP1BUF _register_add ]
[; ;picuno.c: 2633: i2c_idle();
"2633
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2635: if(SSPCON2bits.ACKSTAT == 1)
"2635
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1459  ]
[; ;picuno.c: 2636: {
"2636
{
[; ;picuno.c: 2638: SSPCON2bits.PEN = 1;
"2638
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2639: while(SSPCON2bits.PEN == 1);
"2639
[e $U 1460  ]
[e :U 1461 ]
[e :U 1460 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1461  ]
[e :U 1462 ]
[; ;picuno.c: 2642: i2c_error_flag = 1;
"2642
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2643: return;
"2643
[e $UE 1451  ]
"2644
}
[e :U 1459 ]
[; ;picuno.c: 2644: }
[; ;picuno.c: 2647: SSP1BUF = data;
"2647
[e = _SSP1BUF _data ]
[; ;picuno.c: 2650: i2c_idle();
"2650
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2652: if(SSPCON2bits.ACKSTAT == 1)
"2652
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1463  ]
[; ;picuno.c: 2653: {
"2653
{
[; ;picuno.c: 2655: SSPCON2bits.PEN = 1;
"2655
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2656: while(SSPCON2bits.PEN == 1);
"2656
[e $U 1464  ]
[e :U 1465 ]
[e :U 1464 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1465  ]
[e :U 1466 ]
[; ;picuno.c: 2659: i2c_error_flag = 1;
"2659
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2660: return;
"2660
[e $UE 1451  ]
"2661
}
[e :U 1463 ]
[; ;picuno.c: 2661: }
[; ;picuno.c: 2664: SSPCON2bits.PEN = 1;
"2664
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2665: while(SSPCON2bits.PEN == 1);
"2665
[e $U 1467  ]
[e :U 1468 ]
[e :U 1467 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1468  ]
[e :U 1469 ]
[; ;picuno.c: 2668: i2c_error_flag = 0;
"2668
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2669: }
"2669
[e :UE 1451 ]
}
"2671
[v _i2c_read `(uc ~T0 @X0 1 ef2`uc`uc ]
"2672
{
[; ;picuno.c: 2671: byte i2c_read(byte slave_address,byte register_add)
[; ;picuno.c: 2672: {
[e :U _i2c_read ]
"2671
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _register_add `uc ~T0 @X0 1 r2 ]
"2672
[f ]
"2673
[v _rx_data `uc ~T0 @X0 1 a ]
"2674
[v _count `ul ~T0 @X0 1 a ]
[; ;picuno.c: 2673: byte rx_data;
[; ;picuno.c: 2674: unsigned long count = 10000;
[e = _count -> -> -> 10000 `i `l `ul ]
[; ;picuno.c: 2677: i2c_error_flag = 0;
"2677
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2680: SSPCON2bits.SEN = 1;
"2680
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2681: while(SSPCON2bits.SEN == 1);
"2681
[e $U 1471  ]
[e :U 1472 ]
[e :U 1471 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1472  ]
[e :U 1473 ]
[; ;picuno.c: 2684: SSP1BUF = (slave_address << 1) & 0xFE;
"2684
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2687: i2c_idle();
"2687
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2689: if(SSPCON2bits.ACKSTAT == 1)
"2689
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1474  ]
[; ;picuno.c: 2690: {
"2690
{
[; ;picuno.c: 2692: SSPCON2bits.PEN = 1;
"2692
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2693: while(SSPCON2bits.PEN == 1);
"2693
[e $U 1475  ]
[e :U 1476 ]
[e :U 1475 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1476  ]
[e :U 1477 ]
[; ;picuno.c: 2696: i2c_error_flag = 1;
"2696
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2697: return 0;
"2697
[e ) -> -> 0 `i `uc ]
[e $UE 1470  ]
"2698
}
[e :U 1474 ]
[; ;picuno.c: 2698: }
[; ;picuno.c: 2701: SSP1BUF = register_add;
"2701
[e = _SSP1BUF _register_add ]
[; ;picuno.c: 2704: i2c_idle();
"2704
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2706: if(SSPCON2bits.ACKSTAT == 1)
"2706
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1478  ]
[; ;picuno.c: 2707: {
"2707
{
[; ;picuno.c: 2709: SSPCON2bits.PEN = 1;
"2709
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2710: while(SSPCON2bits.PEN == 1);
"2710
[e $U 1479  ]
[e :U 1480 ]
[e :U 1479 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1480  ]
[e :U 1481 ]
[; ;picuno.c: 2713: i2c_error_flag = 1;
"2713
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2714: return 0;
"2714
[e ) -> -> 0 `i `uc ]
[e $UE 1470  ]
"2715
}
[e :U 1478 ]
[; ;picuno.c: 2715: }
[; ;picuno.c: 2718: SSPCON2bits.RSEN = 1;
"2718
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 2719: while(SSPCON2bits.RSEN == 1);
"2719
[e $U 1482  ]
[e :U 1483 ]
[e :U 1482 ]
[e $ == -> . . _SSPCON2bits 0 1 `i -> 1 `i 1483  ]
[e :U 1484 ]
[; ;picuno.c: 2722: SSP1BUF = (slave_address << 1) | 0x01;
"2722
[e = _SSP1BUF -> | << -> _slave_address `i -> 1 `i -> 1 `i `uc ]
[; ;picuno.c: 2725: i2c_idle();
"2725
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2727: if(SSPCON2bits.ACKSTAT == 1)
"2727
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1485  ]
[; ;picuno.c: 2728: {
"2728
{
[; ;picuno.c: 2730: SSPCON2bits.PEN = 1;
"2730
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2731: while(SSPCON2bits.PEN == 1);
"2731
[e $U 1486  ]
[e :U 1487 ]
[e :U 1486 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1487  ]
[e :U 1488 ]
[; ;picuno.c: 2734: i2c_error_flag = 1;
"2734
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2735: return 0;
"2735
[e ) -> -> 0 `i `uc ]
[e $UE 1470  ]
"2736
}
[e :U 1485 ]
[; ;picuno.c: 2736: }
[; ;picuno.c: 2739: SSPCON2bits.RCEN = 1;
"2739
[e = . . _SSPCON2bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2742: while(SSPSTATbits.BF == 0)
"2742
[e $U 1489  ]
[e :U 1490 ]
[; ;picuno.c: 2743: {
"2743
{
[; ;picuno.c: 2745: if(--count == 0 )
"2745
[e $ ! == =- _count -> -> -> 1 `i `l `ul -> -> -> 0 `i `l `ul 1492  ]
[; ;picuno.c: 2746: {
"2746
{
[; ;picuno.c: 2748: SSPCON2bits.PEN = 1;
"2748
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2749: while(SSPCON2bits.PEN == 1);
"2749
[e $U 1493  ]
[e :U 1494 ]
[e :U 1493 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1494  ]
[e :U 1495 ]
[; ;picuno.c: 2752: i2c_error_flag = 1;
"2752
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2753: return 0;
"2753
[e ) -> -> 0 `i `uc ]
[e $UE 1470  ]
"2754
}
[e :U 1492 ]
"2755
}
[e :U 1489 ]
"2742
[e $ == -> . . _SSPSTATbits 2 0 `i -> 0 `i 1490  ]
[e :U 1491 ]
[; ;picuno.c: 2754: }
[; ;picuno.c: 2755: }
[; ;picuno.c: 2758: rx_data = SSP1BUF;
"2758
[e = _rx_data _SSP1BUF ]
[; ;picuno.c: 2761: SSPCON2bits.ACKDT = 1;
"2761
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 2762: SSPCON2bits.ACKEN = 1;
"2762
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 2763: while(SSPCON2bits.ACKEN == 1);
"2763
[e $U 1496  ]
[e :U 1497 ]
[e :U 1496 ]
[e $ == -> . . _SSPCON2bits 0 4 `i -> 1 `i 1497  ]
[e :U 1498 ]
[; ;picuno.c: 2766: SSPCON2bits.PEN = 1;
"2766
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2767: while(SSPCON2bits.PEN == 1);
"2767
[e $U 1499  ]
[e :U 1500 ]
[e :U 1499 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1500  ]
[e :U 1501 ]
[; ;picuno.c: 2770: i2c_error_flag = 0;
"2770
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2771: return rx_data;
"2771
[e ) _rx_data ]
[e $UE 1470  ]
[; ;picuno.c: 2773: }
"2773
[e :UE 1470 ]
}
"2781
[v _pwm_on `(v ~T0 @X0 1 ef ]
"2782
{
[; ;picuno.c: 2781: void pwm_on(void)
[; ;picuno.c: 2782: {
[e :U _pwm_on ]
[f ]
[; ;picuno.c: 2786: PR2 = 0xFF;
"2786
[e = _PR2 -> -> 255 `i `uc ]
[; ;picuno.c: 2789: TMR2 = 0x00;
"2789
[e = _TMR2 -> -> 0 `i `uc ]
[; ;picuno.c: 2792: PIR1bits.TMR2IF = 0;
"2792
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 2795: T2CON = 0x1E;
"2795
[e = _T2CON -> -> 30 `i `uc ]
[; ;picuno.c: 2800: CCP2CON = 0x3C;
"2800
[e = _CCP2CON -> -> 60 `i `uc ]
[; ;picuno.c: 2803: ECCP2AS = 0x00;
"2803
[e = _ECCP2AS -> -> 0 `i `uc ]
[; ;picuno.c: 2806: PWM2CON = 0x80;
"2806
[e = _PWM2CON -> -> 128 `i `uc ]
[; ;picuno.c: 2809: PSTR2CON = 0x01;
"2809
[e = _PSTR2CON -> -> 1 `i `uc ]
[; ;picuno.c: 2812: CCPR2L = 0x7C;
"2812
[e = _CCPR2L -> -> 124 `i `uc ]
[; ;picuno.c: 2815: CCPR2H = 0x00;
"2815
[e = _CCPR2H -> -> 0 `i `uc ]
[; ;picuno.c: 2818: CCPTMRS0bits.C2TSEL = 0x0;
"2818
[e = . . _CCPTMRS0bits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2824: CCP3CON = 0x0C;
"2824
[e = _CCP3CON -> -> 12 `i `uc ]
[; ;picuno.c: 2827: ECCP3AS = 0x00;
"2827
[e = _ECCP3AS -> -> 0 `i `uc ]
[; ;picuno.c: 2830: PWM3CON = 0x80;
"2830
[e = _PWM3CON -> -> 128 `i `uc ]
[; ;picuno.c: 2833: PSTR3CON = 0x01;
"2833
[e = _PSTR3CON -> -> 1 `i `uc ]
[; ;picuno.c: 2836: CCPR3H = 0x00;
"2836
[e = _CCPR3H -> -> 0 `i `uc ]
[; ;picuno.c: 2839: CCPR3L = 0x7C;
"2839
[e = _CCPR3L -> -> 124 `i `uc ]
[; ;picuno.c: 2842: CCPTMRS0bits.C3TSEL = 0x0;
"2842
[e = . . _CCPTMRS0bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2866: pinMode(11,0x00);
"2866
[e ( _pinMode (2 , -> -> 11 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2867: pinMode(13,0x00);
"2867
[e ( _pinMode (2 , -> -> 13 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2871: }
"2871
[e :UE 1502 ]
}
"2873
[v _pwm_off `(v ~T0 @X0 1 ef ]
"2874
{
[; ;picuno.c: 2873: void pwm_off(void)
[; ;picuno.c: 2874: {
[e :U _pwm_off ]
[f ]
[; ;picuno.c: 2875: T2CONbits.TMR2ON = 0;
"2875
[e = . . _T2CONbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 2876: }
"2876
[e :UE 1503 ]
}
"2878
[v _pwm_out `(v ~T0 @X0 1 ef2`uc`ui ]
"2879
{
[; ;picuno.c: 2878: void pwm_out(unsigned char ch,unsigned int dutyValue)
[; ;picuno.c: 2879: {
[e :U _pwm_out ]
"2878
[v _ch `uc ~T0 @X0 1 r1 ]
[v _dutyValue `ui ~T0 @X0 1 r2 ]
"2879
[f ]
[; ;picuno.c: 2881: if(ch == 0x01)
"2881
[e $ ! == -> _ch `i -> 1 `i 1505  ]
[; ;picuno.c: 2882: {
"2882
{
[; ;picuno.c: 2884: CCPR3L = (dutyValue & 0x00FF);
"2884
[e = _CCPR3L -> & _dutyValue -> -> 255 `i `ui `uc ]
"2885
}
[; ;picuno.c: 2885: }
[e $U 1506  ]
"2886
[e :U 1505 ]
[; ;picuno.c: 2886: else if(ch == 0x02)
[e $ ! == -> _ch `i -> 2 `i 1507  ]
[; ;picuno.c: 2887: {
"2887
{
[; ;picuno.c: 2889: CCPR2L = (dutyValue & 0x00FF);
"2889
[e = _CCPR2L -> & _dutyValue -> -> 255 `i `ui `uc ]
"2890
}
[e :U 1507 ]
"2891
[e :U 1506 ]
[; ;picuno.c: 2890: }
[; ;picuno.c: 2891: }
[e :UE 1504 ]
}
"2951
[v _InStr `(uc ~T0 @X0 1 ef3`uc`*uc`*Cuc ]
"2952
{
[; ;picuno.c: 2951: unsigned char InStr(unsigned char SPos, unsigned char *Str1, const char *Str2)
[; ;picuno.c: 2952: {
[e :U _InStr ]
"2951
[v _SPos `uc ~T0 @X0 1 r1 ]
[v _Str1 `*uc ~T0 @X0 1 r2 ]
[v _Str2 `*Cuc ~T0 @X0 1 r3 ]
"2952
[f ]
"2953
[v _l1 `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2953: unsigned char l1=0,l2=0,i,j,c1,c2;
[e = _l1 -> -> 0 `i `uc ]
[v _l2 `uc ~T0 @X0 1 a ]
[e = _l2 -> -> 0 `i `uc ]
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
[v _c1 `uc ~T0 @X0 1 a ]
[v _c2 `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2955: i=SPos;
"2955
[e = _i _SPos ]
[; ;picuno.c: 2956: while(Str1[l1]) l1++;
"2956
[e $U 1509  ]
[e :U 1510 ]
[e ++ _l1 -> -> 1 `i `uc ]
[e :U 1509 ]
[e $ != -> *U + _Str1 * -> _l1 `ux -> -> # *U _Str1 `ui `ux `i -> -> -> 0 `i `uc `i 1510  ]
[e :U 1511 ]
[; ;picuno.c: 2957: while(Str2[l2]) l2++;
"2957
[e $U 1512  ]
[e :U 1513 ]
[e ++ _l2 -> -> 1 `i `uc ]
[e :U 1512 ]
[e $ != -> *U + _Str2 * -> _l2 `ux -> -> # *U _Str2 `ui `ux `i -> -> -> 0 `i `Cuc `i 1513  ]
[e :U 1514 ]
[; ;picuno.c: 2958: if(l2>l1) return 0;
"2958
[e $ ! > -> _l2 `i -> _l1 `i 1515  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1508  ]
[e :U 1515 ]
[; ;picuno.c: 2959: l1=l1-l2;
"2959
[e = _l1 -> - -> _l1 `i -> _l2 `i `uc ]
[; ;picuno.c: 2960: if(i>l1) return 0;
"2960
[e $ ! > -> _i `i -> _l1 `i 1516  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1508  ]
[e :U 1516 ]
[; ;picuno.c: 2961: while(i<=l1){
"2961
[e $U 1517  ]
[e :U 1518 ]
{
[; ;picuno.c: 2962: j=0;
"2962
[e = _j -> -> 0 `i `uc ]
[; ;picuno.c: 2963: c1=Str1[i];
"2963
[e = _c1 *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 2964: c2=Str2[0];
"2964
[e = _c2 *U + _Str2 * -> -> 0 `i `x -> -> # *U _Str2 `i `x ]
[; ;picuno.c: 2965: if(c1==c2){
"2965
[e $ ! == -> _c1 `i -> _c2 `i 1520  ]
{
[; ;picuno.c: 2966: while(j<l2){
"2966
[e $U 1521  ]
[e :U 1522 ]
{
[; ;picuno.c: 2967: if(c1!=c2) goto NEXTC;
"2967
[e $ ! != -> _c1 `i -> _c2 `i 1524  ]
[e $U 1525  ]
[e :U 1524 ]
[; ;picuno.c: 2968: j++;
"2968
[e ++ _j -> -> 1 `i `uc ]
[; ;picuno.c: 2969: c1=Str1[i+j];
"2969
[e = _c1 *U + _Str1 * -> + -> _i `i -> _j `i `x -> -> # *U _Str1 `i `x ]
[; ;picuno.c: 2970: c2=Str2[j];
"2970
[e = _c2 *U + _Str2 * -> _j `ux -> -> # *U _Str2 `ui `ux ]
"2971
}
[e :U 1521 ]
"2966
[e $ < -> _j `i -> _l2 `i 1522  ]
[e :U 1523 ]
[; ;picuno.c: 2971: }
[; ;picuno.c: 2972: return i+1;
"2972
[e ) -> + -> _i `i -> 1 `i `uc ]
[e $UE 1508  ]
"2973
}
[e :U 1520 ]
[; ;picuno.c: 2973: }
[; ;picuno.c: 2974: NEXTC:
"2974
[e :U 1525 ]
[; ;picuno.c: 2975: i++;
"2975
[e ++ _i -> -> 1 `i `uc ]
"2976
}
[e :U 1517 ]
"2961
[e $ <= -> _i `i -> _l1 `i 1518  ]
[e :U 1519 ]
[; ;picuno.c: 2976: }
[; ;picuno.c: 2977: return 0;
"2977
[e ) -> -> 0 `i `uc ]
[e $UE 1508  ]
[; ;picuno.c: 2978: }
"2978
[e :UE 1508 ]
}
"2983
[v _FindChar `(uc ~T0 @X0 1 ef3`uc`*uc`uc ]
"2984
{
[; ;picuno.c: 2983: unsigned char FindChar(unsigned char SPos, unsigned char *Str1, unsigned char FC)
[; ;picuno.c: 2984: {
[e :U _FindChar ]
"2983
[v _SPos `uc ~T0 @X0 1 r1 ]
[v _Str1 `*uc ~T0 @X0 1 r2 ]
[v _FC `uc ~T0 @X0 1 r3 ]
"2984
[f ]
"2985
[v _i `uc ~T0 @X0 1 a ]
[v _CH `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2985: unsigned char i,CH;
[; ;picuno.c: 2987: i=SPos;
"2987
[e = _i _SPos ]
[; ;picuno.c: 2988: CH=Str1[i];
"2988
[e = _CH *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 2989: while(CH){
"2989
[e $U 1527  ]
[e :U 1528 ]
{
[; ;picuno.c: 2990: if(CH==FC) return i+1;
"2990
[e $ ! == -> _CH `i -> _FC `i 1530  ]
[e ) -> + -> _i `i -> 1 `i `uc ]
[e $UE 1526  ]
[e :U 1530 ]
[; ;picuno.c: 2991: i++;
"2991
[e ++ _i -> -> 1 `i `uc ]
[; ;picuno.c: 2992: CH=Str1[i];
"2992
[e = _CH *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
"2993
}
[e :U 1527 ]
"2989
[e $ != -> _CH `i -> -> -> 0 `i `uc `i 1528  ]
[e :U 1529 ]
[; ;picuno.c: 2993: }
[; ;picuno.c: 2994: return 0;
"2994
[e ) -> -> 0 `i `uc ]
[e $UE 1526  ]
[; ;picuno.c: 2995: }
"2995
[e :UE 1526 ]
}
"2998
[v _StrToUInt `(ui ~T0 @X0 1 ef1`*uc ]
"2999
{
[; ;picuno.c: 2998: unsigned int StrToUInt(unsigned char *Str1)
[; ;picuno.c: 2999: {
[e :U _StrToUInt ]
"2998
[v _Str1 `*uc ~T0 @X0 1 r1 ]
"2999
[f ]
"3000
[v _c `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 3000: unsigned char c,i=0;
[e = _i -> -> 0 `i `uc ]
"3001
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 3001: unsigned int dd=0;
[e = _dd -> -> 0 `i `ui ]
[; ;picuno.c: 3003: while(1){
"3003
[e :U 1533 ]
{
[; ;picuno.c: 3004: c=Str1[i++];
"3004
[e = _c *U + _Str1 * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 3005: if('0'<=c && c<='9'){
"3005
[e $ ! && <= -> 48 `ui -> _c `ui <= -> _c `ui -> 57 `ui 1535  ]
{
[; ;picuno.c: 3006: dd *= 10;
"3006
[e =* _dd -> -> 10 `i `ui ]
[; ;picuno.c: 3007: dd += (c-'0');
"3007
[e =+ _dd - -> _c `ui -> 48 `ui ]
"3008
}
[; ;picuno.c: 3008: }else{
[e $U 1536  ]
[e :U 1535 ]
{
[; ;picuno.c: 3009: break;
"3009
[e $U 1534  ]
"3010
}
[e :U 1536 ]
[; ;picuno.c: 3010: }
[; ;picuno.c: 3011: if(i>5) break;
"3011
[e $ ! > -> _i `i -> 5 `i 1537  ]
[e $U 1534  ]
[e :U 1537 ]
"3012
}
[e :U 1532 ]
"3003
[e $U 1533  ]
[e :U 1534 ]
[; ;picuno.c: 3012: }
[; ;picuno.c: 3013: return(dd);
"3013
[e ) _dd ]
[e $UE 1531  ]
[; ;picuno.c: 3014: }
"3014
[e :UE 1531 ]
}
"3019
[v _blink `(v ~T0 @X0 1 ef ]
"3020
{
[; ;picuno.c: 3019: void blink(void)
[; ;picuno.c: 3020: {
[e :U _blink ]
[f ]
[; ;picuno.c: 3021: TRISDbits.TRISD2=0;
"3021
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 3022: LATDbits.LATD2=0;
"3022
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 3023: for(unsigned char i=0;i<5;i++)
"3023
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 1539  ]
[e $U 1540  ]
"3024
[e :U 1539 ]
[; ;picuno.c: 3024: {
{
[; ;picuno.c: 3025: LATDbits.LATD2 ^= 1;
"3025
[e =^ . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 3026: delay(200);
"3026
[e ( _delay (1 -> -> 200 `i `ui ]
"3027
}
"3023
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 1539  ]
[e :U 1540 ]
"3027
}
[; ;picuno.c: 3027: }
[; ;picuno.c: 3028: }
"3028
[e :UE 1538 ]
}
