{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:44:23 2015 " "Info: Processing started: Thu Nov 26 21:44:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CommModem -c CommModem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_encoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hamming_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamm_encoder " "Info: Found entity 1: hamm_encoder" {  } { { "hamming_Encoder.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Encoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hamming_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamm_decoder " "Info: Found entity 1: hamm_decoder" {  } { { "hamming_Decoder.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commmodem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file commmodem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CommModem " "Info: Found entity 1: CommModem" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkGen " "Info: Found entity 1: ClkGen" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CommModem " "Info: Elaborating entity \"CommModem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_received CommModem.v(86) " "Warning (10036): Verilog HDL or VHDL warning at CommModem.v(86): object \"temp_received\" assigned a value but never read" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkGen ClkGen:cg " "Info: Elaborating entity \"ClkGen\" for hierarchy \"ClkGen:cg\"" {  } { { "CommModem.v" "cg" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClkGen.v(46) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(46): truncated value with size 32 to match size of target (4)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClkGen.v(126) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(126): truncated value with size 32 to match size of target (4)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ClkGen.v(148) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(148): truncated value with size 32 to match size of target (9)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamm_encoder hamm_encoder:test_encoder2 " "Info: Elaborating entity \"hamm_encoder\" for hierarchy \"hamm_encoder:test_encoder2\"" {  } { { "CommModem.v" "test_encoder2" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamm_decoder hamm_decoder:test_decoder2 " "Info: Elaborating entity \"hamm_decoder\" for hierarchy \"hamm_decoder:test_decoder2\"" {  } { { "CommModem.v" "test_decoder2" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[0\] " "Warning (15610): No output dependent on input pin \"error\[0\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[1\] " "Warning (15610): No output dependent on input pin \"error\[1\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[2\] " "Warning (15610): No output dependent on input pin \"error\[2\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[3\] " "Warning (15610): No output dependent on input pin \"error\[3\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:44:24 2015 " "Info: Processing ended: Thu Nov 26 21:44:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:44:25 2015 " "Info: Processing started: Thu Nov 26 21:44:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CommModem -c CommModem " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CommModem EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"CommModem\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 46 " "Critical Warning: No exact pin location assignment(s) for 8 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[0\] " "Info: Pin sent\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[0] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[1\] " "Info: Pin sent\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[1] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[2\] " "Info: Pin sent\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[2] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[3\] " "Info: Pin sent\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[3] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[4\] " "Info: Pin sent\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[4] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[5\] " "Info: Pin sent\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[5] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[6\] " "Info: Pin sent\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[6] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sent\[7\] " "Info: Pin sent\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { sent[7] } } } { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 31 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sent[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CommModem.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CommModem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 27 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 36 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 10 26 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 38 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 9 29 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 14 21 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 35 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 38 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADRESET " "Warning: Node \"ADRESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCLK " "Warning: Node \"BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CCLK " "Warning: Node \"CCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CI " "Warning: Node \"CI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN " "Warning: Node \"CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CO " "Warning: Node \"CO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Warning: Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[0\] " "Warning: Node \"DBP2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[1\] " "Warning: Node \"DBP2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[2\] " "Warning: Node \"DBP2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[3\] " "Warning: Node \"DBP2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[4\] " "Warning: Node \"DBP2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[5\] " "Warning: Node \"DBP2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[6\] " "Warning: Node \"DBP2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[7\] " "Warning: Node \"DBP2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[0\] " "Warning: Node \"DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[1\] " "Warning: Node \"DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[2\] " "Warning: Node \"DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[3\] " "Warning: Node \"DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[4\] " "Warning: Node \"DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[5\] " "Warning: Node \"DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[6\] " "Warning: Node \"DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DB\[7\] " "Warning: Node \"DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[0\] " "Warning: Node \"DDS_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[1\] " "Warning: Node \"DDS_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[2\] " "Warning: Node \"DDS_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[3\] " "Warning: Node \"DDS_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[4\] " "Warning: Node \"DDS_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[5\] " "Warning: Node \"DDS_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[6\] " "Warning: Node \"DDS_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[7\] " "Warning: Node \"DDS_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DR " "Warning: Node \"DR\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DX " "Warning: Node \"DX\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DX" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FQ_UD " "Warning: Node \"FQ_UD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FQ_UD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSR " "Warning: Node \"FSR\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSX " "Warning: Node \"FSX\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSX" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MCLK " "Warning: Node \"MCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PAM_CLK " "Warning: Node \"PAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[0\] " "Warning: Node \"TestD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[10\] " "Warning: Node \"TestD\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[11\] " "Warning: Node \"TestD\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[12\] " "Warning: Node \"TestD\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[13\] " "Warning: Node \"TestD\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[14\] " "Warning: Node \"TestD\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[15\] " "Warning: Node \"TestD\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[1\] " "Warning: Node \"TestD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[2\] " "Warning: Node \"TestD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[3\] " "Warning: Node \"TestD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[4\] " "Warning: Node \"TestD\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[5\] " "Warning: Node \"TestD\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[6\] " "Warning: Node \"TestD\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[7\] " "Warning: Node \"TestD\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[8\] " "Warning: Node \"TestD\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[9\] " "Warning: Node \"TestD\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "W_CLK " "Warning: Node \"W_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "W_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[0\] " "Warning: Node \"com\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[1\] " "Warning: Node \"com\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[2\] " "Warning: Node \"com\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[3\] " "Warning: Node \"com\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Warning: Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Warning: Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segClk " "Warning: Node \"segClk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segClk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segData " "Warning: Node \"segData\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segData" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X71_Y37 X82_Y49 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X71_Y37 to location X82_Y49" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.fit.smsg " "Info: Generated suppressed messages file C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Info: Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:44:38 2015 " "Info: Processing ended: Thu Nov 26 21:44:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:44:39 2015 " "Info: Processing started: Thu Nov 26 21:44:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CommModem -c CommModem " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:44:39 2015 " "Info: Processing started: Thu Nov 26 21:44:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CommModem -c CommModem " "Info: Command: quartus_sta CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CommModem.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CommModem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info: No clocks to report" {  } {  } 0 0 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Info: Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:44:42 2015 " "Info: Processing ended: Thu Nov 26 21:44:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Info: Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:44:44 2015 " "Info: Processing ended: Thu Nov 26 21:44:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Info: Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
