Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 26 12:04:10 2018
| Host         : eecs-digital-15 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             723 |          213 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           21 |
| Yes          | No                    | No                     |            5657 |         1190 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|       Clock Signal       |                                                                  Enable Signal                                                                  |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF          |                                                                                                                                                 |                                      |                1 |              2 |
|  clock_25mhz_BUFG        | scgame/params/characterYSpeed                                                                                                                   |                                      |                1 |              4 |
|  clockgen2/inst/clk_out1 | xadc_demo/eoc_out                                                                                                                               |                                      |                1 |              4 |
|  clock_25mhz_BUFG        |                                                                                                                                                 | display/counter_reg[2]               |                3 |              4 |
|  clock_25mhz_BUFG        |                                                                                                                                                 | display/strobe[2]_i_1_n_0            |                1 |              4 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_3                                                                                       |                                      |                4 |              5 |
|  clock_25mhz_BUFG        | scgame/params/voiceSensitivity                                                                                                                  |                                      |                2 |              5 |
|  clock_25mhz_BUFG        | scgame/params/value[4]_i_1_n_0                                                                                                                  |                                      |                2 |              5 |
|  clock_25mhz_BUFG        | scgame/params/value[4]_i_1_n_0                                                                                                                  | scgame/params/value[9]_i_1_n_0       |                1 |              5 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_2                                                                                       |                                      |                3 |              7 |
|  clock_25mhz_BUFG        | scgame/us/height_reg[9]                                                                                                                         | scgame/game/height[9]_i_1_n_0        |                2 |              7 |
|  clock_25mhz_BUFG        | scgame/game/current_data_bus[7]_i_1_n_0                                                                                                         |                                      |                2 |              8 |
|  clock_25mhz_BUFG        | BTNC_IBUF                                                                                                                                       |                                      |                2 |              8 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                                                       |                                      |                7 |              9 |
|  clock_25mhz_BUFG        | vga1/hreset                                                                                                                                     | vga1/vcount0                         |                3 |             10 |
|  clock_25mhz_BUFG        |                                                                                                                                                 | scgame/game/vga1/hreset              |                4 |             10 |
|  clock_25mhz_BUFG        | scgame/params/wallDistance                                                                                                                      |                                      |                3 |             10 |
|  clock_25mhz_BUFG        | scgame/game/vga1/hreset                                                                                                                         | scgame/game/vga1/vcount0             |                4 |             10 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                                                       |                                      |                8 |             11 |
|  clock_25mhz_BUFG        |                                                                                                                                                 | vga1/hreset                          |                5 |             11 |
|  clockgen2/inst/clk_out1 | pwm_out/new_pwm[10]_i_1_n_0                                                                                                                     |                                      |                3 |             11 |
|  clockgen2/inst/clk_out1 | bram_to_fft_0/send_count                                                                                                                        | vsync_synchronize/send_count_reg[11] |                3 |             12 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                       |                                      |                3 |             12 |
|  clockgen2/inst/clk_out1 | osamp16_1/done_osample16                                                                                                                        |                                      |                3 |             12 |
|  clockgen2/inst/clk_out1 | bram_to_fft_0/addr[0]_i_1_n_0                                                                                                                   |                                      |                3 |             12 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                    |                                      |                3 |             13 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[11][0]                                                           |                                      |                2 |             13 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                        |                                      |                2 |             13 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                         |                                      |                5 |             13 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce  |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                            |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                        |                                      |                5 |             14 |
|  clockgen2/inst/clk_out1 | osamp16_1/oversample[13]_i_1_n_0                                                                                                                |                                      |                4 |             14 |
|  clockgen2/inst/clk_out1 | bram_to_fft_0/frame_tdata[15]_i_1_n_0                                                                                                           |                                      |                6 |             16 |
|  clockgen2/inst/clk_out1 | xadc_demo/eoc_out                                                                                                                               | osamp16_1/oversample[13]_i_1_n_0     |                4 |             16 |
|  clockgen2/inst/clk_out1 | fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE                                                                       |                                      |                5 |             16 |
|  clockgen2/inst/clk_out2 | fft_histogram/max_val_0                                                                                                                         | vga1/max_val_reg[15]                 |                4 |             16 |
|  clock_25mhz_BUFG        | scgame/game/new_x[19]_i_2_n_0                                                                                                                   | scgame/game/new_x[19]_i_1_n_0        |                5 |             20 |
|  clockgen2/inst/clk_out2 |                                                                                                                                                 |                                      |                8 |             25 |
|  clock_25mhz_BUFG        |                                                                                                                                                 | scgame/us/count[31]_i_1_n_0          |                8 |             31 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                         |                                      |                8 |             33 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                    |                                      |                6 |             33 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                       |                                      |                5 |             33 |
|  clock_25mhz_BUFG        |                                                                                                                                                 |                                      |               20 |             40 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                    |                                      |                6 |             44 |
|  clockgen2/inst/clk_out1 |                                                                                                                                                 |                                      |              208 |            725 |
|  clockgen2/inst/clk_out1 | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                  |                                      |             1257 |           6449 |
+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+


