{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707799513979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707799513979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:45:13 2024 " "Processing started: Mon Feb 12 20:45:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707799513979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799513979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799513979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707799514238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707799514238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivider.v(32) " "Verilog HDL information at ClkDivider.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "ClkDivider.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/ClkDivider.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707799518385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "ClkDivider.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/ClkDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "SevenSegDecoder.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/SevenSegDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_in_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_in_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_in_sm " "Found entity 1: shift_in_sm" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_code_check_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file valid_code_check_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_code_check_sm " "Found entity 1: valid_code_check_sm" {  } { { "valid_code_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/valid_code_check_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518389 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 keypad_check_sm.v(48) " "Verilog HDL Expression warning at keypad_check_sm.v(48): truncated literal to match 11 bits" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1707799518390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 keypad_check_sm.v(56) " "Verilog HDL Expression warning at keypad_check_sm.v(56): truncated literal to match 11 bits" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1707799518390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 keypad_check_sm.v(64) " "Verilog HDL Expression warning at keypad_check_sm.v(64): truncated literal to match 11 bits" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1707799518390 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 keypad_check_sm.v(72) " "Verilog HDL Expression warning at keypad_check_sm.v(72): truncated literal to match 11 bits" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1707799518390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_check_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_check_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_check_sm " "Found entity 1: keypad_check_sm" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707799518391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707799518406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seven_segment TopLevel.v(7) " "Output port \"seven_segment\" at TopLevel.v(7) has no driver" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707799518407 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u1 " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u1\"" {  } { { "TopLevel.v" "u1" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ClkDivider.v(44) " "Verilog HDL assignment warning at ClkDivider.v(44): truncated value with size 32 to match size of target (17)" {  } { { "ClkDivider.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/ClkDivider.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707799518411 "|TopLevel|ClkDivider:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:u2 " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:u2\"" {  } { { "TopLevel.v" "u2" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ClkDivider.v(44) " "Verilog HDL assignment warning at ClkDivider.v(44): truncated value with size 32 to match size of target (25)" {  } { { "ClkDivider.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/ClkDivider.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707799518412 "|TopLevel|ClkDivider:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:c1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:c1\"" {  } { { "TopLevel.v" "c1" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:c2 " "Elaborating entity \"Counter\" for hierarchy \"Counter:c2\"" {  } { { "TopLevel.v" "c2" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_check_sm keypad_check_sm:sm1 " "Elaborating entity \"keypad_check_sm\" for hierarchy \"keypad_check_sm:sm1\"" {  } { { "TopLevel.v" "sm1" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(143) " "Verilog HDL Always Construct warning at keypad_check_sm.v(143): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col_check keypad_check_sm.v(146) " "Verilog HDL Always Construct warning at keypad_check_sm.v(146): variable \"col_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(157) " "Verilog HDL Always Construct warning at keypad_check_sm.v(157): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col_check keypad_check_sm.v(160) " "Verilog HDL Always Construct warning at keypad_check_sm.v(160): variable \"col_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(171) " "Verilog HDL Always Construct warning at keypad_check_sm.v(171): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col_check keypad_check_sm.v(174) " "Verilog HDL Always Construct warning at keypad_check_sm.v(174): variable \"col_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(185) " "Verilog HDL Always Construct warning at keypad_check_sm.v(185): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col_check keypad_check_sm.v(188) " "Verilog HDL Always Construct warning at keypad_check_sm.v(188): variable \"col_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(199) " "Verilog HDL Always Construct warning at keypad_check_sm.v(199): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout keypad_check_sm.v(201) " "Verilog HDL Always Construct warning at keypad_check_sm.v(201): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col_check keypad_check_sm.v(202) " "Verilog HDL Always Construct warning at keypad_check_sm.v(202): variable \"col_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter keypad_check_sm.v(205) " "Verilog HDL Always Construct warning at keypad_check_sm.v(205): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 keypad_check_sm.v(205) " "Verilog HDL assignment warning at keypad_check_sm.v(205): truncated value with size 32 to match size of target (3)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(211) " "Verilog HDL Always Construct warning at keypad_check_sm.v(211): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout keypad_check_sm.v(213) " "Verilog HDL Always Construct warning at keypad_check_sm.v(213): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row_check keypad_check_sm.v(219) " "Verilog HDL Always Construct warning at keypad_check_sm.v(219): variable \"row_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row_check keypad_check_sm.v(106) " "Verilog HDL Always Construct warning at keypad_check_sm.v(106): inferring latch(es) for variable \"row_check\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout keypad_check_sm.v(106) " "Verilog HDL Always Construct warning at keypad_check_sm.v(106): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707799518413 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] keypad_check_sm.v(106) " "Inferred latch for \"dout\[0\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] keypad_check_sm.v(106) " "Inferred latch for \"dout\[1\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] keypad_check_sm.v(106) " "Inferred latch for \"dout\[2\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] keypad_check_sm.v(106) " "Inferred latch for \"dout\[3\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_check\[0\] keypad_check_sm.v(106) " "Inferred latch for \"row_check\[0\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_check\[1\] keypad_check_sm.v(106) " "Inferred latch for \"row_check\[1\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_check\[2\] keypad_check_sm.v(106) " "Inferred latch for \"row_check\[2\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_check\[3\] keypad_check_sm.v(106) " "Inferred latch for \"row_check\[3\]\" at keypad_check_sm.v(106)" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|TopLevel|keypad_check_sm:sm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_in_sm shift_in_sm:sm2 " "Elaborating entity \"shift_in_sm\" for hierarchy \"shift_in_sm:sm2\"" {  } { { "TopLevel.v" "sm2" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(113) " "Verilog HDL Always Construct warning at shift_in_sm.v(113): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din shift_in_sm.v(113) " "Verilog HDL Always Construct warning at shift_in_sm.v(113): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(119) " "Verilog HDL Always Construct warning at shift_in_sm.v(119): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din shift_in_sm.v(119) " "Verilog HDL Always Construct warning at shift_in_sm.v(119): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(125) " "Verilog HDL Always Construct warning at shift_in_sm.v(125): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518414 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din shift_in_sm.v(125) " "Verilog HDL Always Construct warning at shift_in_sm.v(125): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din shift_in_sm.v(131) " "Verilog HDL Always Construct warning at shift_in_sm.v(131): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(131) " "Verilog HDL Always Construct warning at shift_in_sm.v(131): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(137) " "Verilog HDL Always Construct warning at shift_in_sm.v(137): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dout shift_in_sm.v(143) " "Verilog HDL Always Construct warning at shift_in_sm.v(143): variable \"dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout shift_in_sm.v(102) " "Verilog HDL Always Construct warning at shift_in_sm.v(102): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] shift_in_sm.v(102) " "Inferred latch for \"dout\[0\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] shift_in_sm.v(102) " "Inferred latch for \"dout\[1\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] shift_in_sm.v(102) " "Inferred latch for \"dout\[2\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] shift_in_sm.v(102) " "Inferred latch for \"dout\[3\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] shift_in_sm.v(102) " "Inferred latch for \"dout\[4\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] shift_in_sm.v(102) " "Inferred latch for \"dout\[5\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] shift_in_sm.v(102) " "Inferred latch for \"dout\[6\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] shift_in_sm.v(102) " "Inferred latch for \"dout\[7\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] shift_in_sm.v(102) " "Inferred latch for \"dout\[8\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] shift_in_sm.v(102) " "Inferred latch for \"dout\[9\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] shift_in_sm.v(102) " "Inferred latch for \"dout\[10\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] shift_in_sm.v(102) " "Inferred latch for \"dout\[11\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] shift_in_sm.v(102) " "Inferred latch for \"dout\[12\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] shift_in_sm.v(102) " "Inferred latch for \"dout\[13\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] shift_in_sm.v(102) " "Inferred latch for \"dout\[14\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] shift_in_sm.v(102) " "Inferred latch for \"dout\[15\]\" at shift_in_sm.v(102)" {  } { { "shift_in_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/shift_in_sm.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 "|shift_in_sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valid_code_check_sm valid_code_check_sm:sm3 " "Elaborating entity \"valid_code_check_sm\" for hierarchy \"valid_code_check_sm:sm3\"" {  } { { "TopLevel.v" "sm3" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707799518695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_check_sm:sm1\|row_check\[0\] " "Latch keypad_check_sm:sm1\|row_check\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_check_sm:sm1\|state.00000000010 " "Ports D and ENA on the latch are fed by the same signal keypad_check_sm:sm1\|state.00000000010" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707799518700 ""}  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707799518700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_check_sm:sm1\|row_check\[1\] " "Latch keypad_check_sm:sm1\|row_check\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_check_sm:sm1\|state.00000000010 " "Ports D and ENA on the latch are fed by the same signal keypad_check_sm:sm1\|state.00000000010" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707799518700 ""}  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707799518700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_check_sm:sm1\|row_check\[2\] " "Latch keypad_check_sm:sm1\|row_check\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_check_sm:sm1\|state.00000000100 " "Ports D and ENA on the latch are fed by the same signal keypad_check_sm:sm1\|state.00000000100" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707799518700 ""}  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707799518700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad_check_sm:sm1\|row_check\[3\] " "Latch keypad_check_sm:sm1\|row_check\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad_check_sm:sm1\|state.00000001000 " "Ports D and ENA on the latch are fed by the same signal keypad_check_sm:sm1\|state.00000001000" {  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707799518700 ""}  } { { "keypad_check_sm.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/keypad_check_sm.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707799518700 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[0\] GND " "Pin \"seven_segment\[0\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[1\] GND " "Pin \"seven_segment\[1\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[2\] GND " "Pin \"seven_segment\[2\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[3\] GND " "Pin \"seven_segment\[3\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[4\] GND " "Pin \"seven_segment\[4\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[5\] GND " "Pin \"seven_segment\[5\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[6\] GND " "Pin \"seven_segment\[6\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[7\] GND " "Pin \"seven_segment\[7\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[8\] GND " "Pin \"seven_segment\[8\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[9\] GND " "Pin \"seven_segment\[9\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[10\] GND " "Pin \"seven_segment\[10\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[11\] GND " "Pin \"seven_segment\[11\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[12\] GND " "Pin \"seven_segment\[12\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[13\] GND " "Pin \"seven_segment\[13\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[14\] GND " "Pin \"seven_segment\[14\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[15\] GND " "Pin \"seven_segment\[15\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[16\] GND " "Pin \"seven_segment\[16\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[17\] GND " "Pin \"seven_segment\[17\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[18\] GND " "Pin \"seven_segment\[18\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[19\] GND " "Pin \"seven_segment\[19\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[20\] GND " "Pin \"seven_segment\[20\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[21\] GND " "Pin \"seven_segment\[21\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[22\] GND " "Pin \"seven_segment\[22\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[23\] GND " "Pin \"seven_segment\[23\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[24\] GND " "Pin \"seven_segment\[24\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[25\] GND " "Pin \"seven_segment\[25\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[26\] GND " "Pin \"seven_segment\[26\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[27\] GND " "Pin \"seven_segment\[27\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|seven_segment[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/TopLevel.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707799518716 "|TopLevel|led_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707799518716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707799518765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799518901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707799518978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707799518978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707799518999 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707799518999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707799518999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707799518999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707799519012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:45:19 2024 " "Processing ended: Mon Feb 12 20:45:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707799519012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707799519012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707799519012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707799519012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707799521818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707799521818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:45:21 2024 " "Processing started: Mon Feb 12 20:45:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707799521818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707799521818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707799521818 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707799521861 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1707799521862 ""}
{ "Info" "0" "" "Revision = Lab4" {  } {  } 0 0 "Revision = Lab4" 0 0 "Fitter" 0 0 1707799521862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707799521962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707799521963 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707799521969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707799521998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707799521999 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707799522228 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707799522238 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707799522285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "No exact pin location assignment(s) for 41 pins of 41 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707799522447 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707799527883 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 42 global CLKCTRL_G10 " "clk~inputCLKENA0 with 42 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1707799527980 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1707799527980 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799527980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707799527982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707799527982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707799527983 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707799527983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707799527983 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707799527983 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707799528359 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707799528360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707799528360 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707799528361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707799528362 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707799528363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707799528375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707799528376 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707799528376 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799528394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707799531323 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707799531442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799547813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707799579004 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707799580251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799580251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707799580899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707799582887 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707799582887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707799583790 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707799583790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799583793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707799584752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707799584776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707799585000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707799585000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707799585218 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707799586858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/output_files/Lab4.fit.smsg " "Generated suppressed messages file C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/output_files/Lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707799587085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7649 " "Peak virtual memory: 7649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707799587360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:46:27 2024 " "Processing ended: Mon Feb 12 20:46:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707799587360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707799587360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707799587360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707799587360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707799588232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707799588232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:46:28 2024 " "Processing started: Mon Feb 12 20:46:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707799588232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707799588232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707799588232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707799588618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707799591238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707799591564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:46:31 2024 " "Processing ended: Mon Feb 12 20:46:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707799591564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707799591564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707799591564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707799591564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707799592180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707799592471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707799592471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:46:32 2024 " "Processing started: Mon Feb 12 20:46:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707799592471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707799592471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c Lab4 " "Command: quartus_sta Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707799592471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707799592516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707799592872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707799592872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799592901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799592901 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707799593193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4.sdc " "Synopsys Design Constraints File file not found: 'Lab4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707799593204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593204 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707799593205 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkDivider:u1\|clk_out ClkDivider:u1\|clk_out " "create_clock -period 1.000 -name ClkDivider:u1\|clk_out ClkDivider:u1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707799593205 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad_check_sm:sm1\|state.00100000000 keypad_check_sm:sm1\|state.00100000000 " "create_clock -period 1.000 -name keypad_check_sm:sm1\|state.00100000000 keypad_check_sm:sm1\|state.00100000000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707799593205 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkDivider:u2\|clk_out ClkDivider:u2\|clk_out " "create_clock -period 1.000 -name ClkDivider:u2\|clk_out ClkDivider:u2\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707799593205 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad_check_sm:sm1\|state.00000000001 keypad_check_sm:sm1\|state.00000000001 " "create_clock -period 1.000 -name keypad_check_sm:sm1\|state.00000000001 keypad_check_sm:sm1\|state.00000000001" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707799593205 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707799593205 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707799593206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707799593207 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707799593208 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707799593212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707799593222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707799593222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.974 " "Worst-case setup slack is -5.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.974            -112.170 clk  " "   -5.974            -112.170 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.158             -11.830 keypad_check_sm:sm1\|state.00100000000  " "   -3.158             -11.830 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340             -21.340 ClkDivider:u1\|clk_out  " "   -2.340             -21.340 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.025              -6.590 keypad_check_sm:sm1\|state.00000000001  " "   -2.025              -6.590 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.802              -6.737 ClkDivider:u2\|clk_out  " "   -1.802              -6.737 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.074 " "Worst-case hold slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.074               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 ClkDivider:u1\|clk_out  " "    0.165               0.000 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk  " "    0.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 ClkDivider:u2\|clk_out  " "    0.606               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 keypad_check_sm:sm1\|state.00100000000  " "    1.188               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799593226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799593227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.179 clk  " "   -0.394             -28.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.780 ClkDivider:u1\|clk_out  " "   -0.394              -7.780 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.508 ClkDivider:u2\|clk_out  " "   -0.394              -2.508 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.319               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.390               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593228 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707799593236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707799593256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707799593767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707799593794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707799593798 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707799593798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.940 " "Worst-case setup slack is -5.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.940            -107.347 clk  " "   -5.940            -107.347 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012             -11.342 keypad_check_sm:sm1\|state.00100000000  " "   -3.012             -11.342 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.274             -20.577 ClkDivider:u1\|clk_out  " "   -2.274             -20.577 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -6.349 keypad_check_sm:sm1\|state.00000000001  " "   -1.947              -6.349 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719              -6.240 ClkDivider:u2\|clk_out  " "   -1.719              -6.240 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.020 " "Worst-case hold slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.020               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 ClkDivider:u1\|clk_out  " "    0.243               0.000 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk  " "    0.346               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 ClkDivider:u2\|clk_out  " "    0.529               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 keypad_check_sm:sm1\|state.00100000000  " "    1.052               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799593803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799593805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.954 clk  " "   -0.394             -28.954 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.465 ClkDivider:u1\|clk_out  " "   -0.394              -7.465 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.314 ClkDivider:u2\|clk_out  " "   -0.394              -2.314 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.318               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.378               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799593806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799593806 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707799593813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707799593909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707799594335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707799594363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707799594364 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707799594364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.326 " "Worst-case setup slack is -3.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326             -47.672 clk  " "   -3.326             -47.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -6.241 keypad_check_sm:sm1\|state.00100000000  " "   -1.670              -6.241 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -9.519 ClkDivider:u1\|clk_out  " "   -1.075              -9.519 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.029              -3.446 keypad_check_sm:sm1\|state.00000000001  " "   -1.029              -3.446 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -2.652 ClkDivider:u2\|clk_out  " "   -0.697              -2.652 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.109 " "Worst-case hold slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.109 ClkDivider:u1\|clk_out  " "   -0.109              -0.109 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 ClkDivider:u2\|clk_out  " "    0.200               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.208               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.828               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799594369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799594370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.272 " "Worst-case minimum pulse width slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -2.623 clk  " "   -0.272              -2.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 ClkDivider:u1\|clk_out  " "    0.029               0.000 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 ClkDivider:u2\|clk_out  " "    0.111               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.428               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.464               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594371 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707799594379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707799594473 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707799594474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707799594474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.956 " "Worst-case setup slack is -2.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956             -40.550 clk  " "   -2.956             -40.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490              -5.585 keypad_check_sm:sm1\|state.00100000000  " "   -1.490              -5.585 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929              -8.107 ClkDivider:u1\|clk_out  " "   -0.929              -8.107 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -3.074 keypad_check_sm:sm1\|state.00000000001  " "   -0.923              -3.074 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607              -2.251 ClkDivider:u2\|clk_out  " "   -0.607              -2.251 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.128 " "Worst-case hold slack is -0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.128 ClkDivider:u1\|clk_out  " "   -0.128              -0.128 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 ClkDivider:u2\|clk_out  " "    0.142               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.179               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk  " "    0.208               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.743               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799594478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707799594480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.298 " "Worst-case minimum pulse width slack is -0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -3.281 clk  " "   -0.298              -3.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 ClkDivider:u1\|clk_out  " "    0.033               0.000 ClkDivider:u1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 ClkDivider:u2\|clk_out  " "    0.131               0.000 ClkDivider:u2\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 keypad_check_sm:sm1\|state.00000000001  " "    0.435               0.000 keypad_check_sm:sm1\|state.00000000001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 keypad_check_sm:sm1\|state.00100000000  " "    0.460               0.000 keypad_check_sm:sm1\|state.00100000000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707799594481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707799594481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707799595360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707799595360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707799595392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:46:35 2024 " "Processing ended: Mon Feb 12 20:46:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707799595392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707799595392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707799595392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707799595392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707799596230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707799596230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 20:46:36 2024 " "Processing started: Mon Feb 12 20:46:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707799596230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707799596230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707799596230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707799596713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab4.vo C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/simulation/questa/ simulation " "Generated file Lab4.vo in folder \"C:/Users/drago/OneDrive/Desktop/CST231 HW/Lab4/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707799596741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707799596762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 20:46:36 2024 " "Processing ended: Mon Feb 12 20:46:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707799596762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707799596762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707799596762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707799596762 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707799597349 ""}
