# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../echo_128-ui-ie-flat-dd/root.srcs/sources_1/imports/new/axi_fifo_n3.vhd" \
"../../../../root.srcs/sources_1/imports/new/axi_fifo_n3.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../root.srcs/sources_1/imports/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../root.srcs/sources_1/imports/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl axi_master_burst_v2_0_7  \
"../../../../root.srcs/sources_1/imports/new/axi_master_burst_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../echo_128-ui-ie-flat-dd/root.srcs/sources_1/imports/new/axi_fifo_v3.vhd" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/countdown.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fix2fp_and_scaledown.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fix2fp_flopoco_f250.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fp2fix_and_scaleup.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fp2fix_flopoco_f250.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fp_prod_flopoco_f250.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/fpc_to_i2s.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/hs_merger_one.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/i2s_to_fpc.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/i2s_transceiver.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/input_interface.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/output_interface.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/static_delay_100_circuit.vhd" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/components/store_send.vhdl" \
"../../../../../../vhdl/static_delay_100-ui-ie-flat-dd/static_delay_100_top.vhd" \
"../../../../root.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../root.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd" \
"../../../../root.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd" \
"../../../../root.ip_user_files/bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd" \
"../../../../root.ip_user_files/bd/design_1/ip/design_1_audio_interface_wrap_0_0/sim/design_1_audio_interface_wrap_0_0.vhd" \
"../../../../root.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../root.srcs/sources_1/imports/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
