#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x219e6a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x219e830 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x21ae730 .functor NOT 1, L_0x21dc130, C4<0>, C4<0>, C4<0>;
L_0x21dbe90 .functor XOR 1, L_0x21dbd30, L_0x21dbdf0, C4<0>, C4<0>;
L_0x21dc020 .functor XOR 1, L_0x21dbe90, L_0x21dbf50, C4<0>, C4<0>;
v0x21d6300_0 .net *"_ivl_10", 0 0, L_0x21dbf50;  1 drivers
v0x21d6400_0 .net *"_ivl_12", 0 0, L_0x21dc020;  1 drivers
v0x21d64e0_0 .net *"_ivl_2", 0 0, L_0x21d82b0;  1 drivers
v0x21d65a0_0 .net *"_ivl_4", 0 0, L_0x21dbd30;  1 drivers
v0x21d6680_0 .net *"_ivl_6", 0 0, L_0x21dbdf0;  1 drivers
v0x21d67b0_0 .net *"_ivl_8", 0 0, L_0x21dbe90;  1 drivers
v0x21d6890_0 .net "a", 0 0, v0x21d2040_0;  1 drivers
v0x21d6930_0 .net "b", 0 0, v0x21d20e0_0;  1 drivers
v0x21d69d0_0 .net "c", 0 0, v0x21d2180_0;  1 drivers
v0x21d6a70_0 .var "clk", 0 0;
v0x21d6b10_0 .net "d", 0 0, v0x21d22c0_0;  1 drivers
v0x21d6bb0_0 .net "q_dut", 0 0, L_0x21dbbd0;  1 drivers
v0x21d6c50_0 .net "q_ref", 0 0, L_0x21d72f0;  1 drivers
v0x21d6cf0_0 .var/2u "stats1", 159 0;
v0x21d6d90_0 .var/2u "strobe", 0 0;
v0x21d6e30_0 .net "tb_match", 0 0, L_0x21dc130;  1 drivers
v0x21d6ef0_0 .net "tb_mismatch", 0 0, L_0x21ae730;  1 drivers
v0x21d6fb0_0 .net "wavedrom_enable", 0 0, v0x21d23b0_0;  1 drivers
v0x21d7050_0 .net "wavedrom_title", 511 0, v0x21d2450_0;  1 drivers
L_0x21d82b0 .concat [ 1 0 0 0], L_0x21d72f0;
L_0x21dbd30 .concat [ 1 0 0 0], L_0x21d72f0;
L_0x21dbdf0 .concat [ 1 0 0 0], L_0x21dbbd0;
L_0x21dbf50 .concat [ 1 0 0 0], L_0x21d72f0;
L_0x21dc130 .cmp/eeq 1, L_0x21d82b0, L_0x21dc020;
S_0x219e9c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x219e830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2189ea0 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x219f120 .functor XOR 1, L_0x2189ea0, v0x21d20e0_0, C4<0>, C4<0>;
L_0x21ae7a0 .functor XOR 1, L_0x219f120, v0x21d2180_0, C4<0>, C4<0>;
L_0x21d72f0 .functor XOR 1, L_0x21ae7a0, v0x21d22c0_0, C4<0>, C4<0>;
v0x21ae9a0_0 .net *"_ivl_0", 0 0, L_0x2189ea0;  1 drivers
v0x21aea40_0 .net *"_ivl_2", 0 0, L_0x219f120;  1 drivers
v0x2189ff0_0 .net *"_ivl_4", 0 0, L_0x21ae7a0;  1 drivers
v0x218a090_0 .net "a", 0 0, v0x21d2040_0;  alias, 1 drivers
v0x21d1400_0 .net "b", 0 0, v0x21d20e0_0;  alias, 1 drivers
v0x21d1510_0 .net "c", 0 0, v0x21d2180_0;  alias, 1 drivers
v0x21d15d0_0 .net "d", 0 0, v0x21d22c0_0;  alias, 1 drivers
v0x21d1690_0 .net "q", 0 0, L_0x21d72f0;  alias, 1 drivers
S_0x21d17f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x219e830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21d2040_0 .var "a", 0 0;
v0x21d20e0_0 .var "b", 0 0;
v0x21d2180_0 .var "c", 0 0;
v0x21d2220_0 .net "clk", 0 0, v0x21d6a70_0;  1 drivers
v0x21d22c0_0 .var "d", 0 0;
v0x21d23b0_0 .var "wavedrom_enable", 0 0;
v0x21d2450_0 .var "wavedrom_title", 511 0;
E_0x2199600/0 .event negedge, v0x21d2220_0;
E_0x2199600/1 .event posedge, v0x21d2220_0;
E_0x2199600 .event/or E_0x2199600/0, E_0x2199600/1;
E_0x2199850 .event posedge, v0x21d2220_0;
E_0x21829f0 .event negedge, v0x21d2220_0;
S_0x21d1b40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21d17f0;
 .timescale -12 -12;
v0x21d1d40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21d1e40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21d17f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21d25b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x219e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21d7420 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d7490 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21d7520 .functor AND 1, L_0x21d7420, L_0x21d7490, C4<1>, C4<1>;
L_0x21d75e0 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21d7680 .functor AND 1, L_0x21d7520, L_0x21d75e0, C4<1>, C4<1>;
L_0x21d7790 .functor NOT 1, v0x21d22c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d7840 .functor AND 1, L_0x21d7680, L_0x21d7790, C4<1>, C4<1>;
L_0x21d7950 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d7a10 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21d7a80 .functor AND 1, L_0x21d7950, L_0x21d7a10, C4<1>, C4<1>;
L_0x21d7bf0 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21d7c60 .functor AND 1, L_0x21d7a80, L_0x21d7bf0, C4<1>, C4<1>;
L_0x21d7d90 .functor AND 1, L_0x21d7c60, v0x21d22c0_0, C4<1>, C4<1>;
L_0x21d7e50 .functor OR 1, L_0x21d7840, L_0x21d7d90, C4<0>, C4<0>;
L_0x21d7d20 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d7fe0 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21d80e0 .functor AND 1, L_0x21d7d20, L_0x21d7fe0, C4<1>, C4<1>;
L_0x21d81f0 .functor AND 1, L_0x21d80e0, v0x21d2180_0, C4<1>, C4<1>;
L_0x21d8350 .functor NOT 1, v0x21d22c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d83c0 .functor AND 1, L_0x21d81f0, L_0x21d8350, C4<1>, C4<1>;
L_0x21d8580 .functor OR 1, L_0x21d7e50, L_0x21d83c0, C4<0>, C4<0>;
L_0x21d8690 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d88d0 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21d8a50 .functor AND 1, L_0x21d8690, L_0x21d88d0, C4<1>, C4<1>;
L_0x21d8c30 .functor AND 1, L_0x21d8a50, v0x21d2180_0, C4<1>, C4<1>;
L_0x21d8e00 .functor AND 1, L_0x21d8c30, v0x21d22c0_0, C4<1>, C4<1>;
L_0x21d90b0 .functor OR 1, L_0x21d8580, L_0x21d8e00, C4<0>, C4<0>;
L_0x21d91c0 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d9320 .functor AND 1, L_0x21d91c0, v0x21d20e0_0, C4<1>, C4<1>;
L_0x21d93e0 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21d9550 .functor AND 1, L_0x21d9320, L_0x21d93e0, C4<1>, C4<1>;
L_0x21d9660 .functor NOT 1, v0x21d22c0_0, C4<0>, C4<0>, C4<0>;
L_0x21d97e0 .functor AND 1, L_0x21d9550, L_0x21d9660, C4<1>, C4<1>;
L_0x21d98f0 .functor OR 1, L_0x21d90b0, L_0x21d97e0, C4<0>, C4<0>;
L_0x21d9b20 .functor NOT 1, v0x21d2040_0, C4<0>, C4<0>, C4<0>;
L_0x21d9b90 .functor AND 1, L_0x21d9b20, v0x21d20e0_0, C4<1>, C4<1>;
L_0x21d9d80 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21d9df0 .functor AND 1, L_0x21d9b90, L_0x21d9d80, C4<1>, C4<1>;
L_0x21da040 .functor AND 1, L_0x21d9df0, v0x21d22c0_0, C4<1>, C4<1>;
L_0x21da100 .functor OR 1, L_0x21d98f0, L_0x21da040, C4<0>, C4<0>;
L_0x21da360 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21da3d0 .functor AND 1, v0x21d2040_0, L_0x21da360, C4<1>, C4<1>;
L_0x21da5f0 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21da660 .functor AND 1, L_0x21da3d0, L_0x21da5f0, C4<1>, C4<1>;
L_0x21da8e0 .functor NOT 1, v0x21d22c0_0, C4<0>, C4<0>, C4<0>;
L_0x21da950 .functor AND 1, L_0x21da660, L_0x21da8e0, C4<1>, C4<1>;
L_0x21dabe0 .functor OR 1, L_0x21da100, L_0x21da950, C4<0>, C4<0>;
L_0x21dacf0 .functor NOT 1, v0x21d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x21daef0 .functor AND 1, v0x21d2040_0, L_0x21dacf0, C4<1>, C4<1>;
L_0x21dafb0 .functor AND 1, L_0x21daef0, v0x21d2180_0, C4<1>, C4<1>;
L_0x21db210 .functor AND 1, L_0x21dafb0, v0x21d22c0_0, C4<1>, C4<1>;
L_0x21db2d0 .functor OR 1, L_0x21dabe0, L_0x21db210, C4<0>, C4<0>;
L_0x21db590 .functor AND 1, v0x21d2040_0, v0x21d20e0_0, C4<1>, C4<1>;
L_0x21db600 .functor NOT 1, v0x21d2180_0, C4<0>, C4<0>, C4<0>;
L_0x21db830 .functor AND 1, L_0x21db590, L_0x21db600, C4<1>, C4<1>;
L_0x21db940 .functor AND 1, L_0x21db830, v0x21d22c0_0, C4<1>, C4<1>;
L_0x21dbbd0 .functor OR 1, L_0x21db2d0, L_0x21db940, C4<0>, C4<0>;
v0x21d28a0_0 .net *"_ivl_0", 0 0, L_0x21d7420;  1 drivers
v0x21d2980_0 .net *"_ivl_10", 0 0, L_0x21d7790;  1 drivers
v0x21d2a60_0 .net *"_ivl_100", 0 0, L_0x21db210;  1 drivers
v0x21d2b50_0 .net *"_ivl_102", 0 0, L_0x21db2d0;  1 drivers
v0x21d2c30_0 .net *"_ivl_104", 0 0, L_0x21db590;  1 drivers
v0x21d2d60_0 .net *"_ivl_106", 0 0, L_0x21db600;  1 drivers
v0x21d2e40_0 .net *"_ivl_108", 0 0, L_0x21db830;  1 drivers
v0x21d2f20_0 .net *"_ivl_110", 0 0, L_0x21db940;  1 drivers
v0x21d3000_0 .net *"_ivl_12", 0 0, L_0x21d7840;  1 drivers
v0x21d30e0_0 .net *"_ivl_14", 0 0, L_0x21d7950;  1 drivers
v0x21d31c0_0 .net *"_ivl_16", 0 0, L_0x21d7a10;  1 drivers
v0x21d32a0_0 .net *"_ivl_18", 0 0, L_0x21d7a80;  1 drivers
v0x21d3380_0 .net *"_ivl_2", 0 0, L_0x21d7490;  1 drivers
v0x21d3460_0 .net *"_ivl_20", 0 0, L_0x21d7bf0;  1 drivers
v0x21d3540_0 .net *"_ivl_22", 0 0, L_0x21d7c60;  1 drivers
v0x21d3620_0 .net *"_ivl_24", 0 0, L_0x21d7d90;  1 drivers
v0x21d3700_0 .net *"_ivl_26", 0 0, L_0x21d7e50;  1 drivers
v0x21d37e0_0 .net *"_ivl_28", 0 0, L_0x21d7d20;  1 drivers
v0x21d38c0_0 .net *"_ivl_30", 0 0, L_0x21d7fe0;  1 drivers
v0x21d39a0_0 .net *"_ivl_32", 0 0, L_0x21d80e0;  1 drivers
v0x21d3a80_0 .net *"_ivl_34", 0 0, L_0x21d81f0;  1 drivers
v0x21d3b60_0 .net *"_ivl_36", 0 0, L_0x21d8350;  1 drivers
v0x21d3c40_0 .net *"_ivl_38", 0 0, L_0x21d83c0;  1 drivers
v0x21d3d20_0 .net *"_ivl_4", 0 0, L_0x21d7520;  1 drivers
v0x21d3e00_0 .net *"_ivl_40", 0 0, L_0x21d8580;  1 drivers
v0x21d3ee0_0 .net *"_ivl_42", 0 0, L_0x21d8690;  1 drivers
v0x21d3fc0_0 .net *"_ivl_44", 0 0, L_0x21d88d0;  1 drivers
v0x21d40a0_0 .net *"_ivl_46", 0 0, L_0x21d8a50;  1 drivers
v0x21d4180_0 .net *"_ivl_48", 0 0, L_0x21d8c30;  1 drivers
v0x21d4260_0 .net *"_ivl_50", 0 0, L_0x21d8e00;  1 drivers
v0x21d4340_0 .net *"_ivl_52", 0 0, L_0x21d90b0;  1 drivers
v0x21d4420_0 .net *"_ivl_54", 0 0, L_0x21d91c0;  1 drivers
v0x21d4500_0 .net *"_ivl_56", 0 0, L_0x21d9320;  1 drivers
v0x21d47f0_0 .net *"_ivl_58", 0 0, L_0x21d93e0;  1 drivers
v0x21d48d0_0 .net *"_ivl_6", 0 0, L_0x21d75e0;  1 drivers
v0x21d49b0_0 .net *"_ivl_60", 0 0, L_0x21d9550;  1 drivers
v0x21d4a90_0 .net *"_ivl_62", 0 0, L_0x21d9660;  1 drivers
v0x21d4b70_0 .net *"_ivl_64", 0 0, L_0x21d97e0;  1 drivers
v0x21d4c50_0 .net *"_ivl_66", 0 0, L_0x21d98f0;  1 drivers
v0x21d4d30_0 .net *"_ivl_68", 0 0, L_0x21d9b20;  1 drivers
v0x21d4e10_0 .net *"_ivl_70", 0 0, L_0x21d9b90;  1 drivers
v0x21d4ef0_0 .net *"_ivl_72", 0 0, L_0x21d9d80;  1 drivers
v0x21d4fd0_0 .net *"_ivl_74", 0 0, L_0x21d9df0;  1 drivers
v0x21d50b0_0 .net *"_ivl_76", 0 0, L_0x21da040;  1 drivers
v0x21d5190_0 .net *"_ivl_78", 0 0, L_0x21da100;  1 drivers
v0x21d5270_0 .net *"_ivl_8", 0 0, L_0x21d7680;  1 drivers
v0x21d5350_0 .net *"_ivl_80", 0 0, L_0x21da360;  1 drivers
v0x21d5430_0 .net *"_ivl_82", 0 0, L_0x21da3d0;  1 drivers
v0x21d5510_0 .net *"_ivl_84", 0 0, L_0x21da5f0;  1 drivers
v0x21d55f0_0 .net *"_ivl_86", 0 0, L_0x21da660;  1 drivers
v0x21d56d0_0 .net *"_ivl_88", 0 0, L_0x21da8e0;  1 drivers
v0x21d57b0_0 .net *"_ivl_90", 0 0, L_0x21da950;  1 drivers
v0x21d5890_0 .net *"_ivl_92", 0 0, L_0x21dabe0;  1 drivers
v0x21d5970_0 .net *"_ivl_94", 0 0, L_0x21dacf0;  1 drivers
v0x21d5a50_0 .net *"_ivl_96", 0 0, L_0x21daef0;  1 drivers
v0x21d5b30_0 .net *"_ivl_98", 0 0, L_0x21dafb0;  1 drivers
v0x21d5c10_0 .net "a", 0 0, v0x21d2040_0;  alias, 1 drivers
v0x21d5cb0_0 .net "b", 0 0, v0x21d20e0_0;  alias, 1 drivers
v0x21d5da0_0 .net "c", 0 0, v0x21d2180_0;  alias, 1 drivers
v0x21d5e90_0 .net "d", 0 0, v0x21d22c0_0;  alias, 1 drivers
v0x21d5f80_0 .net "q", 0 0, L_0x21dbbd0;  alias, 1 drivers
S_0x21d60e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x219e830;
 .timescale -12 -12;
E_0x21993a0 .event anyedge, v0x21d6d90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21d6d90_0;
    %nor/r;
    %assign/vec4 v0x21d6d90_0, 0;
    %wait E_0x21993a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21d17f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d2180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d20e0_0, 0;
    %assign/vec4 v0x21d2040_0, 0;
    %wait E_0x21829f0;
    %wait E_0x2199850;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d2180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d20e0_0, 0;
    %assign/vec4 v0x21d2040_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2199600;
    %load/vec4 v0x21d2040_0;
    %load/vec4 v0x21d20e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21d2180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21d22c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d2180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d20e0_0, 0;
    %assign/vec4 v0x21d2040_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21d1e40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2199600;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21d22c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d2180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d20e0_0, 0;
    %assign/vec4 v0x21d2040_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x219e830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d6a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d6d90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x219e830;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21d6a70_0;
    %inv;
    %store/vec4 v0x21d6a70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x219e830;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21d2220_0, v0x21d6ef0_0, v0x21d6890_0, v0x21d6930_0, v0x21d69d0_0, v0x21d6b10_0, v0x21d6c50_0, v0x21d6bb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x219e830;
T_7 ;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x219e830;
T_8 ;
    %wait E_0x2199600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d6cf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d6cf0_0, 4, 32;
    %load/vec4 v0x21d6e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d6cf0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d6cf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d6cf0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21d6c50_0;
    %load/vec4 v0x21d6c50_0;
    %load/vec4 v0x21d6bb0_0;
    %xor;
    %load/vec4 v0x21d6c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d6cf0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21d6cf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21d6cf0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response9/top_module.sv";
