example-0: 
// This is a half adder. A half adder adds two bits and produces a sum and carry-out.
module half_adder( 
input a, b,
output cout, sum );

// Specify the output in Verilog. 
// Use the concatenation operator to combine the two
// single bit outputs into a 4-bit vector.
assign sum = a ^ b;
assign cout = a & b;


================================================================
