[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of AXKU062 production of ALINX from the text:KINTEXUltraScale\nDevelopmentBoard\nAXKU062\nUserManual\n\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n2/50 www.alinx.comVersionRecord\nVersion ModifyRecord\nREV1.0 CreateDocuments\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n3/50http://www.alinx.com.cn\n3/50TableofContents\nVersionRecord.................................................................................................................................2\nTableofContents............................................................................................................................3\nPart1AXKU062DevelopmentBoard......................................................................................7\nPart1.1:FPGADevelopmentBoardIntroduction.......................................................7\nPart1.2:FPGAChip................................................................................................................8\nPart1.3:DDR4DRAM...........................................................................................................8\nPart1.4:QSPIFlash..............................................................................................................13\nPart1.5:Clockconfiguration...........................................................................................14\nPart1.6:LEDLight................................................................................................................15\nPart1.7:PowerSupply.......................................................................................................15\nPart1.8:SizeDimension....................................................................................................17\nPart1.9:BoardtoBoardConnectorspinassignment............................................17\nPart2:CarrierBoard....................................................................................................................27\nPart2.1:Introduction..........................................................................................................27\nPart2.2:PCIEX8interface................................................................................................28\nPart2.3:SFP+Opticalfiberinterface...........................................................................29\nPart2.4:GigabitEthernetInterface...............................................................................31\nPart2.5:USBtoSerialPort...............................................................................................32\nPart2.6:FMCExpansionPort..........................................................................................33\nPart2.7:SDCardSlot.........................................................................................................43\nPart2.8:SMAInterface......................................................................................................44\nPart2.9:TemperatureSensorandEEPROM...............................................................44\nPart2.10:LEDLight.............................................................................................................45\nPart2.11:Keys.......................................................................................................................47\nPart2.12:JTAGInterface...................................................................................................48\nPart2.13:PowerSupply.....................................................................................................48\nPart2.14:Fan.........................................................................................................................49\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n4/50 www.alinx.comAlinxElectronicTechnology(Shanghai)Co.,Ltd,basedonKINTEXUltraSacale\ndevelopmentplatformforthearchitecture(model:AXKU062)hasbeenofficially\nreleased.Inordertoletyouquicklyunderstandthisdevelopmentplatform,wehave\ncompiledthisusermanual.\nAXKU062adoptthemodeofcoreboardandexpansionboard,itisconvenientfor\ntheclienttodothesecondarydevelopmentandutilizationofthecoreboard.The\ncoreboardmountsfour1GBhigh-speedDDR4SDRAMchipsandtwo128MbQSPI\nFLASH.TheAXKU040FPGAdevelopmentboardexpandstherichperipheralinterface,\nincludingtwo10GopticalSFPinterfaces,threeFMCexpansioninterfaces(oneHPC，\ntwoLPC),onegigabitnetworkinterface,oneUARTserialinterface,oneSDcard\ninterfaceandLEDkeysetc.\nThefollowingfigureshowsthestructureoftheentiredevelopmentsystem:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n5/50http://www.alinx.com.cn\n5/50\nThroughthisdiagram,youcanseetheinterfacesandfunctionsthattheAXKU062\nFPGADevelopmentBoardcontains:\n\uf0d8FPGACoreBoard\n1)FPGAChip：XilinxKINTEXUltraSacaleCHIPXCKU060。\n2)DDR4：Withfourlarge-capacity1GB(4GBtotal)high-speedDDR4SDRAM,\nusedasFPGAdatastorage,imageanalysiscache,dataprocessing.\n3)QSPIFLASH：Two128MbitQSPINORFLASHmemorychipcanbeusedasa\nstorageforFPGAchipconfigurationfilesanduserdata;\n4)onedifferentialcrystalvibrationof200Mhz.\n5)2diodeLEDs,1powerindicator,1DONEconfigurationindicator.\n\uf0d8DevelopmentBoard\n1)TwoSFPandopticalfibercommunicationinterfaces，eachfiberopticaldata\ncommunicationreceivesandtransmitsatspeedsofupto16.3Gb/s.\n2)OnePCIE3.0X8interfaces，endpointmode，usetocommunicatedatas\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n6/50 www.alinx.combetweenPCandPCIE.\n3)USBUartinterface，usedforcommunicationwiththecomputerforuser\ndebugging.TheserialportchipadoptstheUSB-UARchipofSiliconLabs\nCP2102GM,andtheUSBinterfaceadoptstheMINIUSBinterface.\n4)1channel10/100M/1000MEthernetRJ45interfaceforEthernetdata\nexchangewithcomputersorothernetworkdevices.Thenetworkinterface\nchipusesMicrel'sKSZ9031industrialgradeGPHYchip.\n5)3standardFMCexpansionport,including2LPCFMCexpansionportsand\n1HPCFMCexpansionport,whichcanbeconnectedtovariousFMC\nmodulesofXilinxorAlinx(HDMIinputandoutputmodules,binocular\ncameramodules,high-speedADmodules,etc.)\n6)1MicroSDcardholder,usedtostoreoperatingsystemimageandfilesystem.\n7)2SMAexternalinterfaces，thepinsareconnectedtothetransceiverfor\nexternalhigh-speedinputandoutputsignals.\n8)OnboardatemperatureandhumiditysensorchipLM75fordetectingthe\ntemperatureandhumidityoftheenvironmentaroundtheboard.\n9)OneEEPROM,usedforIICbuscommunicationandstorageofsome\ncustomer-definedinformation.\n10)A10-pin2.54mmspacingstandardJTAGportsforFPGAprogramdownload\nanddebugging.UserscandebuganddownloadFPGAsthroughXILINX\ndownloader.\n11)Two156.25Mhzdifferentialcrystalonboardprovidesreferenceclockfor\ntransceiver.\n12)7LEDs,1powerindicator,4userindicators,1pairofpanelindicator.\n13)2userkeys,1resetkey,connecttothenormalIOoftheFPGA.\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n7/50http://www.alinx.com.cn\n7/50Part1AXKU062DevelopmentBoard\nPart1.1:FPGADevelopmentBoardIntroduction\nAXKU062(coreboardmodel,thesamebelow)FPGAcoreboard,FPGAchipis\nbasedonXCKU060-2FFVA1156IofXILINXcompanyKintexUltrascaleseries.Thiscore\nboardusesfourMicron'sMT40A512M16LY-062EIT,eachofwhichhasacapacityof\n1GB,totalcapacityis4GB.Inaddition,FPGAchipconfigurationusestwo128MBit\nQSPIFLASH,usedasFPGAdatastorageandsystemfiles.\nThesixboard-to-boardconnectorsofthecoreboardAXKU062expand359IOs,\nOfwhich104IOlevelsofBANK64andBANK65is3.3V,whileotherIOslevelsofbank\nis1.8V;Inaddition,thecoreboardalsoextended20pairsofhigh-speedTransceiver\nGTHinterfaces.ForuserswhoneedalotofIO,thiscoreboardwillbeagoodchoice.\nAndIOconnectionpart,thelinebetweenthechipandtheinterfacehavebeendone\ntheequallengthanddifferentialprocessing,andthecoreboardsizeisonly80*60\n(mm),verysuitableforsecondarydevelopment.\nACKU062CoreBoard(FrontView)\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n8/50 www.alinx.comPart1.2:FPGAChip\nTheFPGAdevelopmentboardusesXilinx'sKINTEXUltraScalechip,modelnumber\nXCKU060-2FFVA1156I.Thespeedclassis2andthetemperatureclassisindustrial.\nThismodelisaFFVA1156packagewith1156pinsanda1.0mmpitch.Thechip\nnamingrulesforXilinxKINTEXUltraScaleFPGAareshowninFigure1-2-1below:\nFigure1-2-1:TheChipModelDefinitionofKINTEXUltraScaleSeries\nThemainparametersofAXKU062areasfollows：\nName Specificparameters\nLogicCells 725,550\nCLBLUTs 331,680\nCLBflip-flops 663,360\nBlockRAM（Mb） 38.0\nDSPSlices 2,760\nPCIeGen3x8 3\nGTHTransceiver 20个，16.3Gb/smax\nSpeedGrade -2\nTemperatureGrade Industrial\nPart1.3:DDR4DRAM\nTheAXKU062FPGAdevelopmentboardisequippedwithfourMicron1GBDDR4\nchips,modelMT40A512M16LY-062EIT.FourDDR4SDRAMsforma64-bitbuswidth.\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n9/50http://www.alinx.com.cn\n9/50BecausefourDDR4chipsareconnectedtotheFPGA,theDDR4SDRAMcanrunat\nspeedsupto1200MHz,andfourDDR4memorysystemsaredirectlyconnectedto\ntheBANK44,BANK45,andBANK46interfacesoftheFPGA.Thespecificconfiguration\nofDDR4SDRAMisshowninTable3-1.\nFigure3-1DDR4SDRAMConfiguration\nBitNumber ChipModel Capacity Factory\nU45,U47,U48,U49 MT40A512M16LY-062EIT 512Mx16bit Micron\nThehardwaredesignofDDR4requiresstrictconsiderationofsignalintegrity.We\nhavefullyconsideredthematchingresistor/terminalresistance,traceimpedance\ncontrol,andtracelengthcontrolincircuitdesignandPCBdesigntoensure\nhigh-speedandstableoperationofDDR3.\nThehardwareconnectionmodeofFPGAandDDR4DRAMisshowninFigure\n1-3-1:\nFigure1-3-1DDR4DRAMschematicdiagram\n4piecesDDR4DRAMpinassignments:\nSignalName FPGAPinName FPGAPin\nPL_DDR4_DQ0 IO_L3N_T0L_N5_AD15N_44 AE20\nPL_DDR4_DQ1 IO_L2N_T0L_N3_44 AG20\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n10/50 www.alinx.comPL_DDR4_DQ2 IO_L2P_T0L_N2_44 AF20\nPL_DDR4_DQ3 IO_L5P_T0U_N8_AD14P_44 AE22\nPL_DDR4_DQ4 IO_L3P_T0L_N4_AD15P_44 AD20\nPL_DDR4_DQ5 IO_L6N_T0U_N11_AD6N_44 AG22\nPL_DDR4_DQ6 IO_L6P_T0U_N10_AD6P_44 AF22\nPL_DDR4_DQ7 IO_L5N_T0U_N9_AD14N_44 AE23\nPL_DDR4_DQ8 IO_L8N_T1L_N3_AD5N_44 AF24\nPL_DDR4_DQ9 IO_L11P_T1U_N8_GC_44 AJ23\nPL_DDR4_DQ10 IO_L8P_T1L_N2_AD5P_44 AF23\nPL_DDR4_DQ11 IO_L12N_T1U_N11_GC_44 AH23\nPL_DDR4_DQ12 IO_L9N_T1L_N5_AD12N_44 AG25\nPL_DDR4_DQ13 IO_L11N_T1U_N9_GC_44 AJ24\nPL_DDR4_DQ14 IO_L9P_T1L_N4_AD12P_44 AG24\nPL_DDR4_DQ15 IO_L12P_T1U_N10_GC_44 AH22\nPL_DDR4_DQ16 IO_L14P_T2L_N2_GC_44 AK22\nPL_DDR4_DQ17 IO_L17P_T2U_N8_AD10P_44 AL22\nPL_DDR4_DQ18 IO_L15N_T2L_N5_AD11N_44 AM20\nPL_DDR4_DQ19 IO_L17N_T2U_N9_AD10N_44 AL23\nPL_DDR4_DQ20 IO_L14N_T2L_N3_GC_44 AK23\nPL_DDR4_DQ21 IO_L18N_T2U_N11_AD2N_44 AL25\nPL_DDR4_DQ22 IO_L15P_T2L_N4_AD11P_44 AL20\nPL_DDR4_DQ23 IO_L18P_T2U_N10_AD2P_44 AL24\nPL_DDR4_DQ24 IO_L20P_T3L_N2_AD1P_44 AM22\nPL_DDR4_DQ25 IO_L23P_T3U_N8_44 AP24\nPL_DDR4_DQ26 IO_L20N_T3L_N3_AD1N_44 AN22\nPL_DDR4_DQ27 IO_L21N_T3L_N5_AD8N_44 AN24\nPL_DDR4_DQ28 IO_L24P_T3U_N10_44 AN23\nPL_DDR4_DQ29 IO_L23N_T3U_N9_44 AP25\nPL_DDR4_DQ30 IO_L24N_T3U_N11_44 AP23\nPL_DDR4_DQ31 IO_L21P_T3L_N4_AD8P_44 AM24\nPL_DDR4_DQ32 IO_L2P_T0L_N2_46 AM26\nPL_DDR4_DQ33 IO_L6P_T0U_N10_AD6P_46 AJ28\nPL_DDR4_DQ34 IO_L2N_T0L_N3_46 AM27\nPL_DDR4_DQ35 IO_L6N_T0U_N11_AD6N_46 AK28\nPL_DDR4_DQ36 IO_L5P_T0U_N8_AD14P_46 AH27\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n11/50http://www.alinx.com.cn\n11/50PL_DDR4_DQ37 IO_L5N_T0U_N9_AD14N_46 AH28\nPL_DDR4_DQ38 IO_L3P_T0L_N4_AD15P_46 AK26\nPL_DDR4_DQ39 IO_L3N_T0L_N5_AD15N_46 AK27\nPL_DDR4_DQ40 IO_L9N_T1L_N5_AD12N_46 AN28\nPL_DDR4_DQ41 IO_L12N_T1U_N11_GC_46 AM30\nPL_DDR4_DQ42 IO_L8P_T1L_N2_AD5P_46 AP28\nPL_DDR4_DQ43 IO_L11N_T1U_N9_GC_46 AM29\nPL_DDR4_DQ44 IO_L9P_T1L_N4_AD12P_46 AN27\nPL_DDR4_DQ45 IO_L12P_T1U_N10_GC_46 AL30\nPL_DDR4_DQ46 IO_L11P_T1U_N8_GC_46 AL29\nPL_DDR4_DQ47 IO_L8N_T1L_N3_AD5N_46 AP29\nPL_DDR4_DQ48 IO_L14P_T2L_N2_GC_46 AK31\nPL_DDR4_DQ49 IO_L18P_T2U_N10_AD2P_46 AH34\nPL_DDR4_DQ50 IO_L14N_T2L_N3_GC_46 AK32\nPL_DDR4_DQ51 IO_L15N_T2L_N5_AD11N_46 AJ31\nPL_DDR4_DQ52 IO_L15P_T2L_N4_AD11P_46 AJ30\nPL_DDR4_DQ53 IO_L17P_T2U_N8_AD10P_46 AH31\nPL_DDR4_DQ54 IO_L18N_T2U_N11_AD2N_46 AJ34\nPL_DDR4_DQ55 IO_L17N_T2U_N9_AD10N_46 AH32\nPL_DDR4_DQ56 IO_L21P_T3L_N4_AD8P_46 AN31\nPL_DDR4_DQ57 IO_L24P_T3U_N10_46 AL34\nPL_DDR4_DQ58 IO_L23N_T3U_N9_46 AN32\nPL_DDR4_DQ59 IO_L20P_T3L_N2_AD1P_46 AN33\nPL_DDR4_DQ60 IO_L23P_T3U_N8_46 AM32\nPL_DDR4_DQ61 IO_L24N_T3U_N11_46 AM34\nPL_DDR4_DQ62 IO_L21N_T3L_N5_AD8N_46 AP31\nPL_DDR4_DQ63 IO_L20N_T3L_N3_AD1N_46 AP33\nPL_DDR4_DM0 IO_L1P_T0L_N0_DBC_44 AD21\nPL_DDR4_DM1 IO_L7P_T1L_N0_QBC_AD13P_44 AE25\nPL_DDR4_DM2 IO_L13P_T2L_N0_GC_QBC_44 AJ21\nPL_DDR4_DM3 IO_L19P_T3L_N0_DBC_AD9P_44 AM21\nPL_DDR4_DM4 IO_L1P_T0L_N0_DBC_46 AH26\nPL_DDR4_DM5 IO_L7P_T1L_N0_QBC_AD13P_46 AN26\nPL_DDR4_DM6 IO_L13P_T2L_N0_GC_QBC_46 AJ29\nPL_DDR4_DM7 IO_L19P_T3L_N0_DBC_AD9P_46 AL32\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n12/50 www.alinx.comPL_DDR4_DQS0_P IO_L4P_T0U_N6_DBC_AD7P_44 AG21\nPL_DDR4_DQS0_N IO_L4N_T0U_N7_DBC_AD7N_44 AH21\nPL_DDR4_DQS1_P IO_L10P_T1U_N6_QBC_AD4P_44 AH24\nPL_DDR4_DQS1_N IO_L10N_T1U_N7_QBC_AD4N_44 AJ25\nPL_DDR4_DQS2_P IO_L16P_T2U_N6_QBC_AD3P_44 AJ20\nPL_DDR4_DQS2_N IO_L16N_T2U_N7_QBC_AD3N_44 AK20\nPL_DDR4_DQS3_P IO_L22P_T3U_N6_DBC_AD0P_44 AP20\nPL_DDR4_DQS3_N IO_L22N_T3U_N7_DBC_AD0N_44 AP21\nPL_DDR4_DQS4_P IO_L4P_T0U_N6_DBC_AD7P_46 AL27\nPL_DDR4_DQS4_N IO_L4N_T0U_N7_DBC_AD7N_46 AL28\nPL_DDR4_DQS5_P IO_L10P_T1U_N6_QBC_AD4P_46 AN29\nPL_DDR4_DQS5_N IO_L10N_T1U_N7_QBC_AD4N_46 AP30\nPL_DDR4_DQS6_P IO_L16P_T2U_N6_QBC_AD3P_46 AH33\nPL_DDR4_DQS6_N IO_L16N_T2U_N7_QBC_AD3N_46 AJ33\nPL_DDR4_DQS7_P IO_L22P_T3U_N6_DBC_AD0P_46 AN34\nPL_DDR4_DQS7_N IO_L22N_T3U_N7_DBC_AD0N_46 AP34\nPL_DDR4_A0 IO_L18N_T2U_N11_AD2N_45 AG14\nPL_DDR4_A1 IO_L23N_T3U_N9_45 AF17\nPL_DDR4_A2 IO_L20P_T3L_N2_AD1P_45 AF15\nPL_DDR4_A3 IO_L16N_T2U_N7_QBC_AD3N_45 AJ14\nPL_DDR4_A4 IO_L19N_T3L_N1_DBC_AD9N_45 AD18\nPL_DDR4_A5 IO_L15P_T2L_N4_AD11P_45 AG17\nPL_DDR4_A6 IO_L23P_T3U_N8_45 AE17\nPL_DDR4_A7 IO_L11N_T1U_N9_GC_45 AK18\nPL_DDR4_A8 IO_L24P_T3U_N10_45 AD16\nPL_DDR4_A9 IO_L13P_T2L_N0_GC_QBC_45 AH18\nPL_DDR4_A10 IO_L19P_T3L_N0_DBC_AD9P_45 AD19\nPL_DDR4_A11 IO_L24N_T3U_N11_45 AD15\nPL_DDR4_A12 IO_L14P_T2L_N2_GC_45 AH16\nPL_DDR4_A13 IO_L10N_T1U_N7_QBC_AD4N_45 AL17\nPL_DDR4_BA0 IO_L18P_T2U_N10_AD2P_45 AG15\nPL_DDR4_BA1 IO_L10P_T1U_N6_QBC_AD4P_45 AL18\nPL_DDR4_BG0 IO_L16P_T2U_N6_QBC_AD3P_45 AJ15\nPL_DDR4_WE_B IO_L9N_T1L_N5_AD12N_45 AL15\nPL_DDR4_RAS_B IO_L8N_T1L_N3_AD5N_45 AM19\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n13/50http://www.alinx.com.cn\n13/50PL_DDR4_CAS_B IO_L8P_T1L_N2_AD5P_45 AL19\nPL_DDR4_CKE IO_L14N_T2L_N3_GC_45 AJ16\nPL_DDR4_ACT_B IO_L21N_T3L_N5_AD8N_45 AF18\nPL_DDR4_CLK_N IO_L22N_T3U_N7_DBC_AD0N_45 AE15\nPL_DDR4_CLK_P IO_L22P_T3U_N6_DBC_AD0P_45 AE16\nPL_DDR4_CS_B IO_L21P_T3L_N4_AD8P_45 AE18\nPL_DDR4_OTD IO_L17P_T2U_N8_AD10P_45 AG19\nPL_DDR4_PAR IO_L20N_T3L_N3_AD1N_45 AF14\nPL_DDR4_RST IO_L15N_T2L_N5_AD11N_45 AG16\nPart1.4:QSPIFlash\nTheAXKU062FPGAdevelopmentboardisequippedwithtwo128MBitQuad-SPI\nFLASH,andthemodelisN25Q128A,whichusesthe3.3VCMOSvoltagestandard.\nDuetothenon-volatilenatureofQSPIFLASH,itcanstoreFPGAconfigurationBin\nfilesandotheruserdatafilesinuse.Thespecificmodelsandrelatedparametersof\nQSPIFLASHareshowninfigure4-1.\nPosition Model Capacity Factory\nU14 N25Q128A 128Mbit Numonyx\nFigure4-1QSPIFlashSpecification\nQSPIFLASHisconnectedtothededicatedpinsofBANK0oftheFPGAchip.The\nclockpinisconnectedtoCCLK0ofBANK0,andotherdatasignalsareconnectedto\nD00~D03andFCSpins.Figure4-2showsthehardwareconnectionofQSPIFlashand\nFPGAChip.\nFigure1-4-2QSPIFlashSchematic\nQSPIFlashpinassignments：\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n14/50 www.alinx.comSignalName FPGAPinName FPGAPin\nQSPI_CCLK CCLK_0 AA9\nQSPI0_CS_B RDWR_FCS_B_0 U7\nQSPI0_IO0 D00_MOSI_0 AC7\nQSPI0_IO1 D01_DIN_0 AB7\nQSPI0_IO2 D02_0 AA7\nQSPI0_IO3 D03_0 Y7\nSignalName FPGAPinName FPGAPin\nQSPI_CCLK CCLK_0 AA9\nQSPI1_CS_B IO_L2N_T0L_N3_FWE_FCS2_B_65 G26\nQSPI1_IO0 IO_L22P_T3U_N6_DBC_AD0P_D04_65 M20\nQSPI1_IO1 IO_L22N_T3U_N7_DBC_AD0N_D05_65 L20\nQSPI1_IO2 IO_L21P_T3L_N4_AD8P_D06_65 R21\nQSPI1_IO3 IO_L21N_T3L_N5_AD8N_D07_65 R22\nPart1.5:Clockconfiguration\n200Mhzdifferentialclocksource\nAdifferential200MHzclocksourceisprovidedontheFPGAdevelopmentboard\ntoprovidethesystemclocktotheFPGA.Thecrystaldifferentialoutputisconnected\ntotheFPGABANK45,whichcanbeusedtodrivetheDDRcontrolleroperatingclock\nandotheruserlogicintheFPGA.Theschematicdiagramoftheclocksourceisshown\ninFigure1-5-1.\nFigure1-5-1schematicdiagram\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n15/50http://www.alinx.com.cn\n15/50SystemClockpinassignments:\nSignalName FPGAPin\nPL_CLK0_P AK17\nPL_CLK0_N AK16\nPart1.6:LEDLight\nTherearetworedLEDsontheAXKU062FPGAdevelopmentboard,oneofwhich\nisthepowerindicator(PWR),oneisDONEindicator.WhentheAXKU062FPGAboard\nispoweredon,thepowerindicatorandDONEindicatorwilllightup;whenthe\nAXKU062FPGAisconfigured,theDONELEDwilllightup;\nTheLEDshardwareconnectionisshowninFigure1-6-1.\nFigure1-6-1TheLEDlightshardwareconnectiondiagram\nPart1.7:PowerSupply\nThepowerinputvoltageoftheAXKU062FPGAdevelopmentboardisDC12V,\nandthepowersupplyisprovidedbycarrierboard.\n+12Vgenerates+0.95VFPGAcorepowerthroughtheDCDCpowerchip\nMYMGK1R820ERSR.TheoutputcurrentoftheMYMGK1R820FRSRisashighas20A,\nwhichfarmeetsthecorevoltagecurrentdemand.Then+12Vpowersupplythrough\ntheDCDCchipETA1471isgeneratedfourpowersupplies:+1.2V,+1.8V+3.3V,and\nMGTAVTT.TheMGTAVCCusedintheGTXtransceiverisgeneratedbytheDCDCchip\nETA8156,andanLDOchipSPX3819-1-8isusedtogeneratetheauxiliarypower\nsupplyoftheGTX+1.8V.TheVTTandVREFvoltagesofDDR4aregeneratedby\nTPS51200.\nThepowersupplydesigndiagramontheboardisshowninFigure1-7-1below:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n16/50 www.alinx.com\nFigure1-7-1PowerSupplyschematicdiagram\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n17/50http://www.alinx.com.cn\n17/50Part1.8:SizeDimension\n（TopView）\nPart1.9:BoardtoBoardConnectorspinassignment\nThecoreboardexpandsatotalofsixhigh-speedexpansionconnectors,anduses\nfour120-Pininter-boardconnectors(J1,J3,J4,J5)andthetwo80-Pininter-board\nconnectors(J2,J6)toconnecttothecarrierboard.TheconnectorusesPanasonic's\nAXK5A2137YGandAXK580137YG.Theconnectorsofcorrespondingcarrierplatesare\nAXK6A2337YGandAXK680337YG.J1isconnectedtotheIOofBANK66andBANK68,\nandthepoweris1.8V.\nPinassignmentofJ1connector\nJ1Pin SignalName FPGAPin J1Pin SignalName FPGAPin\n1 B66_L3_N C8 2 B66_L1_N E8\n3 B66_L3_P D8 4 B66_L1_P F8\n5 B66_L7_N K8 6 B66_L2_N A9\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n18/50 www.alinx.com7 B66_L7_P L8 8 B66_L2_P B9\n9 GND - 10 GND -\n11 B66_L9_N H8 12 B66_L4_N A10\n13 B66_L9_P J8 14 B66_L4_P B10\n15 B66_L8_N H9 16 B66_L11_N F9\n17 B66_L8_P J9 18 B66_L11_P G9\n19 GND - 20 GND -\n21 B66_L10_N J10 22 B66_L12_N F10\n23 B66_L10_P K10 24 B66_L12_P G10\n25 B66_L5_N C9 26 B66_L6_N D10\n27 B66_L5_P D9 28 B66_L6_P E10\n29 GND - 30 GND -\n31 B66_L17_N K12 32 B66_L13_N G11\n33 B66_L17_P L12 34 B66_L13_P H11\n35 B66_L19_N D11 36 B66_L15_N J11\n37 B66_L19_P E11 38 B66_L15_P K11\n39 GND - 40 GND -\n41 B66_L16_N K13 42 B66_L14_N G12\n43 B66_L16_P L13 44 B66_L14_P H12\n45 B66_L20_N B12 46 B66_L18_N H13\n47 B66_L20_P C12 48 B66_L18_P J13\n49 GND - 50 GND -\n51 B66_L22_N E13 52 B66_L21_N B11\n53 B66_L22_P F13 54 B66_L21_P C11\n55 B66_L24_N C13 56 B66_L23_N A12\n57 B66_L24_P D13 58 B66_L23_P A13\n59 GND - 60 GND -\n61 B68_L9_N F14 62 B68_L19_N J14\n63 B68_L9_P F15 64 B68_L19_P J15\n65 B68_L8_N D15 66 B68_L21_N K15\n67 B68_L8_P E15 68 B68_L21_P L15\n69 GND - 70 GND -\n71 B68_L15_N G14 72 B68_L11_N D16\n73 B68_L15_P G15 74 B68_L11_P E16\n75 B68_L20_N K17 76 B68_L23_N J16\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n19/50http://www.alinx.com.cn\n19/5077 B68_L20_P K18 78 B68_L23_P K16\n79 GND - 80 GND -\n81 B68_L16_N F19 82 B68_L10_N D18\n83 B68_L16_P G19 84 B68_L10_P D19\n85 B68_L18_N H18 86 B68_L1_N A14\n87 B68_L18_P H19 88 B68_L1_P B14\n89 GND - 90 GND -\n91 B68_L22_N J18 92 B68_L3_N A15\n93 B68_L22_P J19 94 B68_L3_P B15\n95 B68_L24_N L18 96 B68_L5_N B16\n97 B68_L24_P L19 98 B68_L5_P B17\n99 GND - 100 GND -\n101 B68_L13_N G16 102 B68_L7_N C14\n103 B68_L13_P G17 104 B68_L7_P D14\n105 B68_L14_N F17 106 B68_L6_N C17\n107 B68_L14_P F18 108 B68_L6_P C18\n109 GND - 110 GND -\n111 B68_L12_N E17 112 B68_L2_N A18\n113 B68_L12_P E18 114 B68_L2_P A19\n115 B68_L17_N H16 116 B68_L4_N B19\n117 B68_L17_P H17 118 B68_L4_P C19\n119 GND - 120 GND -\nJ2connector80Pin,connectthehighspeeddifferentialsignaloftransceiverBANK226~228.\nPinassignmentofJ2connector\nJ2Pin SignalName FPGAPin J2Pin SignalName FPGAPin\n1 GND - 2 GND -\n3 226_TX2_N U3 4 226_RX2_N T1\n5 226_TX2_P U4 6 226_RX2_P T2\n7 GND - 8 GND -\n9 226_TX3_N R3 10 226_RX3_N P1\n11 226_TX3_P R4 12 226_RX3_P P2\n13 GND - 14 GND -\n15 226_CLK1_N T5 16 226_CLK0_N V5\n17 226_CLK1_P T6 18 226_CLK0_P V6\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n20/50 www.alinx.com19 GND - 20 GND -\n21 227_TX0_P N4 22 227_RX0_P M2\n23 227_TX0_N N3 24 227_RX0_N M1\n25 GND - 26 GND -\n27 227_TX1_P L4 28 227_RX1_P K2\n29 227_TX1_N L3 30 227_RX1_N K1\n31 GND - 32 GND -\n33 227_TX2_P J4 34 227_RX2_P H2\n35 227_TX2_N J3 36 227_RX2_N H1\n37 GND - 38 GND -\n39 227_TX3_P G4 40 227_RX3_P F2\n41 227_TX3_N G3 42 227_RX3_N F1\n43 GND - 44 GND -\n45 227_CLK1_P M6 46 227_CLK0_P P6\n47 227_CLK1_N M5 48 227_CLK0_N P5\n49 GND - 50 GND -\n51 228_TX0_P F6 52 228_RX0_P E4\n53 228_TX0_N F5 54 228_RX0_N E3\n55 GND - 56 GND -\n57 228_TX1_P D6 58 228_RX1_P D2\n59 228_TX1_N D5 60 228_RX1_N D1\n61 GND - 62 GND -\n63 228_TX2_P C4 64 228_RX2_P B2\n65 228_TX2_N C3 66 228_RX2_N B1\n67 GND - 68 GND -\n69 228_TX3_P B6 70 228_RX3_P A4\n71 228_TX3_N B5 72 228_RX3_N A3\n73 GND - 74 GND -\n75 228_CLK1_P H6 76 228_CLK0_P K6\n77 228_CLK1_N H5 78 228_CLK0_N K5\n79 GND - 80 GND -\nJ3isthehigh-speeddifferencesignalofthetransceiverBANK224~226andthepartialsignalof\nBANK64,BANK65\nPinassignmentofJ3connector\nJ3Pin SignalName FPGAPin J3Pin SignalName FPGAPin\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n21/50http://www.alinx.com.cn\n21/501 B64_L7_N AF13 2 B64_L21_N AL9\n3 B64_L7_P AE13 4 B64_L21_P AK10\n5 B64_L11_N AH12 6 B64_L24_N AL8\n7 B64_L11_P AG12 8 B64_L24_P AK8\n9 GND L7 10 GND -\n11 B64_L9_N AF12 12 B64_L12_N AH11\n13 B64_L9_P AE12 14 B64_L12_P AG11\n15 B64_L13_N AG10 16 B64_L14_N AG9\n17 B64_L13_P AF10 18 B64_L14_P AF9\n19 GND L7 20 GND -\n21 B64_L10_N AE11 22 B64_L15_N AF8\n23 B64_L10_P AD11 24 B64_L15_P AE8\n25 B64_L18_N AH8 26 B64_L16_N AE10\n27 B64_L18_P AH9 28 B64_L16_P AD10\n29 GND L7 30 GND -\n31 B64_L17_N AD8 32 FPGA_TCK AC9\n33 B64_L17_P AD9 34 FPGA_TDO U9\n35 B64_L23_N AJ8 36 FPGA_TMS W9\n37 B64_L23_P AJ9 38 FPGA_TDI V9\n39 GND L7 40 GND -\n41 B65_T0U H23 42 B66_T3U E12\n43 B65_T3U K22 44 B66_T2U F12\n45 B65_T1U N23 46 B66_T1U L9\n47 B65_T2U N27 48 NC -\n49 GND L7 50 GND -\n51 224_TX0_N AN3 52 224_RX0_N AP1\n53 224_TX0_P AN4 54 224_RX0_P AP2\n55 GND L7 56 GND -\n57 224_TX1_N AM5 58 224_RX1_N AM1\n59 224_TX1_P AM6 60 224_RX1_P AM2\n61 GND L7 62 GND -\n63 224_TX2_N AL3 64 224_RX2_N AK1\n65 224_TX2_P AL4 66 224_RX2_P AK2\n67 GND L7 68 GND -\n69 224_TX3_N AK5 70 224_RX3_N AJ3\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n22/50 www.alinx.com71 224_TX3_P AK6 72 224_RX3_P AJ4\n73 GND L7 74 GND -\n75 224_CLK1_N AD5 76 224_CLK0_N AF5\n77 224_CLK1_P AD6 78 224_CLK0_P AF6\n79 GND L7 80 GND -\n81 225_TX0_N AH5 82 225_RX0_N AH1\n83 225_TX0_P AH6 84 225_RX0_P AH2\n85 GND L7 86 GND -\n87 225_TX1_N AG3 88 225_RX1_N AF1\n89 225_TX1_P AG4 90 225_RX1_P AF2\n91 GND L7 92 GND -\n93 225_TX2_N AE3 94 225_RX2_N AD1\n95 225_TX2_P AE4 96 225_RX2_P AD2\n97 GND L7 98 GND -\n99 225_TX3_N AC3 100 225_RX3_N AB1\n101 225_TX3_P AC4 102 225_RX3_P AB2\n103 GND L7 104 GND -\n105 225_CLK1_N Y5 106 225_CLK0_N AB5\n107 225_CLK1_P Y6 108 225_CLK0_P AB6\n109 GND L7 110 GND -\n111 226_TX0_N AA3 112 226_RX0_N Y1\n113 226_TX0_P AA4 114 226_RX0_P Y2\n115 GND L7 116 GND -\n117 226_TX1_N W3 118 226_RX1_N V1\n119 226_TX1_P W4 120 226_RX1_P V2\nJ4connectsthesignalofBANK48andthepartialsignalofBANK64.\nPinassignmentofJ4connector\nJ4Pin SignalName FPGAPin J4Pin SignalName FPGAPin\n1 B48_L8_N AG34 2 B48_T2U AA33\n3 B48_L8_P AF33 4 B48_T1U AE31\n5 B48_L7_N AG32 6 B48_T3U V32\n7 B48_L7_P AG31 8 B47_T3U U29\n9 GND - 10 GND -\n11 B48_L10_N AF34 12 B48_L18_N AD33\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n23/50http://www.alinx.com.cn\n23/5013 B48_L10_P AE33 14 B48_L18_P AC33\n15 B48_L9_N AF32 16 B48_L23_N V34\n17 B48_L9_P AE32 18 B48_L23_P U34\n19 GND - 20 GND -\n21 B48_L12_N AC32 22 B48_L21_N W34\n23 B48_L12_P AC31 24 B48_L21_P V33\n25 B48_L11_N AD31 26 B48_L17_N AB34\n27 B48_L11_P AD30 28 B48_L17_P AA34\n29 GND - 30 GND -\n31 B48_L13_N AB32 32 B48_L15_N AD34\n33 B48_L13_P AA32 34 B48_L15_P AC34\n35 B48_L4_N AG29 36 B48_L19_N Y33\n37 B48_L4_P AF29 38 B48_L19_P W33\n39 GND - 40 GND -\n41 B48_L2_N AF28 42 B48_L6_N AG30\n43 B48_L2_P AE28 44 B48_L6_P AF30\n45 B48_L1_N AF27 46 B48_L5_N AE30\n47 B48_L1_P AE27 48 B48_L5_P AD29\n49 GND - 50 GND -\n51 B48_L3_N AD28 52 B48_L16_N AB29\n53 B48_L3_P AC28 54 B48_L16_P AA29\n55 B48_L14_N AB31 56 B48_L24_N W31\n57 B48_L14_P AB30 58 B48_L24_P V31\n59 GND - 60 GND -\n61 B48_L20_N Y30 62 NC -\n63 B48_L20_P W30 64 NC -\n65 B48_L22_N Y32 66 NC -\n67 B48_L22_P Y31 68 NC -\n69 GND - 70 GND -\n71 B47_T1U Y22 72 NC -\n73 B47_T2U Y21 74 NC -\n75 NC - 76 NC -\n77 NC - 78 NC -\n79 GND L7 80 GND -\n81 NC - 82 NC -\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n24/50 www.alinx.com83 NC - 84 NC -\n85 NC - 86 NC -\n87 NC - 88 POWER_PG -\n89 GND - 90 GND -\n91 B64_L8_N AJ13 92 B64_T1U AJ11\n93 B64_L8_P AH13 94 B64_T3U AM9\n95 B64_L6_N AL13 96 B64_T0U AK11\n97 B64_L6_P AK13 98 B64_T2U AJ10\n99 GND - 100 GND -\n101 B64_L1_N AP10 102 B64_L2_N AP13\n103 B64_L1_P AP11 104 B64_L2_P AN13\n105 B64_L4_N AN12 106 B64_L22_N AP8\n107 B64_L4_P AM12 108 B64_L22_P AN8\n109 GND - 110 GND -\n111 B64_L20_N AP9 112 B64_L19_N AM10\n113 B64_L20_P AN9 114 B64_L19_P AL10\n115 B64_L3_N AN11 116 B64_L5_N AL12\n117 B64_L3_P AM11 118 B64_L5_P AK12\n119 GND - 120 GND -\nJ5connectsthesignalofBANK47andthepartialsignalofBANK65.\nPinassignmentofJ5connector\nJ5Pin SignalName FPGAPin J5Pin SignalName FPGAPin\n1 B65_L10_N K23 2 NC -\n3 B65_L10_P L22 4 NC -\n5 B65_L6_N H24 6 B65_L23_N M21\n7 B65_L6_P J23 8 B65_L23_P N21\n9 GND L7 10 GND -\n11 B65_L19_N M22 12 NC -\n13 B65_L19_P N22 14 B65_L2_P G25\n15 B65_L9_N K25 16 B65_L1_N G27\n17 B65_L9_P L25 18 B65_L1_P H27\n19 GND L7 20 GND -\n21 B65_L24_N K21 22 B65_L5_N H26\n23 B65_L24_P K20 24 B65_L5_P J26\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n25/50http://www.alinx.com.cn\n25/5025 B65_L12_N M24 26 B65_L4_N J25\n27 B65_L12_P N24 28 B65_L4_P J24\n29 GND L7 30 GND -\n31 B65_L20_N P21 32 B65_L3_N K27\n33 B65_L20_P P20 34 B65_L3_P K26\n35 B65_L7_N L27 36 B65_L11_N M26\n37 B65_L7_P M27 38 B65_L11_P M25\n39 GND L7 40 GND -\n41 B65_L13_N N26 42 B65_L18_N P23\n43 B65_L13_P P26 44 B65_L18_P R23\n45 B65_L14_N P25 46 B65_L15_N R27\n47 B65_L14_P P24 48 B65_L15_P T27\n49 GND - 50 GND -\n51 B65_L8_N L24 52 B65_L17_N R26\n53 B65_L8_P L23 54 B65_L17_P R25\n55 NC - 56 B65_L16_N T25\n57 NC - 58 B65_L16_P T24\n59 GND L7 60 GND -\n61 B47_L11_N AA23 62 B47_L19_N V28\n63 B47_L11_P Y23 64 B47_L19_P V27\n65 B47_L14_N Y25 66 B47_L22_N U27\n67 B47_L14_P W25 68 B47_L22_P U26\n69 GND - 70 GND -\n71 B47_L7_N AB22 72 B47_L20_N U25\n73 B47_L7_P AA22 74 B47_L20_P U24\n75 B47_L21_N Y28 76 B47_L17_N T23\n77 B47_L21_P W28 78 B47_L17_P T22\n79 GND - 80 GND -\n81 B47_L3_N AC24 82 B47_L15_N U22\n83 B47_L3_P AB24 84 B47_L15_P U21\n85 B47_L23_N W29 86 B47_L24_N W26\n87 B47_L23_P V29 88 B47_L24_P V26\n89 GND - 90 GND -\n91 B47_L10_N AC21 92 B47_L13_N W24\n93 B47_L10_P AB21 94 B47_L13_P W23\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n26/50 www.alinx.com95 B47_L5_N AB27 96 B47_L1_N Y27\n97 B47_L5_P AA27 98 B47_L1_P Y26\n99 GND - 100 GND -\n101 B47_L9_N AB20 102 B47_L12_N AA25\n103 B47_L9_P AA20 104 B47_L12_P AA24\n105 B47_L4_N AC27 106 B47_L6_N AB26\n107 B47_L4_P AC26 108 B47_L6_P AB25\n109 GND - 110 GND -\n111 B47_L8_N AC23 112 B47_L16_N V23\n113 B47_L8_P AC22 114 B47_L16_P V22\n115 B47_L2_N AD26 116 B47_L18_N W21\n117 B47_L2_P AD25 118 B47_L18_P V21\n119 GND - 120 GND -\nJ6connects12Vpower,thesignalofBANK66andthepartialsignalofBANK68.\nPinassignmentofJ6connector\nJ6Pin SignalName FPGAPin J6Pin SignalName FPGAPin\n1 +12V - 2 +12V -\n3 +12V - 4 +12V -\n5 +12V - 6 +12V -\n7 +12V - 8 +12V -\n9 +12V - 10 +12V -\n11 GND - 12 GND -\n13 B67_L17_N A20 14 B67_L8_N A25\n15 B67_L17_P B20 16 B67_L8_P B25\n17 B67_L16_N C22 18 B67_L6_N A28\n19 B67_L16_P C21 20 B67_L6_P A27\n21 GND - 22 GND -\n23 B67_L15_N B22 24 B67_L13_N C23\n25 B67_L15_P B21 26 B67_L13_P D23\n27 B67_L11_N D25 28 B67_L12_N C24\n29 B67_L11_P E25 30 B67_L12_P D24\n31 GND - 32 GND -\n33 B67_L18_N D21 34 B67_L4_N A29\n35 B67_L18_P D20 36 B67_L4_P B29\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n27/50http://www.alinx.com.cn\n27/5037 B67_L20_N E21 38 B67_L2_N B27\n39 B67_L20_P E20 40 B67_L2_P C27\n41 GND - 42 GND -\n43 B67_L14_N E23 44 B67_L1_N E27\n45 B67_L14_P E22 46 B67_L1_P F27\n47 B67_L22_N F20 48 B67_L10_N A24\n49 B67_L22_P G20 50 B67_L10_P B24\n51 GND - 52 GND -\n53 B67_L19_N F25 54 B67_L9_N B26\n55 B67_L19_P G24 56 B67_L9_P C26\n57 B67_L24_N G21 58 B67_L5_N C28\n59 B67_L24_P H21 60 B67_L5_P D28\n61 GND - 62 GND -\n63 B67_L21_N F24 64 B67_L3_N D29\n65 B67_L21_P F23 66 B67_L3_P E28\n67 B67_L23_N F22 68 B67_L7_N D26\n69 B67_L23_P G22 70 B67_L7_P E26\n71 GND - 72 GND -\n73 B68_T1U C16 74 B67_T1U A23\n75 B68_T2U H14 76 B67_T2U A22\n77 B68_T3U L17 78 B67_T3U H22\n79 NC - 80 NC -\nPart2:CarrierBoard\nPart2.1:Introduction\nThroughthepreviousfunctionintroduction,youcanunderstandthefunctionof\nthecarrierboardpart.\n\uf06c2-channelfiberinterface\n\uf06c1-channelPCIEx8interface\n\uf06c1-channelUSBUartinterface\n\uf06c1-channelEthernetRJ45interface\n\uf06c3-ChannelFMCinterface\n\uf06c1-channelMicroSDcardslot\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n28/50 www.alinx.com\uf06c2-channelSMAinterface\n\uf06cEEPROM,temperatureandhumiditysensor\n\uf06cJTAGdebugginginterface\n\uf06c7LEDlights\n\uf06c2Keys\nPart2.2:PCIEX8interface\nAXKU062developmentboardisequippedwithaPCIe3.0x8interfacefor\nconnecting8pairsoftransceiverstothePCIEx8goldfinger,itcanrealizethedata\ncommunicationofPCIEex8,PCIEex4,PCIex2andPCIex1.Thetransmitandreceive\nsignalsofthePCIeinterfacearedirectlyconnectedtotheGTPtransceiveroftheFPGA.\nTheeightchannelsofTXandRXsignalsareconnectedtotheFPGAindifferential\nsignals,andthesinglechannelcommunicationratecanbeupto8Gbpsbandwidth.\nThedesigndiagramofthePCIeinterfaceoftheAXKU062FPGAdevelopment\nboardisshowninFigure2-2-1,wheretheTXtransmitsignalandthereferenceclock\nCLKsignalareconnectedinACcoupledmode.\nFigure2-2-1PCIecardslotschematicdiagram\nPCIex8InterfacePinAssignment:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n29/50http://www.alinx.com.cn\n29/50SignalName FPGAPinName PinNumber Description\nPCIE_RX0_N MGTHRXN3_225 AB1 PCIEchannel0DataTransmitNegative\nPCIE_RX0_P MGTHRXP3_225 AB2 PCIEchannel0DataTransmitPositive\nPCIE_RX1_N MGTHRXN2_225 AD1 PCIEchannel1DataTransmitNegative\nPCIE_RX1_P MGTHRXP2_225 AD2 PCIEchannel1DataTransmitPositive\nPCIE_RX2_N MGTHRXN1_225 AF1 PCIEchannel2DataTransmitNegative\nPCIE_RX2_P MGTHRXP1_225 AF2 PCIEchannel2DataTransmitPositive\nPCIE_RX3_N MGTHRXN0_225 AH1 PCIEchannel3DataTransmitNegative\nPCIE_RX3_P MGTHRXP0_225 AH2 PCIEchannel3DataTransmitPositive\nPCIE_RX4_N MGTHRXN3_224 AJ3 PCIEchannel4DataTransmitNegative\nPCIE_RX4_P MGTHRXP3_224 AJ4 PCIEchannel4DataTransmitPositive\nPCIE_RX5_N MGTHRXN2_224 AK1 PCIEchannel5DataTransmitNegative\nPCIE_RX5_P MGTHRXP2_224 AK2 PCIEchannel5DataTransmitPositive\nPCIE_RX6_N MGTHRXN1_224 AM1 PCIEchannel6DataTransmitNegative\nPCIE_RX6_P MGTHRXP1_224 AM2 PCIEchannel6DataTransmitPositive\nPCIE_RX7_N MGTHRXN0_224 AP1 PCIEchannel7DataTransmitNegative\nPCIE_RX7_P MGTHRXP0_224 AP2 PCIEchannel7DataTransmitPositive\nPCIE_TX0_N MGTHTXN3_225 AC3 PCIEchannel0DataTransmitNegative\nPCIE_TX0_P MGTHTXP3_225 AC4 PCIEchannel0DataTransmitPositive\nPCIE_TX1_N MGTHTXN2_225 AE3 PCIEchannel1DataTransmitNegative\nPCIE_TX1_P MGTHTXP2_225 AE4 PCIEchannel1DataTransmitPositive\nPCIE_TX2_N MGTHTXN1_225 AG3 PCIEchannel2DataTransmitNegative\nPCIE_TX2_P MGTHTXP1_225 AG4 PCIEchannel2DataTransmitPositive\nPCIE_TX3_N MGTHTXN0_225 AH5 PCIEchannel3DataTransmitNegative\nPCIE_TX3_P MGTHTXP0_225 AH6 PCIEchannel3DataTransmitPositive\nPCIE_TX4_N MGTHTXN3_224 AK5 PCIEchannel4DataTransmitNegative\nPCIE_TX4_P MGTHTXP3_224 AK6 PCIEchannel4DataTransmitPositive\nPCIE_TX5_N MGTHTXN2_224 AL3 PCIEchannel5DataTransmitNegative\nPCIE_TX5_P MGTHTXP2_224 AL4 PCIEchannel5DataTransmitPositive\nPCIE_TX6_N MGTHTXN1_224 AM5 PCIEchannel6DataTransmitNegative\nPCIE_TX6_P MGTHTXP1_224 AM6 PCIEchannel6DataTransmitPositive\nPCIE_TX7_N MGTHTXN0_224 AN3 PCIEchannel7DataTransmitNegative\nPCIE_TX7_P MGTHTXP0_224 AN4 PCIEchannel7DataTransmitPositive\nPCIE_CLK_N MGTREFCLK0N_225 AB5 PCIEchannelReferenceClockNegative\nPCIE_CLK_P MGTREFCLK0P_225 AB6 PCIEchannelReferenceClockPositive\nPCIE_PERST IO_T3U_N12_PERSTN0_65 K22 PCIEcardResetSignal\nPart2.3:SFP+Opticalfiberinterface\nAXKU062FPGAdevelopmentboardhasatwoSFPinterface.TheUserscanbuy\nSFPopticalmodules(1.25G,2.5G,10Gopticalmodulesonthemarket)andinsert\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n30/50 www.alinx.comthemintothese2opticalfiberinterfacesforopticalfiberdatacommunication.The2\nopticalfiberinterfacesarerespectivelyconnectedwith2RX/TXofFPGABANK226\nGTHtransceiver.BoththeTXsignalandtheRXsignalareconnectedtotheFPGAand\ntheopticalmodulethroughaDCblockingcapacitorinadifferentialsignalmode,and\nthedatarateofeachTXtransmissionandRXreceptionisashighas16.3Gb/s.The\nreferenceclockoftheGXHtransceiverofBANK226isprovidedbyadifferentialcrystal\noscillator156.25M.\nThedesigndiagramofFPGAandSFPfiberisshowninFigure2-3-1below:\nFigure2-3-1SFPFiberschematicdiagram\nThe1stfiberinterfaceFPGApinassignmentisasfollows:\nSignalName FPGAPinNo. Description\nSFP1_TX_P U4 SFPOpticalModuleDataTransmitPositive\nSFP1_TX_N U3 SFPOpticalModuleDataTransmitNegative\nSFP1_RX_P T2 SFPOpticalModuleDataTransmitPositive\nSFP1_RX_N T1 SFPOpticalModuleDataTransmitNegative\nSFP1_TX_DIS AN11 SFPopticalmoduletransferDisable,activehigh\nSFP1_LOSS\nAP9SFPlightopticalLOSS,Highlevelmeansnolight\nsignalisreceived\nThe2ndfiberinterfaceFPGApinassignmentisasfollows:\nSignalName FPGAPinNo. Description\nSFP2_TX_P W4 SFPOpticalModuleDataTransmitPositive\nSFP2_TX_N W3 SFPOpticalModuleDataTransmitNegative\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n31/50http://www.alinx.com.cn\n31/50SFP2_RX_P V2 SFPOpticalModuleDataTransmitPositive\nSFP2_RX_N V1 SFPOpticalModuleDataTransmitNegative\nSFP2_TX_DIS AM11 SFPopticalmoduletransferDisable,activehigh\nSFP2_LOSS\nAN9SFPlightopticalLOSS,Highlevelmeansnolight\nsignalisreceived\nPart2.4:GigabitEthernetInterface\nThereare1GigabitEthernetportontheAXKU062FPGADevelopmentboard.The\nGPHYchipusesMicrel'sKSZ9031RNXEthernetPHYchiptoprovideuserswith\nnetworkcommunicationservices.TheKSZ9031RNXchipsupports10/100/1000Mbps\nnetworktransmissionrate,andcommunicateswiththeMAClayerofthesystem\nthroughtheRGMIIinterface.KSZ9031RNXsupportsMDI/MDXadaptation,various\nspeedadaptation,Master/Slaveadaptation,andsupportsMDIObusforPHYregister\nmanagement.\nWhentheKSZ9031RNXispoweredon,itwilldetectthelevelstatusofsome\nspecificIOstodetermineitsownoperatingmode.Table3-5-1describesthedefault\nsettingsaftertheGPHYchipispoweredon.\nConfigurationPin Instructions Configurationvalue\nPHYAD[2:0] MDIO/MDCmodePHYAddress PHYAddress011\nCLK125_EN Enable125Mhzclockoutputselection Enable\nLED_MODE LEDlightmodeconfiguration SingleLEDlightmode\nMODE0~MODE3 Link adaptation and fullduplex\nconfiguration10/100/1000adaptive,compatiblewith\nfull-duplex,half-duplex\nWhenthenetworkisconnectedtoGigabitEthernet,thedatatransmission of\nFPGAchipandPHYchipKSZ9031RNXiscommunicatedthroughtheRGMIIbus,the\ntransmissionclockis125Mhz,andthedataissampledontherisingedgeandfalling\nsamplesoftheclock.\nWhenthenetworkisconnectedto100MEthernet,thedatatransmissionofFPGA\nchipandPHYchipKSZ9031RNXiscommunicatedthroughRMIIbus,andthe\ntransmissionclockis25Mhz.Dataissampledontherisingedgeandfallingsamples\noftheclock.\nEthernetPHYchipconnectiondiagramasshowninFigure2-4-1:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n32/50 www.alinx.com\nFigure2-4-1schematicdiagram\nTheGigabitEthernetinterfacepinassignmentsareasfollows:\nSignalName PinName PinNo. Description\nPHY_GTXC B48_L21_N W34Ethernet1TransmitClock\nPHY_TXD0 B48_L18_N AD33Ethernet1TransmitDatabit0\nPHY_TXD1 B48_L18_P AC33Ethernet1TransmitDatabit1\nPHY_TXD2 B48_L23_N V34 Ethernet1TransmitDatabit2\nPHY_TXD3 B48_L23_P U34 Ethernet1TransmitDatabit3\nPHY_TXEN B48_L21_P V33Ethernet1TransmitEnableSignal\nPHY_RXC B48_L12_P AC31Ethernet1ReceiveClock\nPHY_RXD3 B48_L17_N AB34Ethernet1ReceiveDatabit0\nPHY_RXD2 B48_L17_P AA34Ethernet1ReceiveDatabit1\nPHY_RXD1 B48_L15_N AD34Ethernet1ReceiveDatabit2\nPHY_RXD0 B48_L15_P AC34Ethernet1ReceiveDatabit3\nPHY_RXDV B48_L12_N AC32Ethernet1ReceiveEnableSignal\nPHY_MDC B48_T2U AA33Ethernet1MDIOManagementClock\nPHY_MDIO B48_T1U AE31 Ethernet1MDIOManagementData\nPHY_RESET B48_T3U V32EthernetChipReset\nPart2.5:USBtoSerialPort\nTheAXKU062FPGAdevelopmentboardisequippedwithaUarttoUSBinterface\nforserialcommunicationanddebuggingofthedevelopmentboard.Theconversion\nchipusestheUSB-UARchipofSiliconLabsCP2102GM.TheCP2102serialchipand\ntheFPGAareconnectedbyalevel-shiftingchiptoadapttodifferentFPGABANK\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n33/50http://www.alinx.com.cn\n33/50voltages.TheUSBinterfaceusestheMINIUSBinterface,whichcanbeconnectedto\ntheUSBportoftheupperPCforserialdatacommunicationontheFPGA\ndevelopmentboardwithaUSBcable.TheschematicdiagramoftheUSBUartcircuit\ndesignisshownbelowintable6-1:\nFigure2-5-1USBtoserialportschematicdiagram\nUSBtoserialportpinassignment:\nSignalName FPGAPinName FPGAPinNo. Description\nUART_RXD B64_T1U AJ11 UartDataInput\nUART_TXD B64_T3U AM9 UartDataOutput\nPart2.6:FMCExpansionPort\nTheAXKU062FPGAdevelopmentboardcomeswithtwostandardFMCLPC\nexpansionportsandonestandardFMCHPCexpansionportsthatcanbeconnected\ntovariousFMCmodulesofXILINXorALINX(HDMIinputandoutputmodules,\nbinocularcameramodules,high-speedADmodules,etc.).TheLPCFMC1expansion\nporthas36pairsofdifferentialsignals,whicharerespectivelyconnectedtotheIOof\nBANK47andBANK48oftheFPGAchip.TheIOlevelofBANK47andBANK48is1.8V\nandcannotbemodified.The1pairspeedGTHtransceiversignalisconnectedto\nBNAK226.\nTheLPCFMC2expansionporthas36pairsofdifferentialsignals,whichare\nrespectivelyconnectedtotheIOoftheBANK64andBANK65oftheFPGAchip.The\nlevelstandardisdeterminedbythevoltageVADJoftheBANK,andthedefaultis\n+3.3V.\nTheFMCHPCexpansionportcontains58pairsofdifferentialIOsignals,which\narerespectivelyconnectedtoFPGAchipsBANK66,BANK67,BANK68,andthevoltage\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n34/50 www.alinx.comstandardis1.8V.8high-speedGTHtransceiversignalsareconnectedtotheIOofthe\nFPGAchipBANK227andBANK228.\nTheschematicdiagramsofFPGAandFMCLPCconnectorsareshowninFigures\n2-6-1,2-6-2and2-6-3：\nFigure2-6-1LPCFMC1schematicdiagram\nFigure2-6-2LPCFMC2schematicdiagram\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n35/50http://www.alinx.com.cn\n35/50\nFigure2-6-3HPCFMC3schematicdiagram\nThe1stFMCLPCConnectorsPinAssignment:\nSignalName FPGAPin\nNameFPGA\nPinNo.Description\nFMC1_LPC_CLK0_N B47_L11_N AA23 FMCreference1streferenceClockN\nFMC1_LPC_CLK0_P B47_L11_P Y23 FMCreference1streferenceClockP\nFMC1_LPC_CLK1_N B48_L14_N AB31 FMCreference2ndreferenceClockN\nFMC1_LPC_CLK1_P B48_L14_P AB30 FMCreference2ndreferenceClockP\nFMC1_LPC_LA00_CC_N B47_L13_N W24 FMCreference0thData(Clock)N\nFMC1_LPC_LA00_CC_P B47_L13_P W23 FMCreference0thData(Clock)P\nFMC1_LPC_LA01_CC_N B47_L12_N AA25 FMCreference1stData(Clock)N\nFMC1_LPC_LA01_CC_P B47_L12_P AA24 FMCreference1stData(Clock)P\nFMC1_LPC_LA02_N B47_L18_N W21 FMCreference2ndDataN\nFMC1_LPC_LA02_P B47_L18_P V21 FMCreference2ndDataP\nFMC1_LPC_LA03_N B47_L16_N V23 FMCreference3rdDataN\nFMC1_LPC_LA03_P B47_L16_P V22 FMCreference3rdDataP\nFMC1_LPC_LA04_N B47_L6_N AB26 FMCreference4thDataN\nFMC1_LPC_LA04_P B47_L6_P AB25 FMCreference4thDataP\nFMC1_LPC_LA05_N B47_L23_N W29 FMCreference5thDataN\nFMC1_LPC_LA05_P B47_L23_P V29 FMCreference5thDataP\nFMC1_LPC_LA06_N B47_L1_N Y27 FMCreference6thDataN\nFMC1_LPC_LA06_P B47_L1_P Y26 FMCreference6thDataP\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n36/50 www.alinx.comFMC1_LPC_LA07_N B47_L15_N U22 FMCreference7thDataN\nFMC1_LPC_LA07_P B47_L15_P U21 FMCreference7thDataP\nFMC1_LPC_LA08_N B47_L24_N W26 FMCreference8thDataN\nFMC1_LPC_LA08_P B47_L24_P V26 FMCreference8thDataP\nFMC1_LPC_LA09_N B47_L17_N T23 FMCreference9thDataN\nFMC1_LPC_LA09_P B47_L17_P T22 FMCreference9thDataP\nFMC1_LPC_LA10_N B47_L20_N U25 FMCreference10thDataN\nFMC1_LPC_LA10_P B47_L20_P U24 FMCreference10thDataP\nFMC1_LPC_LA11_N B47_L3_N AC24 FMCreference11thDataN\nFMC1_LPC_LA11_P B47_L3_P AB24 FMCreference11thDataP\nFMC1_LPC_LA12_N B47_L22_N U27 FMCreference12thDataN\nFMC1_LPC_LA12_P B47_L22_P U26 FMCreference12thDataP\nFMC1_LPC_LA13_N B47_L21_N Y28 FMCreference13thDataN\nFMC1_LPC_LA13_P B47_L21_P W28 FMCreference13thDataP\nFMC1_LPC_LA14_N B47_L19_N V28 FMCreference14thDataN\nFMC1_LPC_LA14_P B47_L19_P V27 FMCreference14thDataP\nFMC1_LPC_LA15_N B47_L14_N Y25 FMCreference15thDataN\nFMC1_LPC_LA15_P B47_L14_P W25 FMCreference15thDataP\nFMC1_LPC_LA16_N B47_L7_N AB22 FMCreference16thDataN\nFMC1_LPC_LA16_P B47_L7_P AA22 FMCreference16thDataP\nFMC1_LPC_LA17_CC_N B48_L13_N AB32 FMCreference17thData（clock）N\nFMC1_LPC_LA17_CC_P B48_L13_P AA32 FMCreference17thData（clock）P\nFMC1_LPC_LA18_CC_N B48_L11_N AD31 FMCreference18thData（clock）N\nFMC1_LPC_LA18_CC_P B48_L11_P AD30 FMCreference18thData（clock）P\nFMC1_LPC_LA19_N B48_L16_N AB29 FMCreference19thDataN\nFMC1_LPC_LA19_P B48_L16_P AA29 FMCreference19thDataP\nFMC1_LPC_LA20_N B48_L24_N W31 FMCreference20thDataN\nFMC1_LPC_LA20_P B48_L24_P V31 FMCreference20thDataP\nFMC1_LPC_LA21_N B48_L6_N AG30 FMCreference21stDataN\nFMC1_LPC_LA21_P B48_L6_P AF30 FMCreference21stDataP\nFMC1_LPC_LA22_N B48_L5_N AE30 FMCreference22ndDataN\nFMC1_LPC_LA22_P B48_L5_P AD29 FMCreference22ndDataP\nFMC1_LPC_LA23_N B48_L8_N AG34 FMCreference23rdDataN\nFMC1_LPC_LA23_P B48_L8_P AF33 FMCreference23rdDataP\nFMC1_LPC_LA24_N B48_L4_N AG29 FMCreference24thDataN\nFMC1_LPC_LA24_P B48_L4_P AF29 FMCreference24thDataP\nFMC1_LPC_LA25_N B48_L9_N AF32 FMCreference25thDataN\nFMC1_LPC_LA25_P B48_L9_P AE32 FMCreference25thDataP\nFMC1_LPC_LA26_N B48_L7_N AG32 FMCreference26thDataN\nFMC1_LPC_LA26_P B48_L7_P AG31 FMCreference26thDataP\nFMC1_LPC_LA27_N B48_L10_N AF34 FMCreference27thDataN\nFMC1_LPC_LA27_P B48_L10_P AE33 FMCreference27thDataP\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n37/50http://www.alinx.com.cn\n37/50FMC1_LPC_LA28_N B48_L1_N AF27 FMCreference28thDataN\nFMC1_LPC_LA28_P B48_L1_P AE27 FMCreference28thDataP\nFMC1_LPC_LA29_N B48_L2_N AF28 FMCreference29thDataN\nFMC1_LPC_LA29_P B48_L2_P AE28 FMCreference29thDataP\nFMC1_LPC_LA30_N B48_L3_N AD28 FMCreference30thDataN\nFMC1_LPC_LA30_P B48_L3_P AC28 FMCreference30thDataP\nFMC1_LPC_LA31_N B48_L19_N Y33 FMCreference31stDataN\nFMC1_LPC_LA31_P B48_L19_P W33 FMCreference31stDataP\nFMC1_LPC_LA32_N B48_L22_N Y32 FMCreference32ndDataN\nFMC1_LPC_LA32_P B48_L22_P Y31 FMCreference32ndDataP\nFMC1_LPC_LA33_N B48_L20_N Y30 FMCreference33rdDataN\nFMC1_LPC_LA33_P B48_L20_P W30 FMCreference33rdDataP\nFMC1_LPC_SCL B47_L10_N AC21 FMCI2CBusClock\nFMC1_LPC_SDA B47_L10_P AB21 FMCI2CBusData\nFMC1_DP0_C2M_N 226_TX3_N R3 TransceiverDataOutputP\nFMC1_DP0_C2M_P 226_TX3_P R4 TransceiverDataOutputN\nFMC1_DP0_M2C_N 226_RX3_N P1 TransceiverDataInputP\nFMC1_DP0_M2C_P 226_RX3_P P2 TransceiverDataInputN\nFMC1_GBTCLK0_M2C_N 226_CLK0_N V5 TransceiverReferenceClockP\nFMC1_GBTCLK0_M2C_P 226_CLK0_P V6 TransceiverReferenceClockN\nThe2ndFMCLPCconnectorpinassignmentisasfollows:\nSignalName FPGAPinNameFPGAPinNo. Description\nFMC2_LPC_CLK0_N B65_L13_N N26 FMCreference1streferenceClockN\nFMC2_LPC_CLK0_P B65_L13_P P26 FMCreference1streferenceClockP\nFMC2_LPC_CLK1_N B64_L11_N AH12 FMCreference2ndreferenceClockN\nFMC2_LPC_CLK1_P B64_L11_P AG12 FMCreference2ndreferenceClockP\nFMC2_LPC_LA00_CC_N B65_L14_N P25 FMCreference0thData(Clock)N\nFMC2_LPC_LA00_CC_P B65_L14_P P24 FMCreference0thData(Clock)P\nFMC2_LPC_LA01_CC_N B65_L11_N M26 FMCreference1stData(Clock)N\nFMC2_LPC_LA01_CC_P B65_L11_P M25 FMCreference1stData(Clock)P\nFMC2_LPC_LA02_N B65_L17_N R26 FMCreference2ndDataN\nFMC2_LPC_LA02_P B65_L17_P R25 FMCreference2ndDataP\nFMC2_LPC_LA03_N B65_L7_N L27 FMCreference3rdDataN\nFMC2_LPC_LA03_P B65_L7_P M27 FMCreference3rdDataP\nFMC2_LPC_LA04_N B65_L15_N R27 FMCreference4thDataN\nFMC2_LPC_LA04_P B65_L15_P T27 FMCreference4thDataP\nFMC2_LPC_LA05_N B65_L4_N J25 FMCreference5thDataN\nFMC2_LPC_LA05_P B65_L4_P J24 FMCreference5thDataP\nFMC2_LPC_LA06_N B65_L3_N K27 FMCreference6thDataN\nFMC2_LPC_LA06_P B65_L3_P K26 FMCreference6thDataP\nFMC2_LPC_LA07_N B65_L5_N H26 FMCreference7thDataN\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n38/50 www.alinx.comFMC2_LPC_LA07_P B65_L5_P J26 FMCreference7thDataP\nFMC2_LPC_LA08_N B65_L18_N P23 FMCreference8thDataN\nFMC2_LPC_LA08_P B65_L18_P R23 FMCreference8thDataP\nFMC2_LPC_LA09_N B65_L1_N G27 FMCreference9thDataN\nFMC2_LPC_LA09_P B65_L1_P H27 FMCreference9thDataP\nFMC2_LPC_LA10_N B65_L20_N P21 FMCreference10thDataN\nFMC2_LPC_LA10_P B65_L20_P P20 FMCreference10thDataP\nFMC2_LPC_LA11_N B65_L9_N K25 FMCreference11thDataN\nFMC2_LPC_LA11_P B65_L9_P L25 FMCreference11thDataP\nFMC2_LPC_LA12_N B65_L12_N M24 FMCreference12thDataN\nFMC2_LPC_LA12_P B65_L12_P N24 FMCreference12thDataP\nFMC2_LPC_LA13_N B65_L19_N M22 FMCreference13thDataN\nFMC2_LPC_LA13_P B65_L19_P N22 FMCreference13thDataP\nFMC2_LPC_LA14_N B65_L23_N M21 FMCreference14thDataN\nFMC2_LPC_LA14_P B65_L23_P N21 FMCreference14thDataP\nFMC2_LPC_LA15_N B65_L10_N K23 FMCreference15thDataN\nFMC2_LPC_LA15_P B65_L10_P L22 FMCreference15thDataP\nFMC2_LPC_LA16_N B65_L6_N H24 FMCreference16thDataN\nFMC2_LPC_LA16_P B65_L6_P J23 FMCreference16thDataP\nFMC2_LPC_LA17_CC_N B64_L13_N AG10 FMCreference17thData（clock）N\nFMC2_LPC_LA17_CC_P B64_L13_P AF10 FMCreference17thData（clock）P\nFMC2_LPC_LA18_CC_N B64_L12_N AH11 FMCreference18thData（clock）N\nFMC2_LPC_LA18_CC_P B64_L12_P AG11 FMCreference18thData（clock）P\nFMC2_LPC_LA19_N B64_L17_N AD8 FMCreference19thDataN\nFMC2_LPC_LA19_P B64_L17_P AD9 FMCreference19thDataP\nFMC2_LPC_LA20_N B64_L23_N AJ8 FMCreference20thDataN\nFMC2_LPC_LA20_P B64_L23_P AJ9 FMCreference20thDataP\nFMC2_LPC_LA21_N B64_L14_N AG9 FMCreference21stDataN\nFMC2_LPC_LA21_P B64_L14_P AF9 FMCreference21stDataP\nFMC2_LPC_LA22_N B64_L15_N AF8 FMCreference22ndDataN\nFMC2_LPC_LA22_P B64_L15_P AE8 FMCreference22ndDataP\nFMC2_LPC_LA23_N B64_L16_N AE10 FMCreference23rdDataN\nFMC2_LPC_LA23_P B64_L16_P AD10 FMCreference23rdDataP\nFMC2_LPC_LA24_N B64_L1_N AP10 FMCreference24thDataN\nFMC2_LPC_LA24_P B64_L1_P AP11 FMCreference24thDataP\nFMC2_LPC_LA25_N B64_L4_N AN12 FMCreference25thDataN\nFMC2_LPC_LA25_P B64_L4_P AM12 FMCreference25thDataP\nFMC2_LPC_LA26_N B64_L21_N AL9 FMCreference26thDataN\nFMC2_LPC_LA26_P B64_L21_P AK10 FMCreference26thDataP\nFMC2_LPC_LA27_N B64_L24_N AL8 FMCreference27thDataN\nFMC2_LPC_LA27_P B64_L24_P AK8 FMCreference27thDataP\nFMC2_LPC_LA28_N B64_L18_N AH8 FMCreference28thDataN\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n39/50http://www.alinx.com.cn\n39/50FMC2_LPC_LA28_P B64_L18_P AH9 FMCreference28thDataP\nFMC2_LPC_LA29_N B64_L6_N AL13 FMCreference29thDataN\nFMC2_LPC_LA29_P B64_L6_P AK13 FMCreference29thDataP\nFMC2_LPC_LA30_N B64_L8_N AJ13 FMCreference30thDataN\nFMC2_LPC_LA30_P B64_L8_P AH13 FMCreference30thDataP\nFMC2_LPC_LA31_N B64_L10_N AE11 FMCreference31stDataN\nFMC2_LPC_LA31_P B64_L10_P AD11 FMCreference31stDataP\nFMC2_LPC_LA32_N B64_L7_N AF13 FMCreference32ndDataN\nFMC2_LPC_LA32_P B64_L7_P AE13 FMCreference32ndDataP\nFMC2_LPC_LA33_N B64_L9_N AF12 FMCreference33rdDataN\nFMC2_LPC_LA33_P B64_L9_P AE12 FMCreference33rdDataP\nFMC2_LPC_SCL B65_L24_N K21 FMCI2CBusClock\nFMC2_LPC_SDA B65_L24_P K20 FMCI2CBusData\nThe3rdFMCLPCconnectorpinassignmentisasfollows:\nSignalName FPGAPinName FPGAPinNo. Description\nFMC_HPC_CLK0_M2C_N B67_L11_N D25 FMC0thInputreference(Clock)N\nFMC_HPC_CLK0_M2C_P B67_L11_P E25 FMC0thInputreference(Clock)P\nFMC_HPC_CLK1_M2C_N B66_L13_N G11 FMC1stInputreference(Clock)N\nFMC_HPC_CLK1_M2C_P B66_L13_P H11 FMC1stInputreference(Clock)P\nFMC_HPC_LA00_CC_N B67_L14_N E23 FMCLA0thData(Clock)N\nFMC_HPC_LA00_CC_P B67_L14_P E22 FMCLA0thData(Clock)）P\nFMC_HPC_LA01_CC_N B67_L13_N C23 FMCLA1stData(Clock)N\nFMC_HPC_LA01_CC_P B67_L13_P D23 FMCLA1stData(Clock）P\nFMC_HPC_LA02_N B67_L8_N A25 FMCLA2ndDataN\nFMC_HPC_LA02_P B67_L8_P B25 FMCLA2ndDataP\nFMC_HPC_LA03_N B67_L6_N A28 FMCLA3rdDataN\nFMC_HPC_LA03_P B67_L6_P A27 FMCLA3rdDataP\nFMC_HPC_LA04_N B67_L2_N B27 FMCLA4thDataN\nFMC_HPC_LA04_P B67_L2_P C27 FMCLA4thDataP\nFMC_HPC_LA05_N B67_L12_N C24 FMCLA5thDataN\nFMC_HPC_LA05_P B67_L12_P D24 FMCLA5thDataP\nFMC_HPC_LA06_N B67_L4_N A29 FMCLA6thDataP\nFMC_HPC_LA06_P B67_L4_P B29 FMCLA6thDataP\nFMC_HPC_LA07_N B67_L5_N C28 FMCLA7thDataN\nFMC_HPC_LA07_P B67_L5_P D28 FMCLA7thDataP\nFMC_HPC_LA08_N B67_L1_N E27 FMCLA8thDataN\nFMC_HPC_LA08_P B67_L1_P F27 FMCLA8thDataP\nFMC_HPC_LA09_N B67_L9_N B26 FMCLA9thDataN\nFMC_HPC_LA09_P B67_L9_P C26 FMCLA9thDataP\nFMC_HPC_LA10_N B67_L10_N A24 FMCLA10thDataN\nFMC_HPC_LA10_P B67_L10_P B24 FMCLA10thDataP\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n40/50 www.alinx.comFMC_HPC_LA11_N B67_L7_N D26 FMCLA11thDataN\nFMC_HPC_LA11_P B67_L7_P E26 FMCLA11thDataP\nFMC_HPC_LA12_N B67_L3_N D29 FMCLA12thDataN\nFMC_HPC_LA12_P B67_L3_P E28 FMCLA12thDataP\nFMC_HPC_LA13_N B67_L15_N B22 FMCLA13thDataN\nFMC_HPC_LA13_P B67_L15_P B21 FMCLA13thDataP\nFMC_HPC_LA14_N B67_L18_N D21 FMCLA14thDataN\nFMC_HPC_LA14_P B67_L18_P D20 FMCLA14thDataP\nFMC_HPC_LA15_N B67_L17_N A20 FMCLA15thDataN\nFMC_HPC_LA15_P B67_L17_P B20 FMCLA15thDataP\nFMC_HPC_LA16_N B67_L16_N C22 FMCLA16thDataN\nFMC_HPC_LA16_P B67_L16_P C21 FMCLA16thDataP\nFMC_HPC_LA17_CC_N B66_L11_N F9 FMCLA17thData（clock）N\nFMC_HPC_LA17_CC_P B66_L11_P G9 FMCLA17thData（clock）P\nFMC_HPC_LA18_CC_N B66_L12_N F10 FMCLA18thData（clock）N\nFMC_HPC_LA18_CC_P B66_L12_P G10 FMCLA18thData（clock）P\nFMC_HPC_LA19_N B66_L21_N B11 FMCLA19thDataN\nFMC_HPC_LA19_P B66_L21_P C11 FMCLA19thDataP\nFMC_HPC_LA20_N B66_L23_N A12 FMCLA20thDataN\nFMC_HPC_LA20_P B66_L23_P A13 FMCLA20thDataP\nFMC_HPC_LA21_N B66_L15_N J11 FMCLA21stDataN\nFMC_HPC_LA21_P B66_L15_P K11 FMCLA21stDataP\nFMC_HPC_LA22_N B66_L19_N D11 FMCLA22ndDataN\nFMC_HPC_LA22_P B66_L19_P E11 FMCLA22ndDataP\nFMC_HPC_LA23_N B66_L18_N H13 FMCLA23rdDataN\nFMC_HPC_LA23_P B66_L18_P J13 FMCLA23rdDataP\nFMC_HPC_LA24_N B66_L8_N H9 FMCLA24thDataN\nFMC_HPC_LA24_P B66_L8_P J9 FMCLA24thDataP\nFMC_HPC_LA25_N B66_L10_N J10 FMCLA25thDataN\nFMC_HPC_LA25_P B66_L10_P K10 FMCLA25thDataP\nFMC_HPC_LA26_N B66_L6_N D10 FMCLA26thDataN\nFMC_HPC_LA26_P B66_L6_P E10 FMCLA26thDataP\nFMC_HPC_LA27_N B66_L5_N C9 FMCLA27thDataN\nFMC_HPC_LA27_P B66_L5_P D9 FMCLA27thDataP\nFMC_HPC_LA28_N B66_L2_N A9 FMCLA28thDataN\nFMC_HPC_LA28_P B66_L2_P B9 FMCLA28thDataP\nFMC_HPC_LA29_N B66_L4_N A10 FMCLA29thDataN\nFMC_HPC_LA29_P B66_L4_P B10 FMCLA29thDataP\nFMC_HPC_LA30_N B66_L9_N H8 FMCLA30thDataN\nFMC_HPC_LA30_P B66_L9_P J8 FMCLA30thDataP\nFMC_HPC_LA31_N B66_L1_N E8 FMCLA31stDataN\nFMC_HPC_LA31_P B66_L1_P F8 FMCLA31stDataP\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n41/50http://www.alinx.com.cn\n41/50FMC_HPC_LA32_N B66_L3_N C8 FMCLA32ndDataN\nFMC_HPC_LA32_P B66_L3_P D8 FMCLA32ndDataP\nFMC_HPC_LA33_N B66_L7_N K8 FMCLA33rdDataN\nFMC_HPC_LA33_P B66_L7_P L8 FMCLA33rdDataP\nFMC_HPC_HA00_CC_N B68_L14_N F17 FMCHA0thData（clock）N\nFMC_HPC_HA00_CC_P B68_L14_P F18 FMCHA0thData（clock）P\nFMC_HPC_HA01_CC_N B68_L12_N E17 FMCHA1stData（clock）N\nFMC_HPC_HA01_CC_P B68_L12_P E18 FMCHA1stData（clock）P\nFMC_HPC_HA02_N B68_L17_N H16 FMCHA2ndDataN\nFMC_HPC_HA02_P B68_L17_P H17 FMCHA2ndDataP\nFMC_HPC_HA03_N B68_L24_N L18 FMCHA3rdDataN\nFMC_HPC_HA03_P B68_L24_P L19 FMCHA3rdDataN\nFMC_HPC_HA04_N B68_L6_N C17 FMCHA4thDataN\nFMC_HPC_HA04_P B68_L6_P C18 FMCHA4thDataP\nFMC_HPC_HA05_N B68_L2_N A18 FMCHA5thDataN\nFMC_HPC_HA05_P B68_L2_P A19 FMCHA5thDataP\nFMC_HPC_HA06_N B68_L22_N J18 FMCHA6thDataN\nFMC_HPC_HA06_P B68_L22_P J19 FMCHA6thDataP\nFMC_HPC_HA07_N B68_L4_N B19 FMCHA7thDataN\nFMC_HPC_HA07_P B68_L4_P C19 FMCHA7thDataP\nFMC_HPC_HA08_N B68_L18_N H18 FMCHA8thDataN\nFMC_HPC_HA08_P B68_L18_P H19 FMCHA8thDataP\nFMC_HPC_HA09_N B68_L7_N C14 FMCHA9thDataN\nFMC_HPC_HA09_P B68_L7_P D14 FMCHA9thDataP\nFMC_HPC_HA10_N B68_L1_N A14 FMCHA10thDataN\nFMC_HPC_HA10_P B68_L1_P B14 FMCHA10thDataP\nFMC_HPC_HA11_N B68_L5_N B16 FMCHA11thDataN\nFMC_HPC_HA11_P B68_L5_P B17 FMCHA11thDataP\nFMC_HPC_HA12_N B68_L16_N F19 FMCHA12thDataN\nFMC_HPC_HA12_P B68_L16_P G19 FMCHA12thDataP\nFMC_HPC_HA13_N B68_L3_N A15 FMCHA13thDataN\nFMC_HPC_HA13_P B68_L3_P B15 FMCHA13thDataP\nFMC_HPC_HA14_N B68_L23_N J16 FMCHA14thDataN\nFMC_HPC_HA14_P B68_L23_P K16 FMCHA14thDataP\nFMC_HPC_HA15_N B68_L20_N K17 FMCHA15thDataN\nFMC_HPC_HA15_P B68_L20_P K18 FMCHA15thDataP\nFMC_HPC_HA16_N B68_L10_N D18 FMCHA16thDataN\nFMC_HPC_HA16_P B68_L10_P D19 FMCHA16thDataP\nFMC_HPC_HA17_CC_N B68_L13_N G16 FMCHA17thData（clock）N\nFMC_HPC_HA17_CC_P B68_L13_P G17 FMCHA17thData（clock）P\nFMC_HPC_HA18_N B68_L21_N K15 FMCHA18thDataN\nFMC_HPC_HA18_P B68_L21_P L15 FMCHA18thDataP\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n42/50 www.alinx.comFMC_HPC_HA19_N B68_L15_N G14 FMCHA19thDataN\nFMC_HPC_HA19_P B68_L15_P G15 FMCHA19thDataP\nFMC_HPC_HA20_N B68_L11_N D16 FMCHA20thDataN\nFMC_HPC_HA20_P B68_L11_P E16 FMCHA20thDataP\nFMC_HPC_HA21_N B68_L19_N J14 FMCHA21stDataN\nFMC_HPC_HA21_P B68_L19_P J15 FMCHA21stDataP\nFMC_HPC_HA22_N B68_L8_N D15 FMCHA22ndDataN\nFMC_HPC_HA22_P B68_L8_P E15 FMCHA22ndDataP\nFMC_HPC_HA23_N B68_L9_N F14 FMCHA23rdDataN\nFMC_HPC_HA23_P B68_L9_P F15 FMCHA23rdDataP\nFMC_HPC_SCL B66_L17_N K12 FMCI2CBusClock\nFMC_HPC_SDA B66_L17_P L12 FMCI2CBusData\nFMC_GBTCLK0_M2C_P 227_CLK1_P M6 TransceiverReferenceClock0inputP\nFMC_GBTCLK0_M2C_N 227_CLK1_N M5 TransceiverReferenceClock0inputN\nFMC_GBTCLK1_M2C_P 228_CLK1_P H6 TransceiverReferenceClock1inputP\nFMC_GBTCLK1_M2C_N 228_CLK1_N H5 TransceiverReferenceClock1inputN\nFMC_DP0_M2C_P 227_RX0_P M2 TransceiverData0InputP\nFMC_DP0_M2C_N 227_RX0_N M1 TransceiverData0InputN\nFMC_DP1_M2C_P 227_RX1_P K2 TransceiverData1InputP\nFMC_DP1_M2C_N 227_RX1_N K1 TransceiverData1InputN\nFMC_DP2_M2C_P 227_RX2_P H2 TransceiverData2InputP\nFMC_DP2_M2C_N 227_RX2_N H1 TransceiverData2InputN\nFMC_DP3_M2C_P 227_RX3_P F2 TransceiverData3InputP\nFMC_DP3_M2C_N 227_RX3_N F1 TransceiverData3InputN\nFMC_DP4_M2C_P 228_RX1_P D2 TransceiverData4InputP\nFMC_DP4_M2C_N 228_RX1_N D1 TransceiverData4InputN\nFMC_DP5_M2C_P 228_RX3_P A4 TransceiverData5InputP\nFMC_DP5_M2C_N 228_RX3_N A3 TransceiverData5InputN\nFMC_DP6_M2C_P 228_RX2_P B2 TransceiverData6InputP\nFMC_DP6_M2C_N 228_RX2_N B1 TransceiverData6InputN\nFMC_DP7_M2C_P 228_RX0_P E4 TransceiverData7InputP\nFMC_DP7_M2C_N 228_RX0_N E3 TransceiverData7InputN\nFMC_DP0_C2M_P 227_TX0_P N4 TransceiverData0OutputP\nFMC_DP0_C2M_N 227_TX0_N N3 TransceiverData0OutputN\nFMC_DP1_C2M_P 227_TX1_P L4 TransceiverData1OutputP\nFMC_DP1_C2M_N 227_TX1_N L3 TransceiverData1OutputN\nFMC_DP2_C2M_P 227_TX2_P J4 TransceiverData2OutputP\nFMC_DP2_C2M_N 227_TX2_N J3 TransceiverData2OutputN\nFMC_DP3_C2M_P 227_TX3_P G4 TransceiverData3OutputP\nFMC_DP3_C2M_N 227_TX3_N G3 TransceiverData3OutputN\nFMC_DP4_C2M_P 228_TX1_P D6 TransceiverData4OutputP\nFMC_DP4_C2M_N 228_TX1_N D5 TransceiverData4OutputN\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n43/50http://www.alinx.com.cn\n43/50FMC_DP5_C2M_P 228_TX3_P B6 TransceiverData5OutputP\nFMC_DP5_C2M_N 228_TX3_N B5 TransceiverData5OutputN\nFMC_DP6_C2M_P 228_TX2_P C4 TransceiverData6OutputP\nFMC_DP6_C2M_N 228_TX2_N C3 TransceiverData6OutputN\nFMC_DP7_C2M_P 228_TX0_P F6 TransceiverData7OutputP\nFMC_DP7_C2M_N 228_TX0_N F5 TransceiverData7OutputN\nPart2.7:SDCardSlot\nTheAXKU062FPGAdevelopmentboardincludesaMicroSDcardinterfaceto\nprovideuserswithaccesstoSDcardmemoryforstoringpictures,musicorotheruser\ndatafiles.\nThesignalislinkedtotheIOsignaloftheBANK64ofFPGA,andtheschematicof\ntheFPGAandSDcardconnectorisshowninFigure2-7-1:\nFigure2-7-1SDCardSlotschematicdiagram\nSDCardSlotpinassignment:\nSignalName FPGAPINname FPGAPinNo. Description\nSD_CLK B64_L22_P AN8 SDClockSignal\nSD_CMD B64_L19_N AM10 SDCommandSignal\nSD_D0 B64_L5_N AL12 SDData0\nSD_D1 B64_L19_P AL10 SDData1\nSD_D2 B64_L2_P AN13 SDData2\nSD_D3 B64_L2_N AP13 SDData3\nSD_CD B64_L22_N AP8 SDcardinsertionsignal\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n44/50 www.alinx.comPart2.8:SMAInterface\nTheAXKU062FPGAdevelopmentboardisdesignedwith2SMAinterfaces,and\nthedifferentialsignalisconnectedtotheBANK66ordinaryclockIOport,providing\ncustomerswithexternalclockinterfaceoraccordingtotheordinaryIOport,the\ninterfacelevelis1.8V.\nTheschematicdiagramofFPGAandSMAinterfaceconnectionisshowninFigure\n2-8-1.\nFigure2-8-1SMAConnectionschematicdiagram\nSMAInterfacepinassignment:\nSignalName FPGAPINName FPGAPINNo. Description\nSMA_CLKIN_N B66_L14_N G12 TransceiverClockSignalN\nSMA_CLKIN_P B66_L14_P H12 TransceiverClockSignalP\nPart2.9:TemperatureSensorandEEPROM\nAhigh-precision,low-power,digitaltemperaturesensorchipismountedonthe\nAXKU060FPGAdevelopmentboard,andthemodelisLM75AofONSemiconductor.\nThetemperatureaccuracyoftheLM75Achipis0.5degrees.ThesensorandFPGAare\ndirectlyconnectedtotheI2Cdigitalinterface.TheFPGAreadsthetemperaturenear\nthecurrentFPGAdevelopmentboardthroughtheI2Cinterface.Themodelofthe\nEEPROMis24LC04,andthecapacityis:4Kbit,whichisconnectedtothePSterminal\nthroughtheI2Cbus.\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n45/50http://www.alinx.com.cn\n45/50Figure2-9-1belowshowsthedesignoftheLM75sensorandEEPROMchip.\nFigure2-9-1I2CConnectionschematicdiagram\nI2CSensorPinAssignment：\nPinName FPGAPIN FPGApin\nI2C_SDA B66_L16_N K13\nI2C_SCL B66_L16_P L13\nPart2.10:LEDLight\nThereareSevenredLEDsontheAXKU062FPGAcarrierboard,oneofwhichisthe\npowerindicator(PWR),fourarecontrolindicators,twoarepanelindicators.Whenthe\nAXKU060FPGAboardispoweredon,thepowerindicatorwilllightup,4userLEDs\nandtwopannelindicatorsareconnectedtotheIOoftheFPGABANK65andBANK66,\ntheusercancontrolthelightingandextinctionthroughtheprogram.WhentheIO\nvoltageconnectedtotheuserLEDisconfiguredlowlevel,theuserLEDlightsup.\nWhentheconnectedIOvoltageisconfiguredashighlevel,theuserLEDwillbe\nextinguished.\nTheLEDshardwareconnectionisshowninFigure2-10-1:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n46/50 www.alinx.com\nFigure2-10-1userLED\nFigure2-10-2panelindicator\nFigure2-10-2panelindicatorLED\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n47/50http://www.alinx.com.cn\n47/50PinassignmentofuserLEDlights\nSignalName FPGAPIN FPGAPIN Description\nLED1 B66_T3U E12 User-definedindicatorlight\nLED2 B66_T2U F12 User-definedindicatorlight\nLED3 B66_T1U L9 User-definedindicatorlight\nLED4 B65_T0U H23 User-definedindicatorlight\nTEST_LED1 B66_L22_N E13 panelindicator\nTEST_LED2 B66_L22_P F13 panelindicator\nPart2.11:Keys\nTheAXKU062FPGAdevelopmentboardcontainstwouserKeysand1resetkey.\nOneuserkeysareconnectedtotheIOofFPGABANK65.Theuserkeyisactiveatlow\nleveltorealizesomefunctionsoftheboardforcustomers;Theresetkeyisusedfor\nsystemreset.\nThecircuitofuserkeypartisshowninFigure2-11-1.\nFigure2-11-1keyconnection\nKeysPinAssignment：\nSignalName FPGAPIN FPGAPIN Description\nKEY1 B65_T1U N23 UserKeyInput\nFPGA_RSETN B65_T2U N27 SystemReset\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n48/50 www.alinx.comPart2.12:JTAGInterface\nTheJTAGinterfaceisreservedontheAXKU062developmentboardfor\ndownloadingFPGAprogramsorfirmwareprogramstoFLASH.Inordertonot\ndamagetheFPGAchipbypluggingandunpluggingunderpower,weaddeda\nprotectiondiodetotheJTAGsignaltoensurethatthesignalvoltageiswithinthe\nrangeacceptedbytheFPGAandavoiddamagetotheFPGAchip.\nJTAGschematicdiagramisshowninFigure2-12-1:\nFigure2-12-1JTAGconnectiondiagram\nPart2.13:PowerSupply\nThepowerinputvoltageoftheAXKU062developmentboardisDC12V,withan\nexternal+12VpowersupplyorpowersuppliedtotheboardthroughPCIE.When\nusinganexternalpowersupply,pleaseusethepowersupplyprovidedbythe\ndevelopmentboard,anddonotuseotherspecificationsofpowersupplytoavoid\ndamagingthedevelopmentboard.\nTheschematicdiagramofthepowersupplydesignontheboardisshownin\nFigure2-13-1:\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n49/50http://www.alinx.com.cn\n49/50\nFigure2-13-1CarrierBoardPowerDesign\nPart2.14:Fan\nBecauseFPGAgeneratesalotofheatwhenitworksnormally,weaddaheatsink\nandfantothechipontheboardtopreventthechipfromoverheating.Thecontrolof\nthefaniscontrolledbytheFPGAchip.ThecontrolpinisconnectedtotheIOofthe\nBANK48.IftheIOleveloutputishigh,theMOSFETisturnedonandthefanisworking.\nIftheIOleveloutputislow,thefanstops.Thefandesignontheboardisshownin\nFigure2-14-1.\nFigure2-14-1\nFanPinAssignment：\nKINTEXUltraScale+FPGABoardAXKU062UserManual\n50/50 www.alinx.comSignalName FPGAPIN FPGAPinNo. Description\nFAN_PWM B64_T0U AK11 Fancontrolpin\nPart2.15:SizeDimension\n（TopView）\n"}]
!==============================================================================!
### Technical Summary of AXKU062 Development Board

**Component Overview:**
The AXKU062 is a development board based on the Xilinx Kintex UltraScale FPGA architecture, specifically utilizing the XCKU060-2FFVA1156I FPGA chip. This board is designed for high-performance applications, featuring a variety of interfaces and memory options to facilitate rapid development and prototyping.

**Key Specifications:**
- **Voltage Ratings:**
  - Power input: DC 12V
  - FPGA core power: +0.95V (generated from +12V)
  - Other outputs: +1.2V, +1.8V, +3.3V

- **Current Ratings:**
  - Maximum output current for FPGA core: 20A

- **Power Consumption:**
  - The board's power consumption will vary based on the application and configuration but is designed to support high-performance operations.

- **Operating Temperature Range:**
  - Industrial temperature grade (typically -40°C to +100°C)

- **Package Type:**
  - The FPGA chip is in a 1156-pin FFG package.

- **Special Features:**
  - Equipped with 4GB DDR4 SDRAM (four 1GB chips)
  - Two 128Mbit QSPI Flash for configuration and data storage
  - Multiple high-speed interfaces including PCIe, SFP, and Ethernet
  - Onboard temperature and humidity sensor (LM75)
  - JTAG interface for programming and debugging

- **Moisture Sensitive Level (MSL):**
  - MSL is typically classified according to JEDEC J-STD-020E standards, but specific details for AXKU062 are not provided in the manual.

**Description:**
The AXKU062 development board is a versatile platform for developing applications using the Xilinx Kintex UltraScale FPGA. It integrates high-speed memory, multiple communication interfaces, and expansion capabilities, making it suitable for a wide range of applications in fields such as telecommunications, data processing, and embedded systems.

**Typical Applications:**
- **Signal Processing:** The board can be used for real-time signal processing tasks, leveraging the FPGA's parallel processing capabilities.
- **Data Storage:** With integrated DDR4 and QSPI Flash, it can handle large data sets efficiently.
- **Networking:** The PCIe and Ethernet interfaces allow for high-speed data transfer, making it suitable for networking applications.
- **Prototyping:** Ideal for engineers and developers looking to prototype and test new designs in a flexible environment.
- **Embedded Systems:** The board can be utilized in various embedded applications requiring high performance and low latency.

This summary encapsulates the essential characteristics and applications of the AXKU062 development board, providing a clear understanding of its capabilities and intended use cases.