// Seed: 2294129848
module module_0 (
    output tri1 id_0,
    input wor id_1
    , id_20,
    input tri id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input wire id_17,
    output tri1 id_18
);
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    output wor   id_2,
    output tri0  id_3,
    output tri   id_4,
    output tri0  id_5,
    output logic id_6,
    input  wand  id_7,
    output wor   id_8,
    input  wand  id_9
    , id_14#(
        .id_15(1)
    ),
    input  tri1  id_10,
    input  wand  id_11,
    input  tri0  id_12
);
  initial @(posedge -1) id_6 = #id_16 1 > -1'b0;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_10,
      id_1,
      id_7,
      id_8,
      id_4,
      id_12,
      id_3,
      id_3,
      id_8,
      id_9,
      id_5,
      id_9,
      id_11,
      id_12,
      id_12,
      id_8
  );
endmodule
