<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
should_fail_because: 
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>
defines: 
time_elapsed: 2.824s
ram usage: 65144 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpxmzqeaoo/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:7</a>: No timescale set for &#34;bsg_fifo_reorder&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:7</a>: Compile module &#34;work@bsg_fifo_reorder&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:18</a>: Implicit port type (wire) for &#34;fifo_alloc_v_o&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:7</a>: Top level module &#34;work@bsg_fifo_reorder&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:47</a>: Cannot find a module definition for &#34;work@bsg_fifo_reorder::bsg_fifo_tracker&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-77" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:77</a>: Cannot find a module definition for &#34;work@bsg_fifo_reorder::bsg_decode_with_v&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-85" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:85</a>: Cannot find a module definition for &#34;work@bsg_fifo_reorder::bsg_decode_with_v&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-93" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:93</a>: Cannot find a module definition for &#34;work@bsg_fifo_reorder::bsg_dff_reset_set_clear&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html#l-111" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v:111</a>: Cannot find a module definition for &#34;work@bsg_fifo_reorder::bsg_mem_1r1w&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 13
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpxmzqeaoo/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_fifo_reorder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpxmzqeaoo/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpxmzqeaoo/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_fifo_reorder)
 |vpiName:work@bsg_fifo_reorder
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_fifo_reorder
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_fifo_reorder
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_fifo_reorder
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_fifo_reorder, file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7, parent:work@bsg_fifo_reorder
   |vpiDefName:work@bsg_fifo_reorder
   |vpiFullName:work@bsg_fifo_reorder
   |vpiProcess:
   \_always: , line:130
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:130
       |vpiCondition:
       \_operation: , line:130
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk_i), line:130
           |vpiName:clk_i
           |vpiFullName:work@bsg_fifo_reorder.clk_i
       |vpiStmt:
       \_begin: , line:130
         |vpiFullName:work@bsg_fifo_reorder
         |vpiStmt:
         \_if_stmt: , line:131
           |vpiCondition:
           \_operation: , line:131
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (reset_i), line:131
               |vpiName:reset_i
               |vpiFullName:work@bsg_fifo_reorder.reset_i
           |vpiStmt:
           \_begin: , line:131
             |vpiFullName:work@bsg_fifo_reorder
             |vpiStmt:
             \_if_stmt: , line:133
               |vpiCondition:
               \_ref_obj: (fifo_alloc_yumi_i), line:133
                 |vpiName:fifo_alloc_yumi_i
                 |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_yumi_i
               |vpiStmt:
               \_immediate_assert: , line:134
                 |vpiExpr:
                 \_ref_obj: (fifo_alloc_v_o), line:134
                   |vpiName:fifo_alloc_v_o
                   |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_v_o
                 |vpiStmt:
                 \_sys_func_call: ($error), line:134
                   |vpiName:$error
                   |vpiArgument:
                   \_constant: , line:134
                     |vpiConstType:6
                     |vpiDecompile:&#34;Handshaking error. fifo_alloc_yumi_i raised without fifo_alloc_v_o.&#34;
                     |vpiSize:69
                     |STRING:&#34;Handshaking error. fifo_alloc_yumi_i raised without fifo_alloc_v_o.&#34;
             |vpiStmt:
             \_if_stmt: , line:136
               |vpiCondition:
               \_ref_obj: (fifo_deq_yumi_i), line:136
                 |vpiName:fifo_deq_yumi_i
                 |vpiFullName:work@bsg_fifo_reorder.fifo_deq_yumi_i
               |vpiStmt:
               \_immediate_assert: , line:137
                 |vpiExpr:
                 \_ref_obj: (fifo_deq_v_o), line:137
                   |vpiName:fifo_deq_v_o
                   |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_o
                 |vpiStmt:
                 \_sys_func_call: ($error), line:137
                   |vpiName:$error
                   |vpiArgument:
                   \_constant: , line:137
                     |vpiConstType:6
                     |vpiDecompile:&#34;Handshaking error. fifo_deq_yumi_i raised without fifo_deq_v_o.&#34;
                     |vpiSize:65
                     |STRING:&#34;Handshaking error. fifo_deq_yumi_i raised without fifo_deq_v_o.&#34;
             |vpiStmt:
             \_if_stmt: , line:139
               |vpiCondition:
               \_ref_obj: (write_v_i), line:139
                 |vpiName:write_v_i
                 |vpiFullName:work@bsg_fifo_reorder.write_v_i
               |vpiStmt:
               \_immediate_assert: , line:140
                 |vpiExpr:
                 \_operation: , line:140
                   |vpiOpType:4
                   |vpiOperand:
                   \_bit_select: (valid_r), line:140
                     |vpiName:valid_r
                     |vpiIndex:
                     \_ref_obj: (write_id_i), line:140
                       |vpiName:write_id_i
                       |vpiFullName:work@bsg_fifo_reorder.write_id_i
                 |vpiStmt:
                 \_sys_func_call: ($error), line:140
                   |vpiName:$error
                   |vpiArgument:
                   \_constant: , line:140
                     |vpiConstType:6
                     |vpiDecompile:&#34;Cannot write to an already valid data.&#34;
                     |vpiSize:40
                     |STRING:&#34;Cannot write to an already valid data.&#34;
   |vpiPort:
   \_port: (clk_i), line:14
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:14
         |vpiName:clk_i
         |vpiFullName:work@bsg_fifo_reorder.clk_i
   |vpiPort:
   \_port: (reset_i), line:15
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:15
         |vpiName:reset_i
         |vpiFullName:work@bsg_fifo_reorder.reset_i
   |vpiPort:
   \_port: (fifo_alloc_v_o), line:18
     |vpiName:fifo_alloc_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_v_o), line:18
         |vpiName:fifo_alloc_v_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_v_o
   |vpiPort:
   \_port: (fifo_alloc_id_o), line:19
     |vpiName:fifo_alloc_id_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_id_o), line:19
         |vpiName:fifo_alloc_id_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_id_o
   |vpiPort:
   \_port: (fifo_alloc_yumi_i), line:20
     |vpiName:fifo_alloc_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_yumi_i), line:20
         |vpiName:fifo_alloc_yumi_i
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_yumi_i
   |vpiPort:
   \_port: (write_v_i), line:24
     |vpiName:write_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_v_i), line:24
         |vpiName:write_v_i
         |vpiFullName:work@bsg_fifo_reorder.write_v_i
   |vpiPort:
   \_port: (write_id_i), line:25
     |vpiName:write_id_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_id_i), line:25
         |vpiName:write_id_i
         |vpiFullName:work@bsg_fifo_reorder.write_id_i
   |vpiPort:
   \_port: (write_data_i), line:26
     |vpiName:write_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_data_i), line:26
         |vpiName:write_data_i
         |vpiFullName:work@bsg_fifo_reorder.write_data_i
   |vpiPort:
   \_port: (fifo_deq_v_o), line:29
     |vpiName:fifo_deq_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_v_o), line:29
         |vpiName:fifo_deq_v_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_o
   |vpiPort:
   \_port: (fifo_deq_data_o), line:30
     |vpiName:fifo_deq_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_data_o), line:30
         |vpiName:fifo_deq_data_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_data_o
   |vpiPort:
   \_port: (fifo_deq_yumi_i), line:31
     |vpiName:fifo_deq_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_yumi_i), line:31
         |vpiName:fifo_deq_yumi_i
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_yumi_i
   |vpiPort:
   \_port: (empty_o), line:36
     |vpiName:empty_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty_o), line:36
         |vpiName:empty_o
         |vpiFullName:work@bsg_fifo_reorder.empty_o
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:63
     |vpiRhs:
     \_operation: , line:63
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (full), line:63
         |vpiName:full
         |vpiFullName:work@bsg_fifo_reorder.full
     |vpiLhs:
     \_ref_obj: (fifo_alloc_v_o), line:63
       |vpiName:fifo_alloc_v_o
       |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_v_o
       |vpiActual:
       \_logic_net: (fifo_alloc_v_o), line:18
   |vpiContAssign:
   \_cont_assign: , line:64
     |vpiRhs:
     \_operation: , line:64
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:64
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (full), line:64
           |vpiName:full
           |vpiFullName:work@bsg_fifo_reorder.full
       |vpiOperand:
       \_ref_obj: (fifo_alloc_yumi_i), line:64
         |vpiName:fifo_alloc_yumi_i
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_yumi_i
     |vpiLhs:
     \_ref_obj: (enq), line:64
       |vpiName:enq
       |vpiFullName:work@bsg_fifo_reorder.enq
       |vpiActual:
       \_logic_net: (enq), line:45
         |vpiName:enq
         |vpiFullName:work@bsg_fifo_reorder.enq
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:65
     |vpiRhs:
     \_ref_obj: (wptr_r), line:65
       |vpiName:wptr_r
       |vpiFullName:work@bsg_fifo_reorder.wptr_r
       |vpiActual:
       \_logic_net: (wptr_r), line:43
         |vpiName:wptr_r
         |vpiFullName:work@bsg_fifo_reorder.wptr_r
         |vpiNetType:36
     |vpiLhs:
     \_ref_obj: (fifo_alloc_id_o), line:65
       |vpiName:fifo_alloc_id_o
       |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_id_o
       |vpiActual:
       \_logic_net: (fifo_alloc_id_o), line:19
   |vpiContAssign:
   \_cont_assign: , line:67
     |vpiRhs:
     \_ref_obj: (empty), line:67
       |vpiName:empty
       |vpiFullName:work@bsg_fifo_reorder.empty
       |vpiActual:
       \_logic_net: (empty), line:44
         |vpiName:empty
         |vpiFullName:work@bsg_fifo_reorder.empty
         |vpiNetType:36
     |vpiLhs:
     \_ref_obj: (empty_o), line:67
       |vpiName:empty_o
       |vpiFullName:work@bsg_fifo_reorder.empty_o
       |vpiActual:
       \_logic_net: (empty_o), line:36
   |vpiContAssign:
   \_cont_assign: , line:106
     |vpiRhs:
     \_ref_obj: (fifo_deq_v_lo), line:106
       |vpiName:fifo_deq_v_lo
       |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_lo
       |vpiActual:
       \_logic_net: (fifo_deq_v_lo), line:105
         |vpiName:fifo_deq_v_lo
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_lo
         |vpiNetType:1
     |vpiLhs:
     \_ref_obj: (fifo_deq_v_o), line:106
       |vpiName:fifo_deq_v_o
       |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_o
       |vpiActual:
       \_logic_net: (fifo_deq_v_o), line:29
   |vpiContAssign:
   \_cont_assign: , line:107
     |vpiRhs:
     \_ref_obj: (fifo_deq_yumi_i), line:107
       |vpiName:fifo_deq_yumi_i
       |vpiFullName:work@bsg_fifo_reorder.fifo_deq_yumi_i
       |vpiActual:
       \_logic_net: (fifo_deq_yumi_i), line:31
     |vpiLhs:
     \_ref_obj: (deq), line:107
       |vpiName:deq
       |vpiFullName:work@bsg_fifo_reorder.deq
       |vpiActual:
       \_logic_net: (deq), line:45
         |vpiName:deq
         |vpiFullName:work@bsg_fifo_reorder.deq
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (clk_i), line:14
   |vpiNet:
   \_logic_net: (reset_i), line:15
   |vpiNet:
   \_logic_net: (fifo_alloc_v_o), line:18
   |vpiNet:
   \_logic_net: (fifo_alloc_id_o), line:19
   |vpiNet:
   \_logic_net: (fifo_alloc_yumi_i), line:20
   |vpiNet:
   \_logic_net: (write_v_i), line:24
   |vpiNet:
   \_logic_net: (write_id_i), line:25
   |vpiNet:
   \_logic_net: (write_data_i), line:26
   |vpiNet:
   \_logic_net: (fifo_deq_v_o), line:29
   |vpiNet:
   \_logic_net: (fifo_deq_data_o), line:30
   |vpiNet:
   \_logic_net: (fifo_deq_yumi_i), line:31
   |vpiNet:
   \_logic_net: (empty_o), line:36
   |vpiNet:
   \_logic_net: (wptr_r), line:43
   |vpiNet:
   \_logic_net: (rptr_r), line:43
     |vpiName:rptr_r
     |vpiFullName:work@bsg_fifo_reorder.rptr_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (full), line:44
     |vpiName:full
     |vpiFullName:work@bsg_fifo_reorder.full
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (empty), line:44
   |vpiNet:
   \_logic_net: (enq), line:45
   |vpiNet:
   \_logic_net: (deq), line:45
   |vpiNet:
   \_logic_net: (valid_r), line:73
     |vpiName:valid_r
     |vpiFullName:work@bsg_fifo_reorder.valid_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (set_valid), line:74
     |vpiName:set_valid
     |vpiFullName:work@bsg_fifo_reorder.set_valid
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (clear_valid), line:75
     |vpiName:clear_valid
     |vpiFullName:work@bsg_fifo_reorder.clear_valid
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (fifo_deq_v_lo), line:105
   |vpiParamAssign:
   \_param_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (width_p), line:8
       |vpiName:width_p
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (els_p), line:10
       |vpiName:els_p
   |vpiParamAssign:
   \_param_assign: , line:11
     |vpiRhs:
     \_operation: , line:11
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:11
         |vpiOpType:14
         |vpiOperand:
         \_constant: , line:11
           |vpiConstType:6
           |vpiDecompile:&#34;inv&#34;
           |vpiSize:5
           |STRING:&#34;inv&#34;
         |vpiOperand:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:11
         |vpiDecompile:30
         |INT:30
     |vpiLhs:
     \_parameter: (lg_els_lp), line:11
       |vpiName:lg_els_lp
   |vpiParameter:
   \_parameter: (width_p), line:8
   |vpiParameter:
   \_parameter: (els_p), line:10
   |vpiParameter:
   \_parameter: (lg_els_lp), line:11
 |uhdmtopModules:
 \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiDefName:work@bsg_fifo_reorder
   |vpiName:work@bsg_fifo_reorder
   |vpiPort:
   \_port: (clk_i), line:14, parent:work@bsg_fifo_reorder
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:14, parent:work@bsg_fifo_reorder
         |vpiName:clk_i
         |vpiFullName:work@bsg_fifo_reorder.clk_i
   |vpiPort:
   \_port: (reset_i), line:15, parent:work@bsg_fifo_reorder
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:15, parent:work@bsg_fifo_reorder
         |vpiName:reset_i
         |vpiFullName:work@bsg_fifo_reorder.reset_i
   |vpiPort:
   \_port: (fifo_alloc_v_o), line:18, parent:work@bsg_fifo_reorder
     |vpiName:fifo_alloc_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_v_o), line:18, parent:work@bsg_fifo_reorder
         |vpiName:fifo_alloc_v_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_v_o
   |vpiPort:
   \_port: (fifo_alloc_id_o), line:19, parent:work@bsg_fifo_reorder
     |vpiName:fifo_alloc_id_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_id_o), line:19, parent:work@bsg_fifo_reorder
         |vpiName:fifo_alloc_id_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_id_o
   |vpiPort:
   \_port: (fifo_alloc_yumi_i), line:20, parent:work@bsg_fifo_reorder
     |vpiName:fifo_alloc_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_alloc_yumi_i), line:20, parent:work@bsg_fifo_reorder
         |vpiName:fifo_alloc_yumi_i
         |vpiFullName:work@bsg_fifo_reorder.fifo_alloc_yumi_i
   |vpiPort:
   \_port: (write_v_i), line:24, parent:work@bsg_fifo_reorder
     |vpiName:write_v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_v_i), line:24, parent:work@bsg_fifo_reorder
         |vpiName:write_v_i
         |vpiFullName:work@bsg_fifo_reorder.write_v_i
   |vpiPort:
   \_port: (write_id_i), line:25, parent:work@bsg_fifo_reorder
     |vpiName:write_id_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_id_i), line:25, parent:work@bsg_fifo_reorder
         |vpiName:write_id_i
         |vpiFullName:work@bsg_fifo_reorder.write_id_i
   |vpiPort:
   \_port: (write_data_i), line:26, parent:work@bsg_fifo_reorder
     |vpiName:write_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (write_data_i), line:26, parent:work@bsg_fifo_reorder
         |vpiName:write_data_i
         |vpiFullName:work@bsg_fifo_reorder.write_data_i
   |vpiPort:
   \_port: (fifo_deq_v_o), line:29, parent:work@bsg_fifo_reorder
     |vpiName:fifo_deq_v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_v_o), line:29, parent:work@bsg_fifo_reorder
         |vpiName:fifo_deq_v_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_o
   |vpiPort:
   \_port: (fifo_deq_data_o), line:30, parent:work@bsg_fifo_reorder
     |vpiName:fifo_deq_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_data_o), line:30, parent:work@bsg_fifo_reorder
         |vpiName:fifo_deq_data_o
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_data_o
   |vpiPort:
   \_port: (fifo_deq_yumi_i), line:31, parent:work@bsg_fifo_reorder
     |vpiName:fifo_deq_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (fifo_deq_yumi_i), line:31, parent:work@bsg_fifo_reorder
         |vpiName:fifo_deq_yumi_i
         |vpiFullName:work@bsg_fifo_reorder.fifo_deq_yumi_i
   |vpiPort:
   \_port: (empty_o), line:36, parent:work@bsg_fifo_reorder
     |vpiName:empty_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (empty_o), line:36, parent:work@bsg_fifo_reorder
         |vpiName:empty_o
         |vpiFullName:work@bsg_fifo_reorder.empty_o
         |vpiNetType:36
   |vpiModule:
   \_module: work@bsg_fifo_reorder::bsg_fifo_tracker (tracker0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:47, parent:work@bsg_fifo_reorder
     |vpiDefName:work@bsg_fifo_reorder::bsg_fifo_tracker
     |vpiName:tracker0
     |vpiFullName:work@bsg_fifo_reorder.tracker0
     |vpiPort:
     \_port: (clk_i), parent:tracker0
       |vpiName:clk_i
       |vpiHighConn:
       \_ref_obj: (clk_i), line:50
         |vpiName:clk_i
         |vpiActual:
         \_logic_net: (clk_i), line:14, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (reset_i), parent:tracker0
       |vpiName:reset_i
       |vpiHighConn:
       \_ref_obj: (reset_i), line:51
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:15, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (enq_i), parent:tracker0
       |vpiName:enq_i
       |vpiHighConn:
       \_ref_obj: (enq), line:53
         |vpiName:enq
         |vpiActual:
         \_logic_net: (enq), line:45, parent:work@bsg_fifo_reorder
           |vpiName:enq
           |vpiFullName:work@bsg_fifo_reorder.enq
           |vpiNetType:36
     |vpiPort:
     \_port: (deq_i), parent:tracker0
       |vpiName:deq_i
       |vpiHighConn:
       \_ref_obj: (deq), line:54
         |vpiName:deq
         |vpiActual:
         \_logic_net: (deq), line:45, parent:work@bsg_fifo_reorder
           |vpiName:deq
           |vpiFullName:work@bsg_fifo_reorder.deq
           |vpiNetType:36
     |vpiPort:
     \_port: (wptr_r_o), parent:tracker0
       |vpiName:wptr_r_o
       |vpiHighConn:
       \_ref_obj: (wptr_r), line:55
         |vpiName:wptr_r
         |vpiActual:
         \_logic_net: (wptr_r), line:43, parent:work@bsg_fifo_reorder
           |vpiName:wptr_r
           |vpiFullName:work@bsg_fifo_reorder.wptr_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rptr_r_o), parent:tracker0
       |vpiName:rptr_r_o
       |vpiHighConn:
       \_ref_obj: (rptr_r), line:56
         |vpiName:rptr_r
         |vpiActual:
         \_logic_net: (rptr_r), line:43, parent:work@bsg_fifo_reorder
           |vpiName:rptr_r
           |vpiFullName:work@bsg_fifo_reorder.rptr_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rptr_n_o), parent:tracker0
       |vpiName:rptr_n_o
       |vpiHighConn:
       \_ref_obj: (rptr_n_o), line:57
         |vpiName:rptr_n_o
     |vpiPort:
     \_port: (full_o), parent:tracker0
       |vpiName:full_o
       |vpiHighConn:
       \_ref_obj: (full), line:59
         |vpiName:full
         |vpiActual:
         \_logic_net: (full), line:44, parent:work@bsg_fifo_reorder
           |vpiName:full
           |vpiFullName:work@bsg_fifo_reorder.full
           |vpiNetType:36
     |vpiPort:
     \_port: (empty_o), parent:tracker0
       |vpiName:empty_o
       |vpiHighConn:
       \_ref_obj: (empty), line:60
         |vpiName:empty
         |vpiActual:
         \_logic_net: (empty), line:44, parent:work@bsg_fifo_reorder
           |vpiName:empty
           |vpiFullName:work@bsg_fifo_reorder.empty
           |vpiNetType:36
     |vpiInstance:
     \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_fifo_reorder::bsg_decode_with_v (set_demux0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:77, parent:work@bsg_fifo_reorder
     |vpiDefName:work@bsg_fifo_reorder::bsg_decode_with_v
     |vpiName:set_demux0
     |vpiFullName:work@bsg_fifo_reorder.set_demux0
     |vpiPort:
     \_port: (i), parent:set_demux0
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (write_id_i), line:80
         |vpiName:write_id_i
         |vpiActual:
         \_logic_net: (write_id_i), line:25, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (v_i), parent:set_demux0
       |vpiName:v_i
       |vpiHighConn:
       \_ref_obj: (write_v_i), line:81
         |vpiName:write_v_i
         |vpiActual:
         \_logic_net: (write_v_i), line:24, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (o), parent:set_demux0
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (set_valid), line:82
         |vpiName:set_valid
         |vpiActual:
         \_logic_net: (set_valid), line:74, parent:work@bsg_fifo_reorder
           |vpiName:set_valid
           |vpiFullName:work@bsg_fifo_reorder.set_valid
           |vpiNetType:36
           |vpiRange:
           \_range: , line:74
             |vpiLeftRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:74
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_fifo_reorder::bsg_decode_with_v (clear_demux0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:85, parent:work@bsg_fifo_reorder
     |vpiDefName:work@bsg_fifo_reorder::bsg_decode_with_v
     |vpiName:clear_demux0
     |vpiFullName:work@bsg_fifo_reorder.clear_demux0
     |vpiPort:
     \_port: (i), parent:clear_demux0
       |vpiName:i
       |vpiHighConn:
       \_ref_obj: (rptr_r), line:88
         |vpiName:rptr_r
         |vpiActual:
         \_logic_net: (rptr_r), line:43, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (v_i), parent:clear_demux0
       |vpiName:v_i
       |vpiHighConn:
       \_ref_obj: (deq), line:89
         |vpiName:deq
         |vpiActual:
         \_logic_net: (deq), line:45, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (o), parent:clear_demux0
       |vpiName:o
       |vpiHighConn:
       \_ref_obj: (clear_valid), line:90
         |vpiName:clear_valid
         |vpiActual:
         \_logic_net: (clear_valid), line:75, parent:work@bsg_fifo_reorder
           |vpiName:clear_valid
           |vpiFullName:work@bsg_fifo_reorder.clear_valid
           |vpiNetType:36
           |vpiRange:
           \_range: , line:75
             |vpiLeftRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_fifo_reorder::bsg_dff_reset_set_clear (dff_valid0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:93, parent:work@bsg_fifo_reorder
     |vpiDefName:work@bsg_fifo_reorder::bsg_dff_reset_set_clear
     |vpiName:dff_valid0
     |vpiFullName:work@bsg_fifo_reorder.dff_valid0
     |vpiPort:
     \_port: (clk_i), parent:dff_valid0
       |vpiName:clk_i
       |vpiHighConn:
       \_ref_obj: (clk_i), line:96
         |vpiName:clk_i
         |vpiActual:
         \_logic_net: (clk_i), line:14, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (reset_i), parent:dff_valid0
       |vpiName:reset_i
       |vpiHighConn:
       \_ref_obj: (reset_i), line:97
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:15, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (set_i), parent:dff_valid0
       |vpiName:set_i
       |vpiHighConn:
       \_ref_obj: (set_valid), line:98
         |vpiName:set_valid
         |vpiActual:
         \_logic_net: (set_valid), line:74, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (clear_i), parent:dff_valid0
       |vpiName:clear_i
       |vpiHighConn:
       \_ref_obj: (clear_valid), line:99
         |vpiName:clear_valid
         |vpiActual:
         \_logic_net: (clear_valid), line:75, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (data_o), parent:dff_valid0
       |vpiName:data_o
       |vpiHighConn:
       \_ref_obj: (valid_r), line:100
         |vpiName:valid_r
         |vpiActual:
         \_logic_net: (valid_r), line:73, parent:work@bsg_fifo_reorder
           |vpiName:valid_r
           |vpiFullName:work@bsg_fifo_reorder.valid_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:73
             |vpiLeftRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:18446744073709551615
               |vpiSize:32
               |INT:-1
             |vpiRightRange:
             \_constant: , line:73
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiModule:
   \_module: work@bsg_fifo_reorder::bsg_mem_1r1w (mem0), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:111, parent:work@bsg_fifo_reorder
     |vpiDefName:work@bsg_fifo_reorder::bsg_mem_1r1w
     |vpiName:mem0
     |vpiFullName:work@bsg_fifo_reorder.mem0
     |vpiPort:
     \_port: (w_clk_i), parent:mem0
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (clk_i), line:115
         |vpiName:clk_i
         |vpiActual:
         \_logic_net: (clk_i), line:14, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (w_reset_i), parent:mem0
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (reset_i), line:116
         |vpiName:reset_i
         |vpiActual:
         \_logic_net: (reset_i), line:15, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (w_v_i), parent:mem0
       |vpiName:w_v_i
       |vpiHighConn:
       \_ref_obj: (write_v_i), line:118
         |vpiName:write_v_i
         |vpiActual:
         \_logic_net: (write_v_i), line:24, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (w_addr_i), parent:mem0
       |vpiName:w_addr_i
       |vpiHighConn:
       \_ref_obj: (write_id_i), line:119
         |vpiName:write_id_i
         |vpiActual:
         \_logic_net: (write_id_i), line:25, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (w_data_i), parent:mem0
       |vpiName:w_data_i
       |vpiHighConn:
       \_ref_obj: (write_data_i), line:120
         |vpiName:write_data_i
         |vpiActual:
         \_logic_net: (write_data_i), line:26, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (r_v_i), parent:mem0
       |vpiName:r_v_i
       |vpiHighConn:
       \_ref_obj: (fifo_deq_v_lo), line:122
         |vpiName:fifo_deq_v_lo
         |vpiActual:
         \_logic_net: (fifo_deq_v_lo), line:105, parent:work@bsg_fifo_reorder
           |vpiName:fifo_deq_v_lo
           |vpiFullName:work@bsg_fifo_reorder.fifo_deq_v_lo
           |vpiNetType:1
     |vpiPort:
     \_port: (r_addr_i), parent:mem0
       |vpiName:r_addr_i
       |vpiHighConn:
       \_ref_obj: (rptr_r), line:123
         |vpiName:rptr_r
         |vpiActual:
         \_logic_net: (rptr_r), line:43, parent:work@bsg_fifo_reorder
     |vpiPort:
     \_port: (r_data_o), parent:mem0
       |vpiName:r_data_o
       |vpiHighConn:
       \_ref_obj: (fifo_deq_data_o), line:124
         |vpiName:fifo_deq_data_o
         |vpiActual:
         \_logic_net: (fifo_deq_data_o), line:30, parent:work@bsg_fifo_reorder
     |vpiInstance:
     \_module: work@bsg_fifo_reorder (work@bsg_fifo_reorder), file:<a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>, line:7
   |vpiNet:
   \_logic_net: (clk_i), line:14, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (reset_i), line:15, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_alloc_v_o), line:18, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_alloc_id_o), line:19, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_alloc_yumi_i), line:20, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (write_v_i), line:24, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (write_id_i), line:25, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (write_data_i), line:26, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_deq_v_o), line:29, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_deq_data_o), line:30, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_deq_yumi_i), line:31, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (empty_o), line:36, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (wptr_r), line:43, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (rptr_r), line:43, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (full), line:44, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (empty), line:44, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (enq), line:45, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (deq), line:45, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (valid_r), line:73, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (set_valid), line:74, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (clear_valid), line:75, parent:work@bsg_fifo_reorder
   |vpiNet:
   \_logic_net: (fifo_deq_v_lo), line:105, parent:work@bsg_fifo_reorder
   |vpiParameter:
   \_parameter: (els_p), line:10
     |vpiName:els_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (lg_els_lp), line:11
     |vpiName:lg_els_lp
     |INT:0
   |vpiParameter:
   \_parameter: (width_p), line:8
     |vpiName:width_p
     |STRING:&#34;inv&#34;
Object: \work_bsg_fifo_reorder of type 3000
Object: \work_bsg_fifo_reorder of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \fifo_alloc_v_o of type 44
Object: \fifo_alloc_id_o of type 44
Object: \fifo_alloc_yumi_i of type 44
Object: \write_v_i of type 44
Object: \write_id_i of type 44
Object: \write_data_i of type 44
Object: \fifo_deq_v_o of type 44
Object: \fifo_deq_data_o of type 44
Object: \fifo_deq_yumi_i of type 44
Object: \empty_o of type 44
Object: \tracker0 of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \enq_i of type 44
Object: \deq_i of type 44
Object: \wptr_r_o of type 44
Object: \rptr_r_o of type 44
Object: \rptr_n_o of type 44
Object: \full_o of type 44
Object: \empty_o of type 44
Object: \set_demux0 of type 32
Object: \i of type 44
Object: \v_i of type 44
Object: \o of type 44
Object: \clear_demux0 of type 32
Object: \dff_valid0 of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \set_i of type 44
Object: \clear_i of type 44
Object: \data_o of type 44
Object: \mem0 of type 32
Object: \w_clk_i of type 44
Object: \w_reset_i of type 44
Object: \w_v_i of type 44
Object: \w_addr_i of type 44
Object: \w_data_i of type 44
Object: \r_v_i of type 44
Object: \r_addr_i of type 44
Object: \r_data_o of type 44
Object: \els_p of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>