TimeQuest Timing Analyzer report for top_level
Wed Jan 18 18:00:33 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_in'
 12. Slow Model Setup: 'ASSERT_CONTROL'
 13. Slow Model Hold: 'clk_in'
 14. Slow Model Hold: 'ASSERT_CONTROL'
 15. Slow Model Recovery: 'clk_in'
 16. Slow Model Recovery: 'ASSERT_CONTROL'
 17. Slow Model Removal: 'clk_in'
 18. Slow Model Removal: 'ASSERT_CONTROL'
 19. Slow Model Minimum Pulse Width: 'clk_in'
 20. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clk_in'
 33. Fast Model Setup: 'ASSERT_CONTROL'
 34. Fast Model Hold: 'clk_in'
 35. Fast Model Hold: 'ASSERT_CONTROL'
 36. Fast Model Recovery: 'clk_in'
 37. Fast Model Recovery: 'ASSERT_CONTROL'
 38. Fast Model Removal: 'clk_in'
 39. Fast Model Removal: 'ASSERT_CONTROL'
 40. Fast Model Minimum Pulse Width: 'clk_in'
 41. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
; clk_in         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 27.7 MHz  ; 27.7 MHz        ; clk_in         ;      ;
; 31.04 MHz ; 31.04 MHz       ; ASSERT_CONTROL ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; clk_in         ; -17.550 ; -17.550       ;
; ASSERT_CONTROL ; -16.351 ; -16.351       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -2.603 ; -2.603        ;
; ASSERT_CONTROL ; -1.858 ; -1.858        ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; clk_in         ; -27.950 ; -364.082      ;
; ASSERT_CONTROL ; -26.744 ; -346.801      ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -7.718 ; -55.576       ;
; ASSERT_CONTROL ; -6.973 ; -45.146       ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Minimum Pulse Width Summary   ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; clk_in         ; -10.718 ; -1567.975     ;
; ASSERT_CONTROL ; -8.994  ; -755.507      ;
+----------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -17.550 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -11.766    ; 4.849      ;
; -17.073 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -11.789    ; 4.849      ;
; -16.805 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.021    ; 4.849      ;
; -16.651 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -10.872    ; 4.844      ;
; -16.328 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.044    ; 4.849      ;
; -16.174 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -10.895    ; 4.844      ;
; -15.906 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.127    ; 4.844      ;
; -15.429 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.150    ; 4.844      ;
; -13.711 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -7.937     ; 4.839      ;
; -13.689 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -7.923     ; 4.831      ;
; -13.670 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -7.890     ; 4.845      ;
; -13.409 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -7.644     ; 4.830      ;
; -13.234 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -7.960     ; 4.839      ;
; -13.212 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -7.946     ; 4.831      ;
; -13.193 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -7.913     ; 4.845      ;
; -13.117 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -7.345     ; 4.837      ;
; -12.966 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.192     ; 4.839      ;
; -12.944 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.178     ; 4.831      ;
; -12.932 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -7.667     ; 4.830      ;
; -12.925 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.145     ; 4.845      ;
; -12.664 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -6.899     ; 4.830      ;
; -12.640 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -7.368     ; 4.837      ;
; -12.489 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -7.215     ; 4.839      ;
; -12.467 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -7.201     ; 4.831      ;
; -12.448 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -7.168     ; 4.845      ;
; -12.372 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -6.600     ; 4.837      ;
; -12.339 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -6.569     ; 4.835      ;
; -12.187 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -6.922     ; 4.830      ;
; -11.901 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -6.135     ; 4.831      ;
; -11.895 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -6.623     ; 4.837      ;
; -11.816 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -6.546     ; 4.835      ;
; -11.770 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.991     ; 4.844      ;
; -11.766 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.982     ; 4.849      ;
; -11.764 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.746     ; 5.083      ;
; -11.661 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.643     ; 5.083      ;
; -11.594 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -5.824     ; 4.835      ;
; -11.378 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -6.112     ; 4.831      ;
; -11.374 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.604     ; 4.835      ;
; -11.310 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.538     ; 4.837      ;
; -11.287 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.769     ; 5.083      ;
; -11.247 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.968     ; 4.844      ;
; -11.243 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.959     ; 4.849      ;
; -11.239 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.465     ; 4.839      ;
; -11.156 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -5.390     ; 4.831      ;
; -11.138 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.620     ; 5.083      ;
; -11.071 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -5.801     ; 4.835      ;
; -11.025 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -5.246     ; 4.844      ;
; -11.021 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -5.237     ; 4.849      ;
; -11.019 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -5.001     ; 5.083      ;
; -10.972 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.192     ; 4.845      ;
; -10.916 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.898     ; 5.083      ;
; -10.897 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.627     ; 4.835      ;
; -10.787 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.515     ; 4.837      ;
; -10.716 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.442     ; 4.839      ;
; -10.633 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -5.367     ; 4.831      ;
; -10.629 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.859     ; 4.835      ;
; -10.592 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.827     ; 4.830      ;
; -10.565 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.793     ; 4.837      ;
; -10.548 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.767     ; 4.846      ;
; -10.542 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -5.024     ; 5.083      ;
; -10.502 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -5.223     ; 4.844      ;
; -10.498 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -5.214     ; 4.849      ;
; -10.494 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.720     ; 4.839      ;
; -10.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -5.169     ; 4.845      ;
; -10.445 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.664     ; 4.846      ;
; -10.393 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.875     ; 5.083      ;
; -10.383 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.610     ; 4.838      ;
; -10.227 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.447     ; 4.845      ;
; -10.205 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.432     ; 4.838      ;
; -10.179 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.408     ; 4.836      ;
; -10.152 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.882     ; 4.835      ;
; -10.098 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.314     ; 4.849      ;
; -10.071 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.790     ; 4.846      ;
; -10.069 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.804     ; 4.830      ;
; -10.042 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.770     ; 4.837      ;
; -9.971  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.697     ; 4.839      ;
; -9.922  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.641     ; 4.846      ;
; -9.906  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.633     ; 4.838      ;
; -9.847  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.082     ; 4.830      ;
; -9.803  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.022     ; 4.846      ;
; -9.704  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.424     ; 4.845      ;
; -9.702  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.431     ; 4.836      ;
; -9.700  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.919     ; 4.846      ;
; -9.682  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.409     ; 4.838      ;
; -9.638  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.865     ; 4.838      ;
; -9.575  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.291     ; 4.849      ;
; -9.460  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.687     ; 4.838      ;
; -9.434  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.663     ; 4.836      ;
; -9.353  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.569     ; 4.849      ;
; -9.326  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.045     ; 4.846      ;
; -9.324  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -4.059     ; 4.830      ;
; -9.177  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.896     ; 4.846      ;
; -9.161  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.888     ; 4.838      ;
; -8.957  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.686     ; 4.836      ;
; -8.937  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.664     ; 4.838      ;
; -8.830  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.546     ; 4.849      ;
; -8.533  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.762     ; 4.836      ;
; -8.268  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.249     ; 5.084      ;
; -8.100  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.316     ; 4.849      ;
; -8.075  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -5.087     ; 2.053      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -16.351 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.567    ; 4.849      ;
; -15.606 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.822     ; 4.849      ;
; -15.452 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.673     ; 4.844      ;
; -14.707 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.928     ; 4.844      ;
; -12.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.738     ; 4.839      ;
; -12.490 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.724     ; 4.831      ;
; -12.471 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.691     ; 4.845      ;
; -12.210 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.445     ; 4.830      ;
; -11.918 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.146     ; 4.837      ;
; -11.767 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.993     ; 4.839      ;
; -11.745 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.979     ; 4.831      ;
; -11.726 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.946     ; 4.845      ;
; -11.465 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.700     ; 4.830      ;
; -11.173 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.401     ; 4.837      ;
; -10.617 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -5.347     ; 4.835      ;
; -10.565 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -4.547     ; 5.083      ;
; -10.179 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.913     ; 4.831      ;
; -10.175 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -4.405     ; 4.835      ;
; -10.048 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.769     ; 4.844      ;
; -10.044 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.760     ; 4.849      ;
; -9.939  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.421     ; 5.083      ;
; -9.872  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.602     ; 4.835      ;
; -9.820  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.802     ; 5.083      ;
; -9.588  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.316     ; 4.837      ;
; -9.517  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.243     ; 4.839      ;
; -9.434  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.168     ; 4.831      ;
; -9.430  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.660     ; 4.835      ;
; -9.349  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.568     ; 4.846      ;
; -9.303  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.024     ; 4.844      ;
; -9.299  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.015     ; 4.849      ;
; -9.250  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.970     ; 4.845      ;
; -9.194  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.676     ; 5.083      ;
; -9.184  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.411     ; 4.838      ;
; -8.980  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.209     ; 4.836      ;
; -8.870  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.605     ; 4.830      ;
; -8.843  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.571     ; 4.837      ;
; -8.772  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.498     ; 4.839      ;
; -8.723  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.442     ; 4.846      ;
; -8.604  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.823     ; 4.846      ;
; -8.505  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.225     ; 4.845      ;
; -8.483  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.210     ; 4.838      ;
; -8.439  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.666     ; 4.838      ;
; -8.376  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.092     ; 4.849      ;
; -8.235  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.464     ; 4.836      ;
; -8.125  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.860     ; 4.830      ;
; -7.978  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.697     ; 4.846      ;
; -7.738  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.465     ; 4.838      ;
; -7.631  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.347     ; 4.849      ;
; -7.069  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.050     ; 5.084      ;
; -6.901  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.117     ; 4.849      ;
; -6.811  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.540     ; 4.836      ;
; -6.353  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.865     ; 2.053      ;
; -6.324  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.305     ; 5.084      ;
; -6.156  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.372     ; 4.849      ;
; -6.093  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.105     ; 2.053      ;
; -6.066  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.795     ; 4.836      ;
; -6.037  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.484     ; 4.118      ;
; -5.608  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.120     ; 2.053      ;
; -5.348  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.360     ; 2.053      ;
; -5.292  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.739     ; 4.118      ;
; -4.892  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; 0.627      ; 5.084      ;
; -3.899  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.620      ; 5.084      ;
; -3.831  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; 1.222      ; 4.118      ;
; -2.522  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; 5.446      ; 7.033      ;
; -2.022  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; 5.446      ; 7.033      ;
; -1.777  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.446      ; 6.288      ;
; -1.277  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.446      ; 6.288      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -2.603 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 6.930      ; 4.327      ;
; -2.103 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 6.930      ; 4.327      ;
; -1.577 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.630      ; 2.053      ;
; -1.381 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 6.930      ; 5.549      ;
; -1.303 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.683      ; 1.380      ;
; -0.881 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 6.930      ; 5.549      ;
; -0.826 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.706      ; 1.380      ;
; -0.537 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.090      ; 2.053      ;
; -0.104 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.484      ; 1.380      ;
; 0.103  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 4.224      ; 4.327      ;
; 0.357  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.696      ; 2.053      ;
; 0.472  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.640      ; 4.112      ;
; 0.603  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 4.224      ; 4.327      ;
; 0.615  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.489      ; 4.104      ;
; 0.759  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 3.845      ; 4.104      ;
; 0.923  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.194      ; 4.117      ;
; 1.053  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.045      ; 4.098      ;
; 1.123  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.991      ; 4.114      ;
; 1.241  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.111      ; 4.352      ;
; 1.284  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.833      ; 4.117      ;
; 1.290  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 3.062      ; 4.352      ;
; 1.325  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.224      ; 5.549      ;
; 1.336  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.271      ; 4.107      ;
; 1.380  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.000      ; 1.380      ;
; 1.391  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.460      ; 4.351      ;
; 1.394  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.159      ; 2.053      ;
; 1.399  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.700      ; 4.099      ;
; 1.421  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.682      ; 4.103      ;
; 1.476  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.127      ; 4.103      ;
; 1.481  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.132      ; 4.113      ;
; 1.504  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.601      ; 4.105      ;
; 1.583  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.029      ; 4.112      ;
; 1.604  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.013      ; 4.117      ;
; 1.624  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.975      ; 4.099      ;
; 1.629  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.924      ; 2.053      ;
; 1.630  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.476      ; 4.106      ;
; 1.669  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.384      ; 2.053      ;
; 1.679  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.427      ; 4.106      ;
; 1.751  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.356      ; 4.107      ;
; 1.766  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.347      ; 4.113      ;
; 1.819  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 3.033      ; 4.352      ;
; 1.822  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.529      ; 4.351      ;
; 1.825  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 4.224      ; 5.549      ;
; 1.903  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; -0.023     ; 1.380      ;
; 1.967  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.647      ; 4.114      ;
; 2.019  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.088      ; 4.107      ;
; 2.065  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.048      ; 4.113      ;
; 2.072  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.045      ; 4.117      ;
; 2.215  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.391      ; 4.106      ;
; 2.328  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.786      ; 4.114      ;
; 2.414  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.184      ; 4.098      ;
; 2.474  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.624      ; 4.098      ;
; 2.561  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.790      ; 4.351      ;
; 2.581  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.036      ; 4.117      ;
; 2.683  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.930      ; 4.113      ;
; 2.769  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.843      ; 4.112      ;
; 2.787  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.830      ; 4.117      ;
; 2.824  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.775      ; 4.099      ;
; 2.846  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.757      ; 4.103      ;
; 2.878  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.727      ; 4.105      ;
; 2.965  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.139      ; 4.104      ;
; 3.102  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; -1.222     ; 1.380      ;
; 3.128  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.723      ; 4.351      ;
; 3.143  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.471      ; 4.114      ;
; 3.176  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.431      ; 4.107      ;
; 3.200  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.406      ; 4.106      ;
; 3.203  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.401      ; 4.104      ;
; 3.316  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.536      ; 4.352      ;
; 3.408  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.696      ; 4.104      ;
; 3.424  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.693      ; 4.117      ;
; 3.461  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.156      ; 4.117      ;
; 3.521  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.077      ; 4.098      ;
; 3.542  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.565      ; 4.107      ;
; 3.556  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.556      ; 4.112      ;
; 3.563  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; -1.010     ; 2.053      ;
; 3.597  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.754      ; 4.351      ;
; 3.600  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -1.547     ; 2.053      ;
; 3.678  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.934      ; 4.112      ;
; 3.682  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.421      ; 4.103      ;
; 3.687  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.426      ; 4.113      ;
; 3.789  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.323      ; 4.112      ;
; 3.810  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.307      ; 4.117      ;
; 3.821  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.783      ; 4.104      ;
; 3.830  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.269      ; 4.099      ;
; 3.943  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.162      ; 4.105      ;
; 4.025  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.327      ; 4.352      ;
; 4.129  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.488      ; 4.117      ;
; 4.173  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.059     ; 4.114      ;
; 4.259  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.339      ; 4.098      ;
; 4.329  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.285      ; 4.114      ;
; 4.421  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.315     ; 4.106      ;
; 4.447  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.405      ; 4.352      ;
; 4.490  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.127      ; 4.117      ;
; 4.496  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.356      ; 4.352      ;
; 4.605  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; -0.006     ; 4.099      ;
; 4.616  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; -0.011     ; 4.105      ;
; 4.620  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.522     ; 4.098      ;
; 4.627  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; -0.024     ; 4.103      ;
; 4.710  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; -0.105     ; 4.105      ;
; 4.787  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.670     ; 4.117      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.858 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 6.185      ; 4.327      ;
; -1.358 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 6.185      ; 4.327      ;
; -0.832 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.885      ; 2.053      ;
; -0.636 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.185      ; 5.549      ;
; -0.558 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.938      ; 1.380      ;
; -0.136 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.185      ; 5.549      ;
; -0.081 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 1.961      ; 1.380      ;
; 0.208  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.345      ; 2.053      ;
; 0.641  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.739      ; 1.380      ;
; 1.102  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.951      ; 2.053      ;
; 1.217  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.895      ; 4.112      ;
; 1.360  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.744      ; 4.104      ;
; 1.504  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.100      ; 4.104      ;
; 1.668  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.449      ; 4.117      ;
; 1.798  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.300      ; 4.098      ;
; 1.868  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.246      ; 4.114      ;
; 1.986  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.366      ; 4.352      ;
; 2.029  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.088      ; 4.117      ;
; 2.035  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.317      ; 4.352      ;
; 2.081  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.526      ; 4.107      ;
; 2.136  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.715      ; 4.351      ;
; 2.139  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.414      ; 2.053      ;
; 2.144  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.955      ; 4.099      ;
; 2.166  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.937      ; 4.103      ;
; 2.221  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.382      ; 4.103      ;
; 2.226  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.387      ; 4.113      ;
; 2.249  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.856      ; 4.105      ;
; 2.328  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.284      ; 4.112      ;
; 2.349  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.268      ; 4.117      ;
; 2.369  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.230      ; 4.099      ;
; 2.375  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.731      ; 4.106      ;
; 2.424  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.682      ; 4.106      ;
; 2.496  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.611      ; 4.107      ;
; 2.511  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.602      ; 4.113      ;
; 2.564  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.288      ; 4.352      ;
; 2.567  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 1.784      ; 4.351      ;
; 2.712  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 1.902      ; 4.114      ;
; 2.764  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.343      ; 4.107      ;
; 2.810  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.303      ; 4.113      ;
; 2.817  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.300      ; 4.117      ;
; 2.960  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 1.646      ; 4.106      ;
; 3.073  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.041      ; 4.114      ;
; 3.159  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 1.439      ; 4.098      ;
; 3.219  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.879      ; 4.098      ;
; 3.306  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.045      ; 4.351      ;
; 3.326  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 1.291      ; 4.117      ;
; 3.428  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.185      ; 4.113      ;
; 3.514  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.098      ; 4.112      ;
; 3.532  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.085      ; 4.117      ;
; 3.569  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.030      ; 4.099      ;
; 3.591  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.012      ; 4.103      ;
; 3.623  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.982      ; 4.105      ;
; 3.873  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.978      ; 4.351      ;
; 3.888  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.726      ; 4.114      ;
; 3.921  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.686      ; 4.107      ;
; 3.945  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.661      ; 4.106      ;
; 3.948  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.656      ; 4.104      ;
; 4.061  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.791      ; 4.352      ;
; 4.153  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.049     ; 4.104      ;
; 4.169  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.052     ; 4.117      ;
; 4.206  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.411      ; 4.117      ;
; 4.266  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.332      ; 4.098      ;
; 4.301  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.189     ; 4.112      ;
; 4.688  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.583     ; 4.105      ;
; 5.361  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.756     ; 4.105      ;
; 6.178  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -2.075     ; 4.103      ;
; 7.029  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -2.930     ; 4.099      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                              ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -27.950 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -12.723    ; 14.890     ;
; -27.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -11.916    ; 15.275     ;
; -27.205 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.978    ; 14.890     ;
; -27.051 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -11.829    ; 14.885     ;
; -26.839 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -12.112    ; 14.890     ;
; -26.787 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.171    ; 15.275     ;
; -26.633 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -11.022    ; 15.270     ;
; -26.306 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.084    ; 14.885     ;
; -26.235 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -11.119    ; 15.275     ;
; -26.094 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.367    ; 14.890     ;
; -25.940 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -11.218    ; 14.885     ;
; -25.888 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.277    ; 15.270     ;
; -25.626 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -12.277    ; 11.794     ;
; -25.536 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 0.500        ; -12.145    ; 12.362     ;
; -25.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.374    ; 15.275     ;
; -25.336 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -10.225    ; 15.270     ;
; -25.195 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.473    ; 14.885     ;
; -25.007 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 1.000        ; -12.116    ; 12.362     ;
; -24.964 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.684    ; 12.312     ;
; -24.945 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -12.096    ; 11.794     ;
; -24.881 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.532    ; 11.794     ;
; -24.791 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.400    ; 12.362     ;
; -24.727 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.383    ; 11.789     ;
; -24.637 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 0.500        ; -11.251    ; 12.357     ;
; -24.591 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -9.480     ; 15.270     ;
; -24.262 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.371    ; 12.362     ;
; -24.220 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -12.074    ; 10.232     ;
; -24.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.939    ; 12.312     ;
; -24.200 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.351    ; 11.794     ;
; -24.111 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.894     ; 14.880     ;
; -24.108 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 1.000        ; -11.222    ; 12.357     ;
; -24.102 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.783    ; 11.738     ;
; -24.089 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.880     ; 14.872     ;
; -24.070 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.847     ; 14.886     ;
; -24.065 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -10.790    ; 12.307     ;
; -24.046 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -11.202    ; 11.789     ;
; -23.982 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.638    ; 11.789     ;
; -23.948 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 0.500        ; -12.713    ; 10.114     ;
; -23.892 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.506    ; 12.357     ;
; -23.877 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -12.058    ; 11.738     ;
; -23.809 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.601     ; 14.871     ;
; -23.693 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.087     ; 15.265     ;
; -23.671 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.073     ; 15.257     ;
; -23.652 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.040     ; 15.271     ;
; -23.590 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -10.810    ; 12.312     ;
; -23.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; clk_in      ; 0.500        ; -12.572    ; 10.271     ;
; -23.517 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -8.302     ; 14.878     ;
; -23.505 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.765    ; 11.408     ;
; -23.475 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.329    ; 10.232     ;
; -23.450 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -12.210    ; 11.408     ;
; -23.391 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -7.794     ; 15.256     ;
; -23.376 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -11.730    ; 10.232     ;
; -23.366 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -8.149     ; 14.880     ;
; -23.363 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.477    ; 12.357     ;
; -23.357 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.038    ; 11.738     ;
; -23.344 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -8.135     ; 14.872     ;
; -23.325 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -8.102     ; 14.886     ;
; -23.321 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.180    ; 10.227     ;
; -23.320 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.045    ; 12.307     ;
; -23.306 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -12.128    ; 10.193     ;
; -23.301 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.457    ; 11.789     ;
; -23.203 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.968    ; 10.114     ;
; -23.203 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -10.889    ; 11.733     ;
; -23.132 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.313    ; 11.738     ;
; -23.112 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -12.215    ; 9.587      ;
; -23.099 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -7.495     ; 15.263     ;
; -23.064 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.856     ; 14.871     ;
; -23.049 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 0.500        ; -11.819    ; 10.109     ;
; -23.000 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -8.283     ; 14.880     ;
; -22.978 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -8.269     ; 14.872     ;
; -22.978 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -11.164    ; 11.733     ;
; -22.959 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -8.236     ; 14.886     ;
; -22.948 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.342     ; 15.265     ;
; -22.926 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.328     ; 15.257     ;
; -22.908 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 1.000        ; -12.173    ; 10.114     ;
; -22.907 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.295     ; 15.271     ;
; -22.884 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -12.354    ; 10.454     ;
; -22.845 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.065    ; 12.312     ;
; -22.827 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -11.430    ; 9.587      ;
; -22.787 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.827    ; 10.271     ;
; -22.772 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.557     ; 14.878     ;
; -22.760 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.020    ; 11.408     ;
; -22.705 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.465    ; 11.408     ;
; -22.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -7.990     ; 14.871     ;
; -22.691 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -9.916     ; 12.307     ;
; -22.646 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -7.049     ; 15.256     ;
; -22.633 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; clk_in      ; 0.500        ; -11.678    ; 10.266     ;
; -22.631 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -10.985    ; 10.232     ;
; -22.606 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -10.871    ; 11.403     ;
; -22.576 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.435    ; 10.227     ;
; -22.561 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -11.383    ; 10.193     ;
; -22.551 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -11.316    ; 11.403     ;
; -22.477 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -10.836    ; 10.227     ;
; -22.469 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.439    ; 10.454     ;
; -22.458 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -10.144    ; 11.733     ;
; -22.407 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -11.234    ; 10.188     ;
; -22.406 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -7.691     ; 14.878     ;
; -22.396 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -7.290     ; 15.265     ;
; -22.374 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -7.276     ; 15.257     ;
; -22.367 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -11.470    ; 9.587      ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                         ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -26.744 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -11.128    ; 15.275     ;
; -25.999 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.383    ; 15.275     ;
; -25.845 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.234    ; 15.270     ;
; -25.653 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.926    ; 14.890     ;
; -25.585 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -12.194    ; 12.362     ;
; -25.355 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.239    ; 15.275     ;
; -25.100 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.489     ; 15.270     ;
; -24.908 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.181    ; 14.890     ;
; -24.866 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.639     ; 14.890     ;
; -24.840 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.449    ; 12.362     ;
; -24.754 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.032    ; 14.885     ;
; -24.686 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -11.300    ; 12.357     ;
; -24.610 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.494     ; 15.275     ;
; -24.456 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.345     ; 15.270     ;
; -24.121 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.894     ; 14.890     ;
; -24.009 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.287     ; 14.885     ;
; -23.967 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.745     ; 14.885     ;
; -23.941 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.555    ; 12.357     ;
; -23.762 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.913    ; 11.794     ;
; -23.711 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.600     ; 15.270     ;
; -23.510 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.619    ; 12.362     ;
; -23.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -12.928    ; 10.271     ;
; -23.222 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.000     ; 14.885     ;
; -23.125 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.776     ; 11.794     ;
; -23.017 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.168    ; 11.794     ;
; -23.015 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.869    ; 10.232     ;
; -22.905 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -7.299     ; 15.265     ;
; -22.883 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -7.285     ; 15.257     ;
; -22.864 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -7.252     ; 15.271     ;
; -22.863 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.019    ; 11.789     ;
; -22.765 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.874     ; 12.362     ;
; -22.677 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.858    ; 11.738     ;
; -22.643 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -12.183    ; 10.271     ;
; -22.611 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.725     ; 12.357     ;
; -22.603 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -7.006     ; 15.256     ;
; -22.528 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -11.131    ; 9.587      ;
; -22.525 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.245     ; 12.312     ;
; -22.489 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -12.034    ; 10.266     ;
; -22.380 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.031     ; 11.794     ;
; -22.311 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -6.707     ; 15.263     ;
; -22.270 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.124    ; 10.232     ;
; -22.226 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.882     ; 11.789     ;
; -22.201 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -11.171    ; 10.454     ;
; -22.200 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.554    ; 10.232     ;
; -22.160 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.554     ; 15.265     ;
; -22.151 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -11.559    ; 10.259     ;
; -22.138 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.540     ; 15.257     ;
; -22.119 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.507     ; 15.271     ;
; -22.118 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.274     ; 11.789     ;
; -22.116 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.975     ; 10.227     ;
; -22.080 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.840    ; 11.408     ;
; -22.014 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.779    ; 10.114     ;
; -21.932 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.113    ; 11.738     ;
; -21.910 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -11.013    ; 9.587      ;
; -21.885 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.707    ; 10.193     ;
; -21.866 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.980     ; 12.357     ;
; -21.858 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.261     ; 15.256     ;
; -21.852 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.072     ; 12.312     ;
; -21.814 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -7.097     ; 14.880     ;
; -21.792 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -7.083     ; 14.872     ;
; -21.783 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.386    ; 9.587      ;
; -21.780 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.500     ; 12.312     ;
; -21.778 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.964     ; 11.733     ;
; -21.773 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -7.050     ; 14.886     ;
; -21.746 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.365     ; 12.352     ;
; -21.744 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -11.289    ; 10.266     ;
; -21.724 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.351     ; 12.344     ;
; -21.705 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.318     ; 12.358     ;
; -21.629 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.237    ; 9.582      ;
; -21.626 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.351     ; 12.307     ;
; -21.566 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.962     ; 15.263     ;
; -21.516 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.410     ; 15.265     ;
; -21.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.804     ; 14.871     ;
; -21.494 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.396     ; 15.257     ;
; -21.481 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.137     ; 11.789     ;
; -21.475 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.363     ; 15.271     ;
; -21.456 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.426    ; 10.454     ;
; -21.455 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.809     ; 10.232     ;
; -21.444 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -8.072     ; 12.343     ;
; -21.406 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.814    ; 10.259     ;
; -21.371 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.230     ; 10.227     ;
; -21.335 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.095    ; 11.408     ;
; -21.302 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.277    ; 10.449     ;
; -21.301 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.660     ; 10.227     ;
; -21.269 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.034    ; 10.114     ;
; -21.252 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -10.665    ; 10.254     ;
; -21.220 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.505     ; 14.878     ;
; -21.214 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -6.117     ; 15.256     ;
; -21.181 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -9.946     ; 11.403     ;
; -21.165 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.268    ; 9.587      ;
; -21.152 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -7.773     ; 12.350     ;
; -21.140 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.962     ; 10.193     ;
; -21.115 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -9.885     ; 10.109     ;
; -21.107 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.327     ; 12.312     ;
; -21.069 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.352     ; 14.880     ;
; -21.047 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.338     ; 14.872     ;
; -21.044 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -10.514    ; 10.454     ;
; -21.033 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.219     ; 11.733     ;
; -21.028 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.305     ; 14.886     ;
; -21.027 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -5.810     ; 14.880     ;
+---------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -7.718 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 15.119     ; 7.401      ;
; -7.218 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 15.119     ; 7.401      ;
; -6.872 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 16.013     ; 9.141      ;
; -6.411 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 16.013     ; 9.602      ;
; -6.372 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 16.013     ; 9.141      ;
; -5.911 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 16.013     ; 9.602      ;
; -5.724 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 8.655      ; 2.931      ;
; -5.267 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 12.170     ; 6.903      ;
; -5.224 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 8.655      ; 2.931      ;
; -5.218 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 12.170     ; 6.952      ;
; -5.163 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 12.184     ; 7.021      ;
; -5.114 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 12.184     ; 7.070      ;
; -4.771 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 12.928     ; 8.157      ;
; -4.767 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 12.170     ; 6.903      ;
; -4.718 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 12.170     ; 6.952      ;
; -4.663 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 12.184     ; 7.021      ;
; -4.614 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 12.184     ; 7.070      ;
; -4.595 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 15.119     ; 10.524     ;
; -4.194 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.354     ; 8.160      ;
; -4.139 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.543     ; 8.404      ;
; -4.095 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 15.119     ; 10.524     ;
; -4.058 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.723     ; 8.165      ;
; -4.055 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 6.986      ; 2.931      ;
; -4.054 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.210     ; 8.156      ;
; -4.049 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.215     ; 8.166      ;
; -3.947 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.112     ; 8.165      ;
; -3.926 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.096     ; 8.170      ;
; -3.915 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.572     ; 8.157      ;
; -3.906 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.058     ; 8.152      ;
; -3.831 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.206     ; 6.375      ;
; -3.782 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 10.206     ; 6.424      ;
; -3.777 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 10.793     ; 7.016      ;
; -3.743 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.137     ; 8.394      ;
; -3.711 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 12.116     ; 8.405      ;
; -3.672 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 11.592     ; 7.920      ;
; -3.647 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.829     ; 7.682      ;
; -3.627 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 9.085      ; 5.458      ;
; -3.618 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.789     ; 8.171      ;
; -3.607 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.277     ; 8.170      ;
; -3.563 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.730     ; 8.167      ;
; -3.555 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 6.986      ; 2.931      ;
; -3.536 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.218     ; 7.682      ;
; -3.523 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 9.099      ; 5.576      ;
; -3.477 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.128     ; 8.151      ;
; -3.456 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.359     ; 6.903      ;
; -3.407 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.074     ; 8.167      ;
; -3.407 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 10.359     ; 6.952      ;
; -3.384 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.916     ; 8.032      ;
; -3.331 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 10.206     ; 6.375      ;
; -3.315 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.474     ; 8.159      ;
; -3.289 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 12.194     ; 8.405      ;
; -3.282 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 12.137     ; 8.855      ;
; -3.282 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 10.206     ; 6.424      ;
; -3.277 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 10.793     ; 7.016      ;
; -3.243 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.137     ; 8.394      ;
; -3.240 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 12.145     ; 8.405      ;
; -3.172 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 11.592     ; 7.920      ;
; -3.131 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.783     ; 8.152      ;
; -3.116 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.267     ; 8.151      ;
; -3.109 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.765     ; 8.156      ;
; -3.095 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.766     ; 8.171      ;
; -3.087 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 11.119     ; 8.032      ;
; -3.050 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.511      ; 5.461      ;
; -3.026 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.684     ; 8.158      ;
; -2.995 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.700      ; 5.705      ;
; -2.956 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 10.359     ; 6.903      ;
; -2.955 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 12.034     ; 9.079      ;
; -2.946 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.525      ; 5.579      ;
; -2.914 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 8.880      ; 5.466      ;
; -2.910 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.367      ; 5.457      ;
; -2.907 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 10.359     ; 6.952      ;
; -2.905 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.372      ; 5.467      ;
; -2.900 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 11.559     ; 8.159      ;
; -2.891 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 11.891     ; 9.000      ;
; -2.891 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.714      ; 5.823      ;
; -2.851 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.510     ; 8.159      ;
; -2.847 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 11.013     ; 8.166      ;
; -2.835 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 9.851      ; 7.016      ;
; -2.814 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 10.215     ; 7.401      ;
; -2.810 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 8.894      ; 5.584      ;
; -2.806 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.381      ; 5.575      ;
; -2.803 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.269      ; 5.466      ;
; -2.801 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.386      ; 5.585      ;
; -2.782 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 12.137     ; 8.855      ;
; -2.782 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.253      ; 5.471      ;
; -2.779 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.439     ; 8.160      ;
; -2.771 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 8.729      ; 5.458      ;
; -2.764 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.430     ; 8.166      ;
; -2.762 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.215      ; 5.453      ;
; -2.761 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.926     ; 8.165      ;
; -2.743 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.913     ; 8.170      ;
; -2.708 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 11.612     ; 8.404      ;
; -2.706 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.858     ; 8.152      ;
; -2.699 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.283      ; 5.584      ;
; -2.684 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 10.840     ; 8.156      ;
; -2.678 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.267      ; 5.589      ;
; -2.668 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 9.689      ; 7.021      ;
; -2.667 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 8.743      ; 5.576      ;
; -2.658 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 8.229      ; 5.571      ;
; -2.652 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 10.810     ; 8.158      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -6.973 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 14.374     ; 7.401      ;
; -6.473 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 14.374     ; 7.401      ;
; -6.127 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 15.268     ; 9.141      ;
; -5.666 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 15.268     ; 9.602      ;
; -5.627 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 15.268     ; 9.141      ;
; -5.166 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 15.268     ; 9.602      ;
; -4.979 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.910      ; 2.931      ;
; -4.522 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.425     ; 6.903      ;
; -4.479 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.910      ; 2.931      ;
; -4.473 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.425     ; 6.952      ;
; -4.418 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.439     ; 7.021      ;
; -4.369 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.439     ; 7.070      ;
; -4.026 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 12.183     ; 8.157      ;
; -4.022 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.425     ; 6.903      ;
; -3.973 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.425     ; 6.952      ;
; -3.918 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.439     ; 7.021      ;
; -3.869 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.439     ; 7.070      ;
; -3.850 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 14.374     ; 10.524     ;
; -3.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.609     ; 8.160      ;
; -3.394 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.798     ; 8.404      ;
; -3.350 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 14.374     ; 10.524     ;
; -3.313 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.978     ; 8.165      ;
; -3.310 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.241      ; 2.931      ;
; -3.309 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.465     ; 8.156      ;
; -3.304 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.470     ; 8.166      ;
; -3.202 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.367     ; 8.165      ;
; -3.181 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.351     ; 8.170      ;
; -3.170 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.827     ; 8.157      ;
; -3.161 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.313     ; 8.152      ;
; -3.086 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.461      ; 6.375      ;
; -3.037 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 9.461      ; 6.424      ;
; -3.032 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.048     ; 7.016      ;
; -2.998 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.392     ; 8.394      ;
; -2.966 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.371     ; 8.405      ;
; -2.927 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.847     ; 7.920      ;
; -2.902 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.084     ; 7.682      ;
; -2.882 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.340      ; 5.458      ;
; -2.873 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.044     ; 8.171      ;
; -2.862 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.532     ; 8.170      ;
; -2.818 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.985     ; 8.167      ;
; -2.810 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.241      ; 2.931      ;
; -2.791 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.473     ; 7.682      ;
; -2.778 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.354      ; 5.576      ;
; -2.732 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.383     ; 8.151      ;
; -2.711 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.614      ; 6.903      ;
; -2.662 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.329     ; 8.167      ;
; -2.662 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 9.614      ; 6.952      ;
; -2.639 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.171     ; 8.032      ;
; -2.586 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.461      ; 6.375      ;
; -2.570 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.729     ; 8.159      ;
; -2.544 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.449     ; 8.405      ;
; -2.537 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.392     ; 8.855      ;
; -2.537 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 9.461      ; 6.424      ;
; -2.532 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.048     ; 7.016      ;
; -2.498 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.392     ; 8.394      ;
; -2.495 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.400     ; 8.405      ;
; -2.427 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.847     ; 7.920      ;
; -2.386 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.038     ; 8.152      ;
; -2.371 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.522     ; 8.151      ;
; -2.364 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.020     ; 8.156      ;
; -2.350 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 11.021     ; 8.171      ;
; -2.342 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.374     ; 8.032      ;
; -2.305 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.766      ; 5.461      ;
; -2.281 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.939     ; 8.158      ;
; -2.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.955      ; 5.705      ;
; -2.211 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.614      ; 6.903      ;
; -2.210 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.289     ; 9.079      ;
; -2.201 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.780      ; 5.579      ;
; -2.169 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 8.135      ; 5.466      ;
; -2.165 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.622      ; 5.457      ;
; -2.162 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 9.614      ; 6.952      ;
; -2.160 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.627      ; 5.467      ;
; -2.155 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.814     ; 8.159      ;
; -2.146 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 11.146     ; 9.000      ;
; -2.146 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.969      ; 5.823      ;
; -2.106 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.765     ; 8.159      ;
; -2.102 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.268     ; 8.166      ;
; -2.090 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 9.106      ; 7.016      ;
; -2.069 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 9.470      ; 7.401      ;
; -2.065 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 8.149      ; 5.584      ;
; -2.061 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.636      ; 5.575      ;
; -2.058 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.524      ; 5.466      ;
; -2.056 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.641      ; 5.585      ;
; -2.037 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.392     ; 8.855      ;
; -2.037 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.508      ; 5.471      ;
; -2.034 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.694     ; 8.160      ;
; -2.026 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 7.984      ; 5.458      ;
; -2.019 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.685     ; 8.166      ;
; -2.017 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.470      ; 5.453      ;
; -2.016 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.181     ; 8.165      ;
; -1.998 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.168     ; 8.170      ;
; -1.963 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 10.867     ; 8.404      ;
; -1.961 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.113     ; 8.152      ;
; -1.954 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.538      ; 5.584      ;
; -1.939 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.095     ; 8.156      ;
; -1.933 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.522      ; 5.589      ;
; -1.923 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.944      ; 7.021      ;
; -1.922 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 7.998      ; 5.576      ;
; -1.913 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 7.484      ; 5.571      ;
; -1.907 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 10.065     ; 8.158      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                ;
+---------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -10.718 ; -10.718      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -10.718 ; -10.718      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -10.718 ; -10.718      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -10.718 ; -10.718      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -10.718 ; -10.718      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -10.718 ; -10.718      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -10.619 ; -10.619      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -10.619 ; -10.619      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -10.619 ; -10.619      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -10.619 ; -10.619      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -10.619 ; -10.619      ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -10.619 ; -10.619      ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -8.025  ; -8.025       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -8.025  ; -8.025       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -8.025  ; -8.025       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -8.025  ; -8.025       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -8.025  ; -8.025       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -8.025  ; -8.025       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -7.839  ; -7.839       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ;
; -7.839  ; -7.839       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ;
; -7.839  ; -7.839       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                        ;
; -7.839  ; -7.839       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                        ;
; -7.839  ; -7.839       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                    ;
; -7.839  ; -7.839       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                    ;
; -7.715  ; -7.715       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -7.715  ; -7.715       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -7.715  ; -7.715       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -7.715  ; -7.715       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -7.715  ; -7.715       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -7.715  ; -7.715       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -6.645  ; -6.645       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -6.645  ; -6.645       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -6.645  ; -6.645       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -6.645  ; -6.645       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -6.645  ; -6.645       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -6.645  ; -6.645       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -6.425  ; -6.425       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -6.425  ; -6.425       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -6.425  ; -6.425       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -6.425  ; -6.425       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -6.425  ; -6.425       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -6.425  ; -6.425       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -6.117  ; -6.117       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                    ;
; -6.117  ; -6.117       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                    ;
; -6.117  ; -6.117       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                      ;
; -6.117  ; -6.117       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                      ;
; -6.045  ; -6.045       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -6.045  ; -6.045       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -6.045  ; -6.045       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -6.045  ; -6.045       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -6.045  ; -6.045       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -6.045  ; -6.045       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -6.023  ; -6.023       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -6.023  ; -6.023       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -6.023  ; -6.023       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -6.023  ; -6.023       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -6.023  ; -6.023       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -6.023  ; -6.023       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -5.970  ; -5.970       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ;
; -5.970  ; -5.970       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ;
; -5.970  ; -5.970       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                         ;
; -5.970  ; -5.970       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                         ;
; -5.970  ; -5.970       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                     ;
; -5.970  ; -5.970       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                     ;
; -5.889  ; -5.889       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -5.889  ; -5.889       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -5.889  ; -5.889       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -5.889  ; -5.889       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -5.889  ; -5.889       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -5.889  ; -5.889       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -5.629  ; -5.629       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -5.629  ; -5.629       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -5.629  ; -5.629       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -5.629  ; -5.629       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -5.629  ; -5.629       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -5.629  ; -5.629       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -5.548  ; -5.548       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -5.548  ; -5.548       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -5.548  ; -5.548       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -5.548  ; -5.548       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -5.548  ; -5.548       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -5.548  ; -5.548       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -5.511  ; -5.511       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ;
; -5.511  ; -5.511       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ;
; -5.511  ; -5.511       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                              ;
; -5.511  ; -5.511       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                              ;
; -5.511  ; -5.511       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                ;
; -5.511  ; -5.511       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                ;
; -5.246  ; -5.246       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -5.246  ; -5.246       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -5.246  ; -5.246       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                       ;
; -5.246  ; -5.246       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                       ;
; -4.988  ; -4.988       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -4.988  ; -4.988       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -4.988  ; -4.988       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                       ;
; -4.988  ; -4.988       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                       ;
; -4.966  ; -4.966       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -4.966  ; -4.966       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -4.966  ; -4.966       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -4.966  ; -4.966       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
+---------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -8.994 ; -8.994       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -8.994 ; -8.994       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -8.994 ; -8.994       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -8.994 ; -8.994       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -8.994 ; -8.994       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -8.994 ; -8.994       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -8.787 ; -8.787       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -8.787 ; -8.787       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -8.787 ; -8.787       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -8.787 ; -8.787       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -8.787 ; -8.787       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -8.787 ; -8.787       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -5.892 ; -5.892       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.892 ; -5.892       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.892 ; -5.892       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -5.892 ; -5.892       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -5.892 ; -5.892       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -5.892 ; -5.892       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -5.770 ; -5.770       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.770 ; -5.770       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.770 ; -5.770       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.770 ; -5.770       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.770 ; -5.770       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.770 ; -5.770       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.440 ; -5.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.440 ; -5.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.440 ; -5.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.440 ; -5.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.440 ; -5.440       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.440 ; -5.440       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.421 ; -5.421       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                                                                                    ;
; -5.421 ; -5.421       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                                                                                    ;
; -5.421 ; -5.421       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                                                                                      ;
; -5.421 ; -5.421       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                                                                                      ;
; -4.793 ; -4.793       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -4.793 ; -4.793       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -4.793 ; -4.793       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -4.793 ; -4.793       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -4.793 ; -4.793       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -4.793 ; -4.793       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -4.325 ; -4.325       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -4.325 ; -4.325       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -4.325 ; -4.325       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|END_STATE_out|combout                                                                                                                              ;
; -4.325 ; -4.325       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|END_STATE_out|combout                                                                                                                              ;
; -4.325 ; -4.325       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -4.325 ; -4.325       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -4.325 ; -4.325       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -4.325 ; -4.325       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -4.325 ; -4.325       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -4.325 ; -4.325       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -4.293 ; -4.293       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -4.293 ; -4.293       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -4.293 ; -4.293       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -4.293 ; -4.293       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -4.292 ; -4.292       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -4.292 ; -4.292       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -4.292 ; -4.292       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                                                                                       ;
; -4.292 ; -4.292       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                                                                                       ;
; -3.602 ; -3.602       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -3.602 ; -3.602       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -3.602 ; -3.602       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -3.602 ; -3.602       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -3.602 ; -3.602       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -3.602 ; -3.602       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -3.541 ; -3.541       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.541 ; -3.541       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.541 ; -3.541       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.541 ; -3.541       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.541 ; -3.541       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.541 ; -3.541       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.482 ; -3.482       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.482 ; -3.482       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.482 ; -3.482       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.482 ; -3.482       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.482 ; -3.482       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.482 ; -3.482       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.433 ; -3.433       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.433 ; -3.433       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -3.433 ; -3.433       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.433 ; -3.433       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -3.433 ; -3.433       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.433 ; -3.433       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -3.406 ; -3.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -3.406 ; -3.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -3.406 ; -3.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -3.406 ; -3.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -3.406 ; -3.406       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -3.406 ; -3.406       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -3.289 ; -3.289       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.289 ; -3.289       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -3.289 ; -3.289       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.289 ; -3.289       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -3.289 ; -3.289       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -3.289 ; -3.289       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -2.957 ; -2.957       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -2.957 ; -2.957       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -2.957 ; -2.957       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -2.957 ; -2.957       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -2.957 ; -2.957       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -2.957 ; -2.957       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 2.277  ; 2.277  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.377  ; 3.377  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 7.260  ; 7.260  ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 7.258  ; 7.258  ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 7.550  ; 7.550  ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 3.436  ; 3.436  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 3.618  ; 3.618  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.415  ; 2.415  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.739  ; 0.739  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 4.242  ; 4.242  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 3.022  ; 3.022  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 6.824  ; 6.824  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 6.430  ; 6.430  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 6.422  ; 6.422  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 6.429  ; 6.429  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 6.713  ; 6.713  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 6.838  ; 6.838  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 6.463  ; 6.463  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 6.424  ; 6.424  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 6.865  ; 6.865  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 2.732  ; 2.732  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.445  ; 2.445  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 9.000  ; 9.000  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; 3.499  ; 3.499  ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; 4.599  ; 4.599  ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 8.482  ; 8.482  ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 8.480  ; 8.480  ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 8.772  ; 8.772  ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; 4.658  ; 4.658  ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 4.840  ; 4.840  ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 3.637  ; 3.637  ; Rise       ; clk_in          ;
; START                ; clk_in         ; 1.961  ; 1.961  ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; 5.464  ; 5.464  ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; 4.244  ; 4.244  ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 8.702  ; 8.702  ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 8.046  ; 8.046  ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 7.652  ; 7.652  ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 7.644  ; 7.644  ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 7.651  ; 7.651  ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 7.935  ; 7.935  ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 8.060  ; 8.060  ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 7.685  ; 7.685  ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 7.646  ; 7.646  ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 8.702  ; 8.702  ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 8.087  ; 8.087  ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 3.954  ; 3.954  ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 3.667  ; 3.667  ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; 10.222 ; 10.222 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 3.476  ; 3.476  ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 4.576  ; 4.576  ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 8.459  ; 8.459  ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 8.457  ; 8.457  ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 8.749  ; 8.749  ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 4.635  ; 4.635  ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 4.817  ; 4.817  ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 3.614  ; 3.614  ; Fall       ; clk_in          ;
; START                ; clk_in         ; 1.938  ; 1.938  ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; 5.441  ; 5.441  ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 4.221  ; 4.221  ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 8.679  ; 8.679  ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 8.023  ; 8.023  ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 7.629  ; 7.629  ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 7.621  ; 7.621  ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 7.628  ; 7.628  ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 7.912  ; 7.912  ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 8.037  ; 8.037  ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 7.662  ; 7.662  ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 7.623  ; 7.623  ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 8.679  ; 8.679  ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 8.064  ; 8.064  ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 3.931  ; 3.931  ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 3.644  ; 3.644  ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; 10.199 ; 10.199 ; Fall       ; clk_in          ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.636  ; 0.636  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.471 ; -0.471 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -4.350 ; -4.350 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -4.347 ; -4.347 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -4.644 ; -4.644 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.036 ; -0.036 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.052 ; -0.052 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.491  ; 0.491  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.435  ; 1.435  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -2.068 ; -2.068 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 1.858  ; 1.858  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.461  ; 0.461  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -3.918 ; -3.918 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -3.524 ; -3.524 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -3.516 ; -3.516 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -3.523 ; -3.523 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -3.807 ; -3.807 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -3.932 ; -3.932 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -3.557 ; -3.557 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -3.518 ; -3.518 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -4.574 ; -4.574 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -3.959 ; -3.959 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.174  ; 0.174  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.461  ; 0.461  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -2.062 ; -2.062 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; -1.325 ; -1.325 ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; -2.432 ; -2.432 ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -6.311 ; -6.311 ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -6.308 ; -6.308 ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -6.605 ; -6.605 ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; -1.997 ; -1.997 ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; -2.013 ; -2.013 ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; -1.470 ; -1.470 ; Rise       ; clk_in          ;
; START                ; clk_in         ; -0.526 ; -0.526 ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; -4.029 ; -4.029 ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; -0.103 ; -0.103 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; -1.500 ; -1.500 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -5.879 ; -5.879 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -5.485 ; -5.485 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -5.477 ; -5.477 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -5.484 ; -5.484 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -5.768 ; -5.768 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -5.893 ; -5.893 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -5.518 ; -5.518 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -5.479 ; -5.479 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -6.535 ; -6.535 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -5.920 ; -5.920 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; -1.787 ; -1.787 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; -1.500 ; -1.500 ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; -4.023 ; -4.023 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 1.381  ; 1.381  ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 0.274  ; 0.274  ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -3.605 ; -3.605 ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -3.602 ; -3.602 ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -3.899 ; -3.899 ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 0.709  ; 0.709  ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 0.693  ; 0.693  ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 1.236  ; 1.236  ; Fall       ; clk_in          ;
; START                ; clk_in         ; 2.180  ; 2.180  ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; -1.323 ; -1.323 ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 2.603  ; 2.603  ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 1.206  ; 1.206  ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -3.173 ; -3.173 ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -2.779 ; -2.779 ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -2.771 ; -2.771 ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -2.778 ; -2.778 ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -3.062 ; -3.062 ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -3.187 ; -3.187 ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -2.812 ; -2.812 ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -2.773 ; -2.773 ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -3.829 ; -3.829 ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -3.214 ; -3.214 ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 0.919  ; 0.919  ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 1.206  ; 1.206  ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; -1.317 ; -1.317 ; Fall       ; clk_in          ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 26.158 ; 26.158 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 28.647 ; 28.647 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 27.747 ; 27.747 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 28.647 ; 28.647 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 28.498 ; 28.498 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 20.790 ; 20.790 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 23.018 ; 23.018 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 22.241 ; 22.241 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 23.674 ; 23.674 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 22.284 ; 22.284 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 23.825 ; 23.825 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 21.104 ; 21.104 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 21.919 ; 21.919 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 22.535 ; 22.535 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 25.561 ; 25.561 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 25.561 ; 25.561 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 20.394 ; 20.394 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 21.316 ; 21.316 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 22.071 ; 22.071 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 21.922 ; 21.922 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 21.715 ; 21.715 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 24.346 ; 24.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 22.011 ; 22.011 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 24.650 ; 24.650 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 24.988 ; 24.988 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 21.890 ; 21.890 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 24.560 ; 24.560 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 20.924 ; 20.924 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.773 ; 10.773 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 23.413 ; 23.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 22.513 ; 22.513 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 23.413 ; 23.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.264 ; 23.264 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 15.556 ; 15.556 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 17.784 ; 17.784 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 17.007 ; 17.007 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 18.440 ; 18.440 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 16.612 ; 16.612 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 18.591 ; 18.591 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 15.870 ; 15.870 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 16.685 ; 16.685 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 17.301 ; 17.301 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 20.327 ; 20.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 20.327 ; 20.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 15.160 ; 15.160 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 16.082 ; 16.082 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 16.837 ; 16.837 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 16.688 ; 16.688 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 16.481 ; 16.481 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 19.112 ; 19.112 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.777 ; 16.777 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 19.416 ; 19.416 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 19.754 ; 19.754 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 16.656 ; 16.656 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 19.326 ; 19.326 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 26.903 ; 26.903 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 29.392 ; 29.392 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 28.492 ; 28.492 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 29.392 ; 29.392 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 29.243 ; 29.243 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 21.535 ; 21.535 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 23.763 ; 23.763 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 22.986 ; 22.986 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 24.419 ; 24.419 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 23.029 ; 23.029 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 24.570 ; 24.570 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 21.849 ; 21.849 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 22.664 ; 22.664 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 23.280 ; 23.280 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 26.306 ; 26.306 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 26.306 ; 26.306 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 21.139 ; 21.139 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 22.061 ; 22.061 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 22.816 ; 22.816 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 22.667 ; 22.667 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 22.460 ; 22.460 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 25.091 ; 25.091 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 22.756 ; 22.756 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 25.395 ; 25.395 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 25.733 ; 25.733 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 22.635 ; 22.635 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 25.305 ; 25.305 ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 21.669 ; 21.669 ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 11.518 ; 11.518 ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 24.158 ; 24.158 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 23.258 ; 23.258 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 24.158 ; 24.158 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 24.009 ; 24.009 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 16.301 ; 16.301 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 18.529 ; 18.529 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 17.752 ; 17.752 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 19.185 ; 19.185 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 17.357 ; 17.357 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 19.336 ; 19.336 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 16.615 ; 16.615 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 17.430 ; 17.430 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 18.046 ; 18.046 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 21.072 ; 21.072 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 21.072 ; 21.072 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 15.905 ; 15.905 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 16.827 ; 16.827 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 17.582 ; 17.582 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 17.433 ; 17.433 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 17.226 ; 17.226 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 19.857 ; 19.857 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 17.522 ; 17.522 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 20.161 ; 20.161 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 20.499 ; 20.499 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 17.401 ; 17.401 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 20.071 ; 20.071 ; Fall       ; clk_in          ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 9.567  ; 9.567  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 6.954  ; 6.954  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.431 ; 10.431 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 11.185 ; 11.185 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.147  ; 9.147  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 6.954  ; 6.954  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 9.182  ; 9.182  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.405  ; 8.405  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 9.838  ; 9.838  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.448  ; 8.448  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 9.989  ; 9.989  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 7.268  ; 7.268  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.083  ; 8.083  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 8.699  ; 8.699  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 6.558  ; 6.558  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 11.725 ; 11.725 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 6.558  ; 6.558  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.235  ; 8.235  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.086  ; 8.086  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 7.879  ; 7.879  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 10.510 ; 10.510 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.175  ; 8.175  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 10.814 ; 10.814 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 11.152 ; 11.152 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.054  ; 8.054  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 10.724 ; 10.724 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 9.567  ; 9.567  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.034 ; 10.034 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 6.954  ; 6.954  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.431 ; 10.431 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 11.185 ; 11.185 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.147  ; 9.147  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 6.954  ; 6.954  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 9.182  ; 9.182  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.405  ; 8.405  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 9.838  ; 9.838  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.448  ; 8.448  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 9.989  ; 9.989  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 7.268  ; 7.268  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.083  ; 8.083  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 8.699  ; 8.699  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 6.558  ; 6.558  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 11.725 ; 11.725 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 6.558  ; 6.558  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.235  ; 8.235  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.086  ; 8.086  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 7.879  ; 7.879  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 10.510 ; 10.510 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.175  ; 8.175  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 10.814 ; 10.814 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 11.152 ; 11.152 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.054  ; 8.054  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 10.724 ; 10.724 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 7.995  ; 7.995  ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 6.085  ; 6.085  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 9.822  ; 9.822  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 10.722 ; 10.722 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 8.268  ; 8.268  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 6.421  ; 6.421  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 7.837  ; 7.837  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 7.453  ; 7.453  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 7.889  ; 7.889  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 6.711  ; 6.711  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 8.251  ; 8.251  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 6.085  ; 6.085  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 6.897  ; 6.897  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 7.121  ; 7.121  ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 5.994  ; 5.994  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 6.783  ; 6.783  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 5.994  ; 5.994  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 6.258  ; 6.258  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 7.013  ; 7.013  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 6.606  ; 6.606  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 6.406  ; 6.406  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 6.443  ; 6.443  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 6.891  ; 6.891  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 7.194  ; 7.194  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 7.080  ; 7.080  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 6.587  ; 6.587  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 6.540  ; 6.540  ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 7.995  ; 7.995  ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 8.835  ; 8.835  ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 6.085  ; 6.085  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 9.822  ; 9.822  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 10.722 ; 10.722 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 8.268  ; 8.268  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 6.421  ; 6.421  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 7.837  ; 7.837  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 7.453  ; 7.453  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 7.889  ; 7.889  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 6.711  ; 6.711  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 8.251  ; 8.251  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 6.085  ; 6.085  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 6.897  ; 6.897  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 7.121  ; 7.121  ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 5.994  ; 5.994  ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 6.783  ; 6.783  ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 5.994  ; 5.994  ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 6.258  ; 6.258  ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 7.013  ; 7.013  ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 6.606  ; 6.606  ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 6.406  ; 6.406  ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 6.443  ; 6.443  ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 6.891  ; 6.891  ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 7.194  ; 7.194  ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 7.080  ; 7.080  ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 6.587  ; 6.587  ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 6.540  ; 6.540  ; Fall       ; clk_in          ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 13.429 ; 12.669 ; 12.669 ; 13.429 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 15.018 ; 14.325 ; 14.325 ; 15.018 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 15.918 ; 15.146 ; 15.146 ; 15.918 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 15.769 ; 15.769 ; 15.769 ; 15.769 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 8.061  ;        ;        ; 8.061  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 10.289 ; 10.289 ; 10.289 ; 10.289 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 9.512  ; 9.512  ; 9.512  ; 9.512  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 10.945 ; 10.945 ; 10.945 ; 10.945 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 9.555  ; 9.555  ; 9.555  ; 9.555  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.096 ; 11.096 ; 11.096 ; 11.096 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.190  ; 9.190  ; 9.190  ; 9.190  ;
; END_STATE           ; mem_addr_bus_out[11] ; 9.806  ; 9.806  ; 9.806  ; 9.806  ;
; END_STATE           ; mem_data_bus_out[0]  ; 12.832 ; 12.832 ; 12.832 ; 12.832 ;
; END_STATE           ; mem_data_bus_out[1]  ; 7.665  ;        ;        ; 7.665  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.587  ; 8.587  ; 8.587  ; 8.587  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.342  ; 9.342  ; 9.342  ; 9.342  ;
; END_STATE           ; mem_data_bus_out[4]  ; 9.193  ; 9.193  ; 9.193  ; 9.193  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.986  ; 8.986  ; 8.986  ; 8.986  ;
; END_STATE           ; mem_data_bus_out[6]  ; 11.617 ; 11.617 ; 11.617 ; 11.617 ;
; END_STATE           ; mem_data_bus_out[7]  ; 9.282  ;        ;        ; 9.282  ;
; END_STATE           ; mem_data_bus_out[8]  ; 11.921 ; 11.921 ; 11.921 ; 11.921 ;
; END_STATE           ; mem_data_bus_out[9]  ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; END_STATE           ; mem_data_bus_out[10] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; END_STATE           ; mem_data_bus_out[11] ; 11.831 ; 11.831 ; 11.831 ; 11.831 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 17.312 ; 16.552 ; 16.552 ; 17.312 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 18.901 ; 18.208 ; 18.208 ; 18.901 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 19.801 ; 19.029 ; 19.029 ; 19.801 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 19.652 ; 19.652 ; 19.652 ; 19.652 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 11.944 ;        ;        ; 11.944 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.395 ; 13.395 ; 13.395 ; 13.395 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 14.828 ; 14.828 ; 14.828 ; 14.828 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 13.438 ; 13.438 ; 13.438 ; 13.438 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.258 ; 12.258 ; 12.258 ; 12.258 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.073 ; 13.073 ; 13.073 ; 13.073 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 13.689 ; 13.689 ; 13.689 ; 13.689 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 16.715 ; 16.715 ; 16.715 ; 16.715 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 11.548 ;        ;        ; 11.548 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.470 ; 12.470 ; 12.470 ; 12.470 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.225 ; 13.225 ; 13.225 ; 13.225 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.869 ; 12.869 ; 12.869 ; 12.869 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.165 ;        ;        ; 13.165 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 15.804 ; 15.804 ; 15.804 ; 15.804 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.044 ; 13.044 ; 13.044 ; 13.044 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 15.714 ; 15.714 ; 15.714 ; 15.714 ;
; FP_DEPOSIT          ; HLT_indicator        ; 17.310 ; 16.550 ; 16.550 ; 17.310 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 18.899 ; 18.206 ; 18.206 ; 18.899 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 19.799 ; 19.027 ; 19.027 ; 19.799 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 19.650 ; 19.650 ; 19.650 ; 19.650 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 11.942 ;        ;        ; 11.942 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 14.170 ; 14.170 ; 14.170 ; 14.170 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.393 ; 13.393 ; 13.393 ; 13.393 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 14.826 ; 14.826 ; 14.826 ; 14.826 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.436 ; 13.436 ; 13.436 ; 13.436 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 14.977 ; 14.977 ; 14.977 ; 14.977 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 12.256 ; 12.256 ; 12.256 ; 12.256 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.071 ; 13.071 ; 13.071 ; 13.071 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 13.687 ; 13.687 ; 13.687 ; 13.687 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 16.713 ; 16.713 ; 16.713 ; 16.713 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 11.546 ;        ;        ; 11.546 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.468 ; 12.468 ; 12.468 ; 12.468 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.867 ; 12.867 ; 12.867 ; 12.867 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 15.498 ; 15.498 ; 15.498 ; 15.498 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.163 ;        ;        ; 13.163 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 15.802 ; 15.802 ; 15.802 ; 15.802 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 16.140 ; 16.140 ; 16.140 ; 16.140 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.042 ; 13.042 ; 13.042 ; 13.042 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 15.712 ; 15.712 ; 15.712 ; 15.712 ;
; FP_EXAMINE          ; HLT_indicator        ; 17.602 ; 16.842 ; 16.842 ; 17.602 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 19.191 ; 18.498 ; 18.498 ; 19.191 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 20.091 ; 19.319 ; 19.319 ; 20.091 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 19.942 ; 19.942 ; 19.942 ; 19.942 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 12.234 ;        ;        ; 12.234 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 14.462 ; 14.462 ; 14.462 ; 14.462 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.685 ; 13.685 ; 13.685 ; 13.685 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.269 ; 15.269 ; 15.269 ; 15.269 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.548 ; 12.548 ; 12.548 ; 12.548 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 13.979 ; 13.979 ; 13.979 ; 13.979 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 17.005 ; 17.005 ; 17.005 ; 17.005 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 11.838 ;        ;        ; 11.838 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.760 ; 12.760 ; 12.760 ; 12.760 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.515 ; 13.515 ; 13.515 ; 13.515 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.159 ; 13.159 ; 13.159 ; 13.159 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 15.790 ; 15.790 ; 15.790 ; 15.790 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.455 ;        ;        ; 13.455 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 16.094 ; 16.094 ; 16.094 ; 16.094 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 16.432 ; 16.432 ; 16.432 ; 16.432 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 16.004 ; 16.004 ; 16.004 ; 16.004 ;
; IRQ                 ; HLT_indicator        ; 13.488 ; 12.728 ; 12.728 ; 13.488 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 15.077 ; 14.384 ; 14.384 ; 15.077 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 15.977 ; 15.205 ; 15.205 ; 15.977 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 15.828 ; 15.828 ; 15.828 ; 15.828 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 8.120  ;        ;        ; 8.120  ;
; IRQ                 ; mem_addr_bus_out[4]  ; 10.348 ; 10.348 ; 10.348 ; 10.348 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; IRQ                 ; mem_addr_bus_out[6]  ; 11.004 ; 11.004 ; 11.004 ; 11.004 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 9.614  ; 9.614  ; 9.614  ; 9.614  ;
; IRQ                 ; mem_addr_bus_out[8]  ; 11.155 ; 11.155 ; 11.155 ; 11.155 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 8.434  ; 8.434  ; 8.434  ; 8.434  ;
; IRQ                 ; mem_addr_bus_out[10] ; 9.249  ; 9.249  ; 9.249  ; 9.249  ;
; IRQ                 ; mem_addr_bus_out[11] ; 9.865  ; 9.865  ; 9.865  ; 9.865  ;
; IRQ                 ; mem_data_bus_out[0]  ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; IRQ                 ; mem_data_bus_out[1]  ; 7.724  ;        ;        ; 7.724  ;
; IRQ                 ; mem_data_bus_out[2]  ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; IRQ                 ; mem_data_bus_out[3]  ; 9.401  ; 9.401  ; 9.401  ; 9.401  ;
; IRQ                 ; mem_data_bus_out[4]  ; 9.252  ; 9.252  ; 9.252  ; 9.252  ;
; IRQ                 ; mem_data_bus_out[5]  ; 9.045  ; 9.045  ; 9.045  ; 9.045  ;
; IRQ                 ; mem_data_bus_out[6]  ; 11.676 ; 11.676 ; 11.676 ; 11.676 ;
; IRQ                 ; mem_data_bus_out[7]  ; 9.341  ;        ;        ; 9.341  ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.980 ; 11.980 ; 11.980 ; 11.980 ;
; IRQ                 ; mem_data_bus_out[9]  ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; IRQ                 ; mem_data_bus_out[10] ; 9.220  ; 9.220  ; 9.220  ; 9.220  ;
; IRQ                 ; mem_data_bus_out[11] ; 11.890 ; 11.890 ; 11.890 ; 11.890 ;
; IRQ_ON              ; HLT_indicator        ; 13.670 ; 12.910 ; 12.910 ; 13.670 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 15.259 ; 14.566 ; 14.566 ; 15.259 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 16.159 ; 15.387 ; 15.387 ; 16.159 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 16.010 ; 16.010 ; 16.010 ; 16.010 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 8.302  ;        ;        ; 8.302  ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 10.530 ; 10.530 ; 10.530 ; 10.530 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 9.753  ; 9.753  ; 9.753  ; 9.753  ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 11.186 ; 11.186 ; 11.186 ; 11.186 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 11.337 ; 11.337 ; 11.337 ; 11.337 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 8.616  ; 8.616  ; 8.616  ; 8.616  ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 9.431  ; 9.431  ; 9.431  ; 9.431  ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 10.047 ; 10.047 ; 10.047 ; 10.047 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 13.073 ; 13.073 ; 13.073 ; 13.073 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 7.906  ;        ;        ; 7.906  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 9.583  ; 9.583  ; 9.583  ; 9.583  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 9.434  ; 9.434  ; 9.434  ; 9.434  ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 9.227  ; 9.227  ; 9.227  ; 9.227  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 11.858 ; 11.858 ; 11.858 ; 11.858 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 9.523  ;        ;        ; 9.523  ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 12.162 ; 12.162 ; 12.162 ; 12.162 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 12.500 ; 12.500 ; 12.500 ; 12.500 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 9.402  ; 9.402  ; 9.402  ; 9.402  ;
; IRQ_ON              ; mem_data_bus_out[11] ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; NEXT_STATE          ; HLT_indicator        ; 12.467 ; 11.707 ; 11.707 ; 12.467 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 14.056 ; 13.363 ; 13.363 ; 14.056 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 14.956 ; 14.184 ; 14.184 ; 14.956 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 14.807 ; 14.807 ; 14.807 ; 14.807 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 7.099  ;        ;        ; 7.099  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 8.550  ; 8.550  ; 8.550  ; 8.550  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.134 ; 10.134 ; 10.134 ; 10.134 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 7.413  ; 7.413  ; 7.413  ; 7.413  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 8.228  ; 8.228  ; 8.228  ; 8.228  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 8.844  ; 8.844  ; 8.844  ; 8.844  ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 6.703  ;        ;        ; 6.703  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 7.625  ; 7.625  ; 7.625  ; 7.625  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.380  ; 8.380  ; 8.380  ; 8.380  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.231  ; 8.231  ; 8.231  ; 8.231  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.024  ; 8.024  ; 8.024  ; 8.024  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 10.655 ; 10.655 ; 10.655 ; 10.655 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.320  ;        ;        ; 8.320  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 11.297 ; 11.297 ; 11.297 ; 11.297 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 8.199  ; 8.199  ; 8.199  ; 8.199  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 16.876 ; 16.116 ; 16.116 ; 16.876 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 18.465 ; 17.772 ; 17.772 ; 18.465 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 19.365 ; 18.593 ; 18.593 ; 19.365 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 19.216 ; 19.216 ; 19.216 ; 19.216 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 11.508 ;        ;        ; 11.508 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.736 ; 13.736 ; 13.736 ; 13.736 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 12.959 ; 12.959 ; 12.959 ; 12.959 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.002 ; 13.002 ; 13.002 ; 13.002 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.543 ; 14.543 ; 14.543 ; 14.543 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 11.822 ; 11.822 ; 11.822 ; 11.822 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 12.637 ; 12.637 ; 12.637 ; 12.637 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 16.279 ; 16.279 ; 16.279 ; 16.279 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 11.112 ;        ;        ; 11.112 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.034 ; 12.034 ; 12.034 ; 12.034 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.789 ; 12.789 ; 12.789 ; 12.789 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.729 ;        ;        ; 12.729 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 15.368 ; 15.368 ; 15.368 ; 15.368 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 15.706 ; 15.706 ; 15.706 ; 15.706 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 15.278 ; 15.278 ; 15.278 ; 15.278 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 16.482 ; 15.722 ; 15.722 ; 16.482 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 18.071 ; 17.378 ; 17.378 ; 18.071 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 18.971 ; 18.199 ; 18.199 ; 18.971 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 18.822 ; 18.822 ; 18.822 ; 18.822 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 11.114 ;        ;        ; 11.114 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 12.565 ; 12.565 ; 12.565 ; 12.565 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 11.428 ; 11.428 ; 11.428 ; 11.428 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 12.859 ; 12.859 ; 12.859 ; 12.859 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 10.718 ;        ;        ; 10.718 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.395 ; 12.395 ; 12.395 ; 12.395 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.039 ; 12.039 ; 12.039 ; 12.039 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.335 ;        ;        ; 12.335 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 14.974 ; 14.974 ; 14.974 ; 14.974 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.312 ; 15.312 ; 15.312 ; 15.312 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 12.214 ; 12.214 ; 12.214 ; 12.214 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 16.474 ; 15.714 ; 15.714 ; 16.474 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.063 ; 17.370 ; 17.370 ; 18.063 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 18.963 ; 18.191 ; 18.191 ; 18.963 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 18.814 ; 18.814 ; 18.814 ; 18.814 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 11.106 ;        ;        ; 11.106 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.141 ; 14.141 ; 14.141 ; 14.141 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 11.420 ; 11.420 ; 11.420 ; 11.420 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 12.235 ; 12.235 ; 12.235 ; 12.235 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 12.851 ; 12.851 ; 12.851 ; 12.851 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 10.710 ;        ;        ; 10.710 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 11.632 ; 11.632 ; 11.632 ; 11.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.387 ; 12.387 ; 12.387 ; 12.387 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.031 ; 12.031 ; 12.031 ; 12.031 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 14.662 ; 14.662 ; 14.662 ; 14.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.327 ;        ;        ; 12.327 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 14.966 ; 14.966 ; 14.966 ; 14.966 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 15.304 ; 15.304 ; 15.304 ; 15.304 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 12.206 ; 12.206 ; 12.206 ; 12.206 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 14.876 ; 14.876 ; 14.876 ; 14.876 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 16.481 ; 15.721 ; 15.721 ; 16.481 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 18.070 ; 17.377 ; 17.377 ; 18.070 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 18.970 ; 18.198 ; 18.198 ; 18.970 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 18.821 ; 18.821 ; 18.821 ; 18.821 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 11.113 ;        ;        ; 11.113 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.341 ; 13.341 ; 13.341 ; 13.341 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 12.564 ; 12.564 ; 12.564 ; 12.564 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 12.607 ; 12.607 ; 12.607 ; 12.607 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 14.148 ; 14.148 ; 14.148 ; 14.148 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 11.427 ; 11.427 ; 11.427 ; 11.427 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 12.242 ; 12.242 ; 12.242 ; 12.242 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 12.858 ; 12.858 ; 12.858 ; 12.858 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 10.717 ;        ;        ; 10.717 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 14.669 ; 14.669 ; 14.669 ; 14.669 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.334 ;        ;        ; 12.334 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 14.973 ; 14.973 ; 14.973 ; 14.973 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 15.311 ; 15.311 ; 15.311 ; 15.311 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 12.213 ; 12.213 ; 12.213 ; 12.213 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 14.883 ; 14.883 ; 14.883 ; 14.883 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 16.765 ; 16.005 ; 16.005 ; 16.765 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 18.354 ; 17.661 ; 17.661 ; 18.354 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 19.254 ; 18.482 ; 18.482 ; 19.254 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 19.105 ; 19.105 ; 19.105 ; 19.105 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 11.397 ;        ;        ; 11.397 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.625 ; 13.625 ; 13.625 ; 13.625 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.432 ; 14.432 ; 14.432 ; 14.432 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 11.711 ; 11.711 ; 11.711 ; 11.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 16.168 ; 16.168 ; 16.168 ; 16.168 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 11.001 ;        ;        ; 11.001 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 11.923 ; 11.923 ; 11.923 ; 11.923 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.322 ; 12.322 ; 12.322 ; 12.322 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 14.953 ; 14.953 ; 14.953 ; 14.953 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.618 ;        ;        ; 12.618 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 15.257 ; 15.257 ; 15.257 ; 15.257 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 15.595 ; 15.595 ; 15.595 ; 15.595 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 12.497 ; 12.497 ; 12.497 ; 12.497 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 15.167 ; 15.167 ; 15.167 ; 15.167 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 16.890 ; 16.130 ; 16.130 ; 16.890 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 18.479 ; 17.786 ; 17.786 ; 18.479 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 19.379 ; 18.607 ; 18.607 ; 19.379 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 19.230 ; 19.230 ; 19.230 ; 19.230 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 11.522 ;        ;        ; 11.522 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.750 ; 13.750 ; 13.750 ; 13.750 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 12.973 ; 12.973 ; 12.973 ; 12.973 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.016 ; 13.016 ; 13.016 ; 13.016 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 12.651 ; 12.651 ; 12.651 ; 12.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 16.293 ; 16.293 ; 16.293 ; 16.293 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 11.126 ;        ;        ; 11.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.803 ; 12.803 ; 12.803 ; 12.803 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 12.654 ; 12.654 ; 12.654 ; 12.654 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.447 ; 12.447 ; 12.447 ; 12.447 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 15.078 ; 15.078 ; 15.078 ; 15.078 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.743 ;        ;        ; 12.743 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 12.622 ; 12.622 ; 12.622 ; 12.622 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 15.292 ; 15.292 ; 15.292 ; 15.292 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 16.515 ; 15.755 ; 15.755 ; 16.515 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 18.104 ; 17.411 ; 17.411 ; 18.104 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 19.004 ; 18.232 ; 18.232 ; 19.004 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 18.855 ; 18.855 ; 18.855 ; 18.855 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 11.147 ;        ;        ; 11.147 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.375 ; 13.375 ; 13.375 ; 13.375 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 12.598 ; 12.598 ; 12.598 ; 12.598 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 14.031 ; 14.031 ; 14.031 ; 14.031 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.641 ; 12.641 ; 12.641 ; 12.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.182 ; 14.182 ; 14.182 ; 14.182 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 11.461 ; 11.461 ; 11.461 ; 11.461 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 12.276 ; 12.276 ; 12.276 ; 12.276 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 12.892 ; 12.892 ; 12.892 ; 12.892 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.918 ; 15.918 ; 15.918 ; 15.918 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 10.751 ;        ;        ; 10.751 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 11.673 ; 11.673 ; 11.673 ; 11.673 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.428 ; 12.428 ; 12.428 ; 12.428 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.368 ;        ;        ; 12.368 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 15.007 ; 15.007 ; 15.007 ; 15.007 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 16.476 ; 15.716 ; 15.716 ; 16.476 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 18.065 ; 17.372 ; 17.372 ; 18.065 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 18.965 ; 18.193 ; 18.193 ; 18.965 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 18.816 ; 18.816 ; 18.816 ; 18.816 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 11.108 ;        ;        ; 11.108 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.336 ; 13.336 ; 13.336 ; 13.336 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 12.559 ; 12.559 ; 12.559 ; 12.559 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.992 ; 13.992 ; 13.992 ; 13.992 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.143 ; 14.143 ; 14.143 ; 14.143 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 12.853 ; 12.853 ; 12.853 ; 12.853 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.879 ; 15.879 ; 15.879 ; 15.879 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 10.712 ;        ;        ; 10.712 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 11.634 ; 11.634 ; 11.634 ; 11.634 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.240 ; 12.240 ; 12.240 ; 12.240 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.033 ; 12.033 ; 12.033 ; 12.033 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 14.664 ; 14.664 ; 14.664 ; 14.664 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.329 ;        ;        ; 12.329 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 15.306 ; 15.306 ; 15.306 ; 15.306 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 14.878 ; 14.878 ; 14.878 ; 14.878 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 17.532 ; 16.772 ; 16.772 ; 17.532 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 19.121 ; 18.428 ; 18.428 ; 19.121 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 20.021 ; 19.249 ; 19.249 ; 20.021 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 19.872 ; 19.872 ; 19.872 ; 19.872 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 12.164 ;        ;        ; 12.164 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.615 ; 13.615 ; 13.615 ; 13.615 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.048 ; 15.048 ; 15.048 ; 15.048 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.293 ; 13.293 ; 13.293 ; 13.293 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 13.909 ; 13.909 ; 13.909 ; 13.909 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 16.935 ; 16.935 ; 16.935 ; 16.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 11.768 ;        ;        ; 11.768 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.690 ; 12.690 ; 12.690 ; 12.690 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.385 ;        ;        ; 13.385 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 16.024 ; 16.024 ; 16.024 ; 16.024 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 16.362 ; 16.362 ; 16.362 ; 16.362 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.264 ; 13.264 ; 13.264 ; 13.264 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 15.934 ; 15.934 ; 15.934 ; 15.934 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 16.917 ; 16.157 ; 16.157 ; 16.917 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 18.506 ; 17.813 ; 17.813 ; 18.506 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 19.406 ; 18.634 ; 18.634 ; 19.406 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 19.257 ; 19.257 ; 19.257 ; 19.257 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 11.549 ;        ;        ; 11.549 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.777 ; 13.777 ; 13.777 ; 13.777 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.433 ; 14.433 ; 14.433 ; 14.433 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.043 ; 13.043 ; 13.043 ; 13.043 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.584 ; 14.584 ; 14.584 ; 14.584 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 16.320 ; 16.320 ; 16.320 ; 16.320 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 11.153 ;        ;        ; 11.153 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.075 ; 12.075 ; 12.075 ; 12.075 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.770 ;        ;        ; 12.770 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 15.747 ; 15.747 ; 15.747 ; 15.747 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 15.319 ; 15.319 ; 15.319 ; 15.319 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 12.784 ; 12.024 ; 12.024 ; 12.784 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 14.373 ; 13.680 ; 13.680 ; 14.373 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 15.273 ; 14.501 ; 14.501 ; 15.273 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 15.124 ; 15.124 ; 15.124 ; 15.124 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 7.416  ;        ;        ; 7.416  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.867  ; 8.867  ; 8.867  ; 8.867  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.910  ; 8.910  ; 8.910  ; 8.910  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.451 ; 10.451 ; 10.451 ; 10.451 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 7.730  ; 7.730  ; 7.730  ; 7.730  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.545  ; 8.545  ; 8.545  ; 8.545  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 12.187 ; 12.187 ; 12.187 ; 12.187 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 7.020  ;        ;        ; 7.020  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 7.942  ; 7.942  ; 7.942  ; 7.942  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.697  ; 8.697  ; 8.697  ; 8.697  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.548  ; 8.548  ; 8.548  ; 8.548  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.341  ; 8.341  ; 8.341  ; 8.341  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 10.972 ; 10.972 ; 10.972 ; 10.972 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.637  ;        ;        ; 8.637  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 11.276 ; 11.276 ; 11.276 ; 11.276 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 11.614 ; 11.614 ; 11.614 ; 11.614 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 8.516  ; 8.516  ; 8.516  ; 8.516  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 11.186 ; 11.186 ; 11.186 ; 11.186 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 12.497 ; 11.737 ; 11.737 ; 12.497 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 14.086 ; 13.393 ; 13.393 ; 14.086 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 14.986 ; 14.214 ; 14.214 ; 14.986 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 14.837 ; 14.837 ; 14.837 ; 14.837 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 7.129  ;        ;        ; 7.129  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 9.357  ; 9.357  ; 9.357  ; 9.357  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 8.580  ; 8.580  ; 8.580  ; 8.580  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.623  ; 8.623  ; 8.623  ; 8.623  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.164 ; 10.164 ; 10.164 ; 10.164 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 7.443  ; 7.443  ; 7.443  ; 7.443  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 8.874  ; 8.874  ; 8.874  ; 8.874  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 11.900 ; 11.900 ; 11.900 ; 11.900 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 6.733  ;        ;        ; 6.733  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 7.655  ; 7.655  ; 7.655  ; 7.655  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.410  ; 8.410  ; 8.410  ; 8.410  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.261  ; 8.261  ; 8.261  ; 8.261  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.054  ; 8.054  ; 8.054  ; 8.054  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 10.685 ; 10.685 ; 10.685 ; 10.685 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.350  ;        ;        ; 8.350  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 10.989 ; 10.989 ; 10.989 ; 10.989 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 8.229  ; 8.229  ; 8.229  ; 8.229  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; not_reset           ; HLT_indicator        ; 19.052 ; 18.292 ; 18.292 ; 19.052 ;
; not_reset           ; mem_addr_bus_out[0]  ; 20.641 ; 19.948 ; 19.948 ; 20.641 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.541 ; 20.769 ; 20.769 ; 21.541 ;
; not_reset           ; mem_addr_bus_out[2]  ; 21.392 ; 21.392 ; 21.392 ; 21.392 ;
; not_reset           ; mem_addr_bus_out[3]  ; 13.684 ;        ;        ; 13.684 ;
; not_reset           ; mem_addr_bus_out[4]  ; 15.912 ; 15.912 ; 15.912 ; 15.912 ;
; not_reset           ; mem_addr_bus_out[5]  ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; not_reset           ; mem_addr_bus_out[6]  ; 16.568 ; 16.568 ; 16.568 ; 16.568 ;
; not_reset           ; mem_addr_bus_out[7]  ; 15.178 ; 15.178 ; 15.178 ; 15.178 ;
; not_reset           ; mem_addr_bus_out[8]  ; 16.719 ; 16.719 ; 16.719 ; 16.719 ;
; not_reset           ; mem_addr_bus_out[9]  ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; not_reset           ; mem_addr_bus_out[10] ; 14.813 ; 14.813 ; 14.813 ; 14.813 ;
; not_reset           ; mem_addr_bus_out[11] ; 15.429 ; 15.429 ; 15.429 ; 15.429 ;
; not_reset           ; mem_data_bus_out[0]  ; 18.455 ; 18.455 ; 18.455 ; 18.455 ;
; not_reset           ; mem_data_bus_out[1]  ; 13.288 ;        ;        ; 13.288 ;
; not_reset           ; mem_data_bus_out[2]  ; 14.210 ; 14.210 ; 14.210 ; 14.210 ;
; not_reset           ; mem_data_bus_out[3]  ; 14.965 ; 14.965 ; 14.965 ; 14.965 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; not_reset           ; mem_data_bus_out[5]  ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; not_reset           ; mem_data_bus_out[6]  ; 17.240 ; 17.240 ; 17.240 ; 17.240 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.905 ;        ;        ; 14.905 ;
; not_reset           ; mem_data_bus_out[8]  ; 17.544 ; 17.544 ; 17.544 ; 17.544 ;
; not_reset           ; mem_data_bus_out[9]  ; 17.882 ; 17.882 ; 17.882 ; 17.882 ;
; not_reset           ; mem_data_bus_out[10] ; 14.784 ; 14.784 ; 14.784 ; 14.784 ;
; not_reset           ; mem_data_bus_out[11] ; 17.454 ; 17.454 ; 17.454 ; 17.454 ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 10.674 ; 10.674 ; 10.674 ; 10.674 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 11.538 ; 11.538 ; 11.538 ; 11.538 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 12.292 ; 12.292 ; 12.292 ; 12.292 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 10.254 ; 10.254 ; 10.254 ; 10.254 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 8.061  ;        ;        ; 8.061  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 10.289 ; 10.289 ; 10.289 ; 10.289 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 9.512  ; 9.512  ; 9.512  ; 9.512  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 10.945 ; 10.945 ; 10.945 ; 10.945 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 9.555  ; 9.555  ; 9.555  ; 9.555  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.096 ; 11.096 ; 11.096 ; 11.096 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.190  ; 9.190  ; 9.190  ; 9.190  ;
; END_STATE           ; mem_addr_bus_out[11] ; 9.806  ; 9.806  ; 9.806  ; 9.806  ;
; END_STATE           ; mem_data_bus_out[0]  ; 12.832 ; 12.832 ; 12.832 ; 12.832 ;
; END_STATE           ; mem_data_bus_out[1]  ; 7.665  ;        ;        ; 7.665  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.587  ; 8.587  ; 8.587  ; 8.587  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.342  ; 9.342  ; 9.342  ; 9.342  ;
; END_STATE           ; mem_data_bus_out[4]  ; 9.193  ; 9.193  ; 9.193  ; 9.193  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.986  ; 8.986  ; 8.986  ; 8.986  ;
; END_STATE           ; mem_data_bus_out[6]  ; 11.617 ; 11.617 ; 11.617 ; 11.617 ;
; END_STATE           ; mem_data_bus_out[7]  ; 9.282  ;        ;        ; 9.282  ;
; END_STATE           ; mem_data_bus_out[8]  ; 11.921 ; 11.921 ; 11.921 ; 11.921 ;
; END_STATE           ; mem_data_bus_out[9]  ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; END_STATE           ; mem_data_bus_out[10] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; END_STATE           ; mem_data_bus_out[11] ; 11.831 ; 11.831 ; 11.831 ; 11.831 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 14.553 ; 14.553 ; 14.553 ; 14.553 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 15.417 ; 15.417 ; 15.417 ; 15.417 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 16.171 ; 16.171 ; 16.171 ; 16.171 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 14.133 ; 14.133 ; 14.133 ; 14.133 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 11.940 ;        ;        ; 11.940 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 14.168 ; 14.168 ; 14.168 ; 14.168 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.391 ; 13.391 ; 13.391 ; 13.391 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 14.824 ; 14.824 ; 14.824 ; 14.824 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 14.975 ; 14.975 ; 14.975 ; 14.975 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.254 ; 12.254 ; 12.254 ; 12.254 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.069 ; 13.069 ; 13.069 ; 13.069 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 13.685 ; 13.685 ; 13.685 ; 13.685 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 16.711 ; 16.711 ; 16.711 ; 16.711 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 11.544 ;        ;        ; 11.544 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.466 ; 12.466 ; 12.466 ; 12.466 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.221 ; 13.221 ; 13.221 ; 13.221 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.072 ; 13.072 ; 13.072 ; 13.072 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.865 ; 12.865 ; 12.865 ; 12.865 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 15.496 ; 15.496 ; 15.496 ; 15.496 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.161 ;        ;        ; 13.161 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 15.800 ; 15.800 ; 15.800 ; 15.800 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 16.138 ; 16.138 ; 16.138 ; 16.138 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.040 ; 13.040 ; 13.040 ; 13.040 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 15.710 ; 15.710 ; 15.710 ; 15.710 ;
; FP_DEPOSIT          ; HLT_indicator        ; 14.550 ; 14.550 ; 14.550 ; 14.550 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 15.414 ; 15.414 ; 15.414 ; 15.414 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 16.168 ; 16.168 ; 16.168 ; 16.168 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 14.130 ; 14.130 ; 14.130 ; 14.130 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 11.937 ;        ;        ; 11.937 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 14.165 ; 14.165 ; 14.165 ; 14.165 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.388 ; 13.388 ; 13.388 ; 13.388 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 14.821 ; 14.821 ; 14.821 ; 14.821 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.431 ; 13.431 ; 13.431 ; 13.431 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 14.972 ; 14.972 ; 14.972 ; 14.972 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 12.251 ; 12.251 ; 12.251 ; 12.251 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.066 ; 13.066 ; 13.066 ; 13.066 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 13.682 ; 13.682 ; 13.682 ; 13.682 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 16.708 ; 16.708 ; 16.708 ; 16.708 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 11.541 ;        ;        ; 11.541 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.463 ; 12.463 ; 12.463 ; 12.463 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 13.218 ; 13.218 ; 13.218 ; 13.218 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.069 ; 13.069 ; 13.069 ; 13.069 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.862 ; 12.862 ; 12.862 ; 12.862 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 15.493 ; 15.493 ; 15.493 ; 15.493 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.158 ;        ;        ; 13.158 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 15.797 ; 15.797 ; 15.797 ; 15.797 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 16.135 ; 16.135 ; 16.135 ; 16.135 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.037 ; 13.037 ; 13.037 ; 13.037 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 15.707 ; 15.707 ; 15.707 ; 15.707 ;
; FP_EXAMINE          ; HLT_indicator        ; 14.847 ; 14.847 ; 14.847 ; 14.847 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 15.711 ; 15.711 ; 15.711 ; 15.711 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 16.465 ; 16.465 ; 16.465 ; 16.465 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 14.427 ; 14.427 ; 14.427 ; 14.427 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 12.234 ;        ;        ; 12.234 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 14.462 ; 14.462 ; 14.462 ; 14.462 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.685 ; 13.685 ; 13.685 ; 13.685 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.269 ; 15.269 ; 15.269 ; 15.269 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.548 ; 12.548 ; 12.548 ; 12.548 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 13.979 ; 13.979 ; 13.979 ; 13.979 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 17.005 ; 17.005 ; 17.005 ; 17.005 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 11.838 ;        ;        ; 11.838 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.760 ; 12.760 ; 12.760 ; 12.760 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.515 ; 13.515 ; 13.515 ; 13.515 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.159 ; 13.159 ; 13.159 ; 13.159 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 15.790 ; 15.790 ; 15.790 ; 15.790 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.455 ;        ;        ; 13.455 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 16.094 ; 16.094 ; 16.094 ; 16.094 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 16.432 ; 16.432 ; 16.432 ; 16.432 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 16.004 ; 16.004 ; 16.004 ; 16.004 ;
; IRQ                 ; HLT_indicator        ; 10.239 ; 10.239 ; 10.239 ; 10.239 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 11.103 ; 11.103 ; 11.103 ; 11.103 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 11.857 ; 11.857 ; 11.857 ; 11.857 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 9.819  ; 9.819  ; 9.819  ; 9.819  ;
; IRQ                 ; mem_addr_bus_out[3]  ; 7.626  ;        ;        ; 7.626  ;
; IRQ                 ; mem_addr_bus_out[4]  ; 9.854  ; 9.854  ; 9.854  ; 9.854  ;
; IRQ                 ; mem_addr_bus_out[5]  ; 9.077  ; 9.077  ; 9.077  ; 9.077  ;
; IRQ                 ; mem_addr_bus_out[6]  ; 10.510 ; 10.510 ; 10.510 ; 10.510 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 9.120  ; 9.120  ; 9.120  ; 9.120  ;
; IRQ                 ; mem_addr_bus_out[8]  ; 10.661 ; 10.661 ; 10.661 ; 10.661 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 7.940  ; 7.940  ; 7.940  ; 7.940  ;
; IRQ                 ; mem_addr_bus_out[10] ; 8.755  ; 8.755  ; 8.755  ; 8.755  ;
; IRQ                 ; mem_addr_bus_out[11] ; 9.371  ; 9.371  ; 9.371  ; 9.371  ;
; IRQ                 ; mem_data_bus_out[0]  ; 12.397 ; 12.397 ; 12.397 ; 12.397 ;
; IRQ                 ; mem_data_bus_out[1]  ; 7.230  ;        ;        ; 7.230  ;
; IRQ                 ; mem_data_bus_out[2]  ; 8.152  ; 8.152  ; 8.152  ; 8.152  ;
; IRQ                 ; mem_data_bus_out[3]  ; 8.907  ; 8.907  ; 8.907  ; 8.907  ;
; IRQ                 ; mem_data_bus_out[4]  ; 8.758  ; 8.758  ; 8.758  ; 8.758  ;
; IRQ                 ; mem_data_bus_out[5]  ; 8.551  ; 8.551  ; 8.551  ; 8.551  ;
; IRQ                 ; mem_data_bus_out[6]  ; 11.182 ; 11.182 ; 11.182 ; 11.182 ;
; IRQ                 ; mem_data_bus_out[7]  ; 8.847  ;        ;        ; 8.847  ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; IRQ                 ; mem_data_bus_out[9]  ; 11.824 ; 11.824 ; 11.824 ; 11.824 ;
; IRQ                 ; mem_data_bus_out[10] ; 8.726  ; 8.726  ; 8.726  ; 8.726  ;
; IRQ                 ; mem_data_bus_out[11] ; 11.396 ; 11.396 ; 11.396 ; 11.396 ;
; IRQ_ON              ; HLT_indicator        ; 10.255 ; 10.255 ; 10.255 ; 10.255 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 11.119 ; 11.119 ; 11.119 ; 11.119 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 11.873 ; 11.873 ; 11.873 ; 11.873 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 9.835  ; 9.835  ; 9.835  ; 9.835  ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 7.642  ;        ;        ; 7.642  ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 9.870  ; 9.870  ; 9.870  ; 9.870  ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 9.093  ; 9.093  ; 9.093  ; 9.093  ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 10.526 ; 10.526 ; 10.526 ; 10.526 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 9.136  ; 9.136  ; 9.136  ; 9.136  ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 10.677 ; 10.677 ; 10.677 ; 10.677 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 7.956  ; 7.956  ; 7.956  ; 7.956  ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 8.771  ; 8.771  ; 8.771  ; 8.771  ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 9.387  ; 9.387  ; 9.387  ; 9.387  ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 12.413 ; 12.413 ; 12.413 ; 12.413 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 7.246  ;        ;        ; 7.246  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 8.168  ; 8.168  ; 8.168  ; 8.168  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 8.923  ; 8.923  ; 8.923  ; 8.923  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 8.774  ; 8.774  ; 8.774  ; 8.774  ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 8.567  ; 8.567  ; 8.567  ; 8.567  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 11.198 ; 11.198 ; 11.198 ; 11.198 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 8.863  ;        ;        ; 8.863  ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 11.502 ; 11.502 ; 11.502 ; 11.502 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 11.840 ; 11.840 ; 11.840 ; 11.840 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 8.742  ; 8.742  ; 8.742  ; 8.742  ;
; IRQ_ON              ; mem_data_bus_out[11] ; 11.412 ; 11.412 ; 11.412 ; 11.412 ;
; NEXT_STATE          ; HLT_indicator        ; 9.712  ; 9.712  ; 9.712  ; 9.712  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 10.576 ; 10.576 ; 10.576 ; 10.576 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 11.330 ; 11.330 ; 11.330 ; 11.330 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 9.292  ; 9.292  ; 9.292  ; 9.292  ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 7.099  ;        ;        ; 7.099  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 8.550  ; 8.550  ; 8.550  ; 8.550  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.134 ; 10.134 ; 10.134 ; 10.134 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 7.413  ; 7.413  ; 7.413  ; 7.413  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 8.228  ; 8.228  ; 8.228  ; 8.228  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 8.844  ; 8.844  ; 8.844  ; 8.844  ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 6.703  ;        ;        ; 6.703  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 7.625  ; 7.625  ; 7.625  ; 7.625  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.380  ; 8.380  ; 8.380  ; 8.380  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.231  ; 8.231  ; 8.231  ; 8.231  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.024  ; 8.024  ; 8.024  ; 8.024  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 10.655 ; 10.655 ; 10.655 ; 10.655 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.320  ;        ;        ; 8.320  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 11.297 ; 11.297 ; 11.297 ; 11.297 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 8.199  ; 8.199  ; 8.199  ; 8.199  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 14.121 ; 14.121 ; 14.121 ; 14.121 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 14.985 ; 14.985 ; 14.985 ; 14.985 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 15.739 ; 15.739 ; 15.739 ; 15.739 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 13.701 ; 13.701 ; 13.701 ; 13.701 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 11.508 ;        ;        ; 11.508 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.736 ; 13.736 ; 13.736 ; 13.736 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 12.959 ; 12.959 ; 12.959 ; 12.959 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.002 ; 13.002 ; 13.002 ; 13.002 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.543 ; 14.543 ; 14.543 ; 14.543 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 11.822 ; 11.822 ; 11.822 ; 11.822 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 12.637 ; 12.637 ; 12.637 ; 12.637 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 16.279 ; 16.279 ; 16.279 ; 16.279 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 11.112 ;        ;        ; 11.112 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.034 ; 12.034 ; 12.034 ; 12.034 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.789 ; 12.789 ; 12.789 ; 12.789 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.729 ;        ;        ; 12.729 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 15.368 ; 15.368 ; 15.368 ; 15.368 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 15.706 ; 15.706 ; 15.706 ; 15.706 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 15.278 ; 15.278 ; 15.278 ; 15.278 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 14.591 ; 14.591 ; 14.591 ; 14.591 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 13.307 ; 13.307 ; 13.307 ; 13.307 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 11.114 ;        ;        ; 11.114 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 12.565 ; 12.565 ; 12.565 ; 12.565 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 11.428 ; 11.428 ; 11.428 ; 11.428 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 12.859 ; 12.859 ; 12.859 ; 12.859 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 10.718 ;        ;        ; 10.718 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.395 ; 12.395 ; 12.395 ; 12.395 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.039 ; 12.039 ; 12.039 ; 12.039 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.335 ;        ;        ; 12.335 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 14.974 ; 14.974 ; 14.974 ; 14.974 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.312 ; 15.312 ; 15.312 ; 15.312 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 12.214 ; 12.214 ; 12.214 ; 12.214 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 13.719 ; 13.719 ; 13.719 ; 13.719 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 14.583 ; 14.583 ; 14.583 ; 14.583 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 15.337 ; 15.337 ; 15.337 ; 15.337 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 13.299 ; 13.299 ; 13.299 ; 13.299 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 11.106 ;        ;        ; 11.106 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.141 ; 14.141 ; 14.141 ; 14.141 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 11.420 ; 11.420 ; 11.420 ; 11.420 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 12.235 ; 12.235 ; 12.235 ; 12.235 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 12.851 ; 12.851 ; 12.851 ; 12.851 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 10.710 ;        ;        ; 10.710 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 11.632 ; 11.632 ; 11.632 ; 11.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.387 ; 12.387 ; 12.387 ; 12.387 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.031 ; 12.031 ; 12.031 ; 12.031 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 14.662 ; 14.662 ; 14.662 ; 14.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.327 ;        ;        ; 12.327 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 14.966 ; 14.966 ; 14.966 ; 14.966 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 15.304 ; 15.304 ; 15.304 ; 15.304 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 12.206 ; 12.206 ; 12.206 ; 12.206 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 14.876 ; 14.876 ; 14.876 ; 14.876 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 13.726 ; 13.726 ; 13.726 ; 13.726 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 14.590 ; 14.590 ; 14.590 ; 14.590 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 15.344 ; 15.344 ; 15.344 ; 15.344 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 11.113 ;        ;        ; 11.113 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.341 ; 13.341 ; 13.341 ; 13.341 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 12.564 ; 12.564 ; 12.564 ; 12.564 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 12.607 ; 12.607 ; 12.607 ; 12.607 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 14.148 ; 14.148 ; 14.148 ; 14.148 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 11.427 ; 11.427 ; 11.427 ; 11.427 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 12.242 ; 12.242 ; 12.242 ; 12.242 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 12.858 ; 12.858 ; 12.858 ; 12.858 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 10.717 ;        ;        ; 10.717 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 14.669 ; 14.669 ; 14.669 ; 14.669 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.334 ;        ;        ; 12.334 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 14.973 ; 14.973 ; 14.973 ; 14.973 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 15.311 ; 15.311 ; 15.311 ; 15.311 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 12.213 ; 12.213 ; 12.213 ; 12.213 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 14.883 ; 14.883 ; 14.883 ; 14.883 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 14.010 ; 14.010 ; 14.010 ; 14.010 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 14.874 ; 14.874 ; 14.874 ; 14.874 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 15.628 ; 15.628 ; 15.628 ; 15.628 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 13.590 ; 13.590 ; 13.590 ; 13.590 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 11.397 ;        ;        ; 11.397 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.625 ; 13.625 ; 13.625 ; 13.625 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.432 ; 14.432 ; 14.432 ; 14.432 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 11.711 ; 11.711 ; 11.711 ; 11.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 16.168 ; 16.168 ; 16.168 ; 16.168 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 11.001 ;        ;        ; 11.001 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 11.923 ; 11.923 ; 11.923 ; 11.923 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.322 ; 12.322 ; 12.322 ; 12.322 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 14.953 ; 14.953 ; 14.953 ; 14.953 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.618 ;        ;        ; 12.618 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 15.257 ; 15.257 ; 15.257 ; 15.257 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 15.595 ; 15.595 ; 15.595 ; 15.595 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 12.497 ; 12.497 ; 12.497 ; 12.497 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 15.167 ; 15.167 ; 15.167 ; 15.167 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 14.135 ; 14.135 ; 14.135 ; 14.135 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 14.999 ; 14.999 ; 14.999 ; 14.999 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 15.753 ; 15.753 ; 15.753 ; 15.753 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 13.715 ; 13.715 ; 13.715 ; 13.715 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 11.522 ;        ;        ; 11.522 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.750 ; 13.750 ; 13.750 ; 13.750 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 12.973 ; 12.973 ; 12.973 ; 12.973 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.016 ; 13.016 ; 13.016 ; 13.016 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 12.651 ; 12.651 ; 12.651 ; 12.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 16.293 ; 16.293 ; 16.293 ; 16.293 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 11.126 ;        ;        ; 11.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.803 ; 12.803 ; 12.803 ; 12.803 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 12.654 ; 12.654 ; 12.654 ; 12.654 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.447 ; 12.447 ; 12.447 ; 12.447 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 15.078 ; 15.078 ; 15.078 ; 15.078 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.743 ;        ;        ; 12.743 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 12.622 ; 12.622 ; 12.622 ; 12.622 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 15.292 ; 15.292 ; 15.292 ; 15.292 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 13.760 ; 13.760 ; 13.760 ; 13.760 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 14.624 ; 14.624 ; 14.624 ; 14.624 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 15.378 ; 15.378 ; 15.378 ; 15.378 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 13.340 ; 13.340 ; 13.340 ; 13.340 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 11.147 ;        ;        ; 11.147 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.375 ; 13.375 ; 13.375 ; 13.375 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 12.598 ; 12.598 ; 12.598 ; 12.598 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 14.031 ; 14.031 ; 14.031 ; 14.031 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.641 ; 12.641 ; 12.641 ; 12.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.182 ; 14.182 ; 14.182 ; 14.182 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 11.461 ; 11.461 ; 11.461 ; 11.461 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 12.276 ; 12.276 ; 12.276 ; 12.276 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 12.892 ; 12.892 ; 12.892 ; 12.892 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.918 ; 15.918 ; 15.918 ; 15.918 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 10.751 ;        ;        ; 10.751 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 11.673 ; 11.673 ; 11.673 ; 11.673 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.428 ; 12.428 ; 12.428 ; 12.428 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.368 ;        ;        ; 12.368 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 15.007 ; 15.007 ; 15.007 ; 15.007 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 13.721 ; 13.721 ; 13.721 ; 13.721 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 14.585 ; 14.585 ; 14.585 ; 14.585 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 15.339 ; 15.339 ; 15.339 ; 15.339 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 13.301 ; 13.301 ; 13.301 ; 13.301 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 11.108 ;        ;        ; 11.108 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.336 ; 13.336 ; 13.336 ; 13.336 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 12.559 ; 12.559 ; 12.559 ; 12.559 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.992 ; 13.992 ; 13.992 ; 13.992 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.143 ; 14.143 ; 14.143 ; 14.143 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 12.853 ; 12.853 ; 12.853 ; 12.853 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.879 ; 15.879 ; 15.879 ; 15.879 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 10.712 ;        ;        ; 10.712 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 11.634 ; 11.634 ; 11.634 ; 11.634 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.240 ; 12.240 ; 12.240 ; 12.240 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.033 ; 12.033 ; 12.033 ; 12.033 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 14.664 ; 14.664 ; 14.664 ; 14.664 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.329 ;        ;        ; 12.329 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 15.306 ; 15.306 ; 15.306 ; 15.306 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 14.878 ; 14.878 ; 14.878 ; 14.878 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 14.777 ; 14.777 ; 14.777 ; 14.777 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 15.641 ; 15.641 ; 15.641 ; 15.641 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 16.395 ; 16.395 ; 16.395 ; 16.395 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 14.357 ; 14.357 ; 14.357 ; 14.357 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 12.164 ;        ;        ; 12.164 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.615 ; 13.615 ; 13.615 ; 13.615 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.048 ; 15.048 ; 15.048 ; 15.048 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.293 ; 13.293 ; 13.293 ; 13.293 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 13.909 ; 13.909 ; 13.909 ; 13.909 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 16.935 ; 16.935 ; 16.935 ; 16.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 11.768 ;        ;        ; 11.768 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.690 ; 12.690 ; 12.690 ; 12.690 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.385 ;        ;        ; 13.385 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 16.024 ; 16.024 ; 16.024 ; 16.024 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 16.362 ; 16.362 ; 16.362 ; 16.362 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.264 ; 13.264 ; 13.264 ; 13.264 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 15.934 ; 15.934 ; 15.934 ; 15.934 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 14.162 ; 14.162 ; 14.162 ; 14.162 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 15.026 ; 15.026 ; 15.026 ; 15.026 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 15.780 ; 15.780 ; 15.780 ; 15.780 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 13.742 ; 13.742 ; 13.742 ; 13.742 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 11.549 ;        ;        ; 11.549 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.777 ; 13.777 ; 13.777 ; 13.777 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.433 ; 14.433 ; 14.433 ; 14.433 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.043 ; 13.043 ; 13.043 ; 13.043 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.584 ; 14.584 ; 14.584 ; 14.584 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 16.320 ; 16.320 ; 16.320 ; 16.320 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 11.153 ;        ;        ; 11.153 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.075 ; 12.075 ; 12.075 ; 12.075 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.770 ;        ;        ; 12.770 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 15.747 ; 15.747 ; 15.747 ; 15.747 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 15.319 ; 15.319 ; 15.319 ; 15.319 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 10.029 ; 10.029 ; 10.029 ; 10.029 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 10.893 ; 10.893 ; 10.893 ; 10.893 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 11.647 ; 11.647 ; 11.647 ; 11.647 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 9.609  ; 9.609  ; 9.609  ; 9.609  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 7.416  ;        ;        ; 7.416  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.867  ; 8.867  ; 8.867  ; 8.867  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.910  ; 8.910  ; 8.910  ; 8.910  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.451 ; 10.451 ; 10.451 ; 10.451 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 7.730  ; 7.730  ; 7.730  ; 7.730  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.545  ; 8.545  ; 8.545  ; 8.545  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 12.187 ; 12.187 ; 12.187 ; 12.187 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 7.020  ;        ;        ; 7.020  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 7.942  ; 7.942  ; 7.942  ; 7.942  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.697  ; 8.697  ; 8.697  ; 8.697  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.548  ; 8.548  ; 8.548  ; 8.548  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.341  ; 8.341  ; 8.341  ; 8.341  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 10.972 ; 10.972 ; 10.972 ; 10.972 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.637  ;        ;        ; 8.637  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 11.276 ; 11.276 ; 11.276 ; 11.276 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 11.614 ; 11.614 ; 11.614 ; 11.614 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 8.516  ; 8.516  ; 8.516  ; 8.516  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 11.186 ; 11.186 ; 11.186 ; 11.186 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 9.742  ; 9.742  ; 9.742  ; 9.742  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 10.606 ; 10.606 ; 10.606 ; 10.606 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 11.360 ; 11.360 ; 11.360 ; 11.360 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 9.322  ; 9.322  ; 9.322  ; 9.322  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 7.129  ;        ;        ; 7.129  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 9.357  ; 9.357  ; 9.357  ; 9.357  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 8.580  ; 8.580  ; 8.580  ; 8.580  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.623  ; 8.623  ; 8.623  ; 8.623  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.164 ; 10.164 ; 10.164 ; 10.164 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 7.443  ; 7.443  ; 7.443  ; 7.443  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 8.874  ; 8.874  ; 8.874  ; 8.874  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 11.900 ; 11.900 ; 11.900 ; 11.900 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 6.733  ;        ;        ; 6.733  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 7.655  ; 7.655  ; 7.655  ; 7.655  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.410  ; 8.410  ; 8.410  ; 8.410  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.261  ; 8.261  ; 8.261  ; 8.261  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.054  ; 8.054  ; 8.054  ; 8.054  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 10.685 ; 10.685 ; 10.685 ; 10.685 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.350  ;        ;        ; 8.350  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 10.989 ; 10.989 ; 10.989 ; 10.989 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 8.229  ; 8.229  ; 8.229  ; 8.229  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; not_reset           ; HLT_indicator        ; 14.558 ; 14.558 ; 14.558 ; 14.558 ;
; not_reset           ; mem_addr_bus_out[0]  ; 14.441 ; 15.422 ; 15.422 ; 14.441 ;
; not_reset           ; mem_addr_bus_out[1]  ; 15.332 ; 16.176 ; 16.176 ; 15.332 ;
; not_reset           ; mem_addr_bus_out[2]  ; 12.896 ; 14.138 ; 14.138 ; 12.896 ;
; not_reset           ; mem_addr_bus_out[3]  ; 11.945 ;        ;        ; 11.945 ;
; not_reset           ; mem_addr_bus_out[4]  ; 14.173 ; 14.173 ; 14.173 ; 14.173 ;
; not_reset           ; mem_addr_bus_out[5]  ; 13.396 ; 13.396 ; 13.396 ; 13.396 ;
; not_reset           ; mem_addr_bus_out[6]  ; 14.829 ; 14.829 ; 14.829 ; 14.829 ;
; not_reset           ; mem_addr_bus_out[7]  ; 13.439 ; 13.439 ; 13.439 ; 13.439 ;
; not_reset           ; mem_addr_bus_out[8]  ; 14.980 ; 14.980 ; 14.980 ; 14.980 ;
; not_reset           ; mem_addr_bus_out[9]  ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; not_reset           ; mem_addr_bus_out[10] ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; not_reset           ; mem_addr_bus_out[11] ; 13.690 ; 13.690 ; 13.690 ; 13.690 ;
; not_reset           ; mem_data_bus_out[0]  ; 16.716 ; 16.716 ; 16.716 ; 16.716 ;
; not_reset           ; mem_data_bus_out[1]  ; 11.549 ;        ;        ; 11.549 ;
; not_reset           ; mem_data_bus_out[2]  ; 12.471 ; 12.471 ; 12.471 ; 12.471 ;
; not_reset           ; mem_data_bus_out[3]  ; 13.226 ; 13.226 ; 13.226 ; 13.226 ;
; not_reset           ; mem_data_bus_out[4]  ; 13.077 ; 13.077 ; 13.077 ; 13.077 ;
; not_reset           ; mem_data_bus_out[5]  ; 12.870 ; 12.870 ; 12.870 ; 12.870 ;
; not_reset           ; mem_data_bus_out[6]  ; 15.501 ; 15.501 ; 15.501 ; 15.501 ;
; not_reset           ; mem_data_bus_out[7]  ; 13.166 ;        ;        ; 13.166 ;
; not_reset           ; mem_data_bus_out[8]  ; 15.805 ; 15.805 ; 15.805 ; 15.805 ;
; not_reset           ; mem_data_bus_out[9]  ; 16.143 ; 16.143 ; 16.143 ; 16.143 ;
; not_reset           ; mem_data_bus_out[10] ; 13.045 ; 13.045 ; 13.045 ; 13.045 ;
; not_reset           ; mem_data_bus_out[11] ; 15.715 ; 15.715 ; 15.715 ; 15.715 ;
+---------------------+----------------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -5.609 ; -5.609        ;
; ASSERT_CONTROL ; -5.199 ; -5.199        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -0.876 ; -0.876        ;
; ASSERT_CONTROL ; -0.588 ; -0.588        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Recovery Summary             ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -9.190 ; -120.245      ;
; ASSERT_CONTROL ; -8.868 ; -113.661      ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -2.536 ; -18.991       ;
; ASSERT_CONTROL ; -2.248 ; -14.959       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk_in         ; -3.340 ; -396.450      ;
; ASSERT_CONTROL ; -2.759 ; -182.800      ;
+----------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -5.609 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.061     ; 1.597      ;
; -5.321 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.773     ; 1.597      ;
; -5.269 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -3.724     ; 1.594      ;
; -5.124 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -4.076     ; 1.597      ;
; -4.981 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.436     ; 1.594      ;
; -4.836 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.788     ; 1.597      ;
; -4.784 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -3.739     ; 1.594      ;
; -4.496 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.451     ; 1.594      ;
; -4.278 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.740     ; 1.587      ;
; -4.275 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.734     ; 1.590      ;
; -4.239 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.696     ; 1.592      ;
; -4.189 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.652     ; 1.586      ;
; -4.081 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.540     ; 1.590      ;
; -3.990 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.452     ; 1.587      ;
; -3.987 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.446     ; 1.590      ;
; -3.951 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.408     ; 1.592      ;
; -3.901 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.364     ; 1.586      ;
; -3.818 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.276     ; 1.591      ;
; -3.793 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.755     ; 1.587      ;
; -3.793 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.252     ; 1.590      ;
; -3.790 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.749     ; 1.590      ;
; -3.754 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.711     ; 1.592      ;
; -3.704 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.667     ; 1.586      ;
; -3.694 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.156     ; 1.587      ;
; -3.645 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.100     ; 1.594      ;
; -3.635 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.091     ; 1.593      ;
; -3.627 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -2.006     ; 1.670      ;
; -3.596 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.555     ; 1.590      ;
; -3.536 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.915     ; 1.670      ;
; -3.530 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.988     ; 1.591      ;
; -3.505 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -2.467     ; 1.587      ;
; -3.504 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.963     ; 1.590      ;
; -3.502 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -2.461     ; 1.590      ;
; -3.480 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.939     ; 1.590      ;
; -3.474 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.932     ; 1.591      ;
; -3.466 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -2.423     ; 1.592      ;
; -3.416 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -2.379     ; 1.586      ;
; -3.406 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.868     ; 1.587      ;
; -3.400 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.857     ; 1.592      ;
; -3.357 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.812     ; 1.594      ;
; -3.347 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.803     ; 1.593      ;
; -3.339 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.718     ; 1.670      ;
; -3.308 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -2.267     ; 1.590      ;
; -3.303 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.261     ; 1.591      ;
; -3.281 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.744     ; 1.586      ;
; -3.248 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.627     ; 1.670      ;
; -3.233 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.690     ; 1.592      ;
; -3.216 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.675     ; 1.590      ;
; -3.192 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.651     ; 1.590      ;
; -3.186 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.644     ; 1.591      ;
; -3.179 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.141     ; 1.587      ;
; -3.151 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.609     ; 1.591      ;
; -3.142 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.599     ; 1.592      ;
; -3.138 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.596     ; 1.591      ;
; -3.132 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.584     ; 1.597      ;
; -3.130 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.085     ; 1.594      ;
; -3.120 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -2.076     ; 1.593      ;
; -3.112 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.569     ; 1.592      ;
; -3.112 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.991     ; 1.670      ;
; -3.101 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.559     ; 1.591      ;
; -3.051 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.930     ; 1.670      ;
; -3.015 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.973     ; 1.591      ;
; -2.993 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.456     ; 1.586      ;
; -2.989 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.947     ; 1.591      ;
; -2.989 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.948     ; 1.590      ;
; -2.965 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.924     ; 1.590      ;
; -2.945 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.402     ; 1.592      ;
; -2.891 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.853     ; 1.587      ;
; -2.885 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.842     ; 1.592      ;
; -2.863 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.321     ; 1.591      ;
; -2.854 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.311     ; 1.592      ;
; -2.850 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.308     ; 1.591      ;
; -2.844 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.296     ; 1.597      ;
; -2.842 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.797     ; 1.594      ;
; -2.832 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.788     ; 1.593      ;
; -2.824 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.703     ; 1.670      ;
; -2.813 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -1.271     ; 1.591      ;
; -2.766 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.729     ; 1.586      ;
; -2.763 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.642     ; 1.670      ;
; -2.718 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.675     ; 1.592      ;
; -2.701 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.659     ; 1.591      ;
; -2.701 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.660     ; 1.590      ;
; -2.677 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.636     ; 1.590      ;
; -2.657 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.614     ; 1.592      ;
; -2.653 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.611     ; 1.591      ;
; -2.636 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.594     ; 1.591      ;
; -2.617 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.569     ; 1.597      ;
; -2.616 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 1.000        ; -1.574     ; 1.591      ;
; -2.597 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.554     ; 1.592      ;
; -2.519 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -0.977     ; 1.591      ;
; -2.484 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -0.861     ; 1.672      ;
; -2.478 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.441     ; 1.586      ;
; -2.441 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -1.816     ; 0.674      ;
; -2.430 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.387     ; 1.592      ;
; -2.369 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.326     ; 1.592      ;
; -2.365 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.323     ; 1.591      ;
; -2.348 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.306     ; 1.591      ;
; -2.337 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.500        ; -0.793     ; 1.593      ;
; -2.329 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.281     ; 1.597      ;
; -2.328 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -1.286     ; 1.591      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -5.199 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.651     ; 1.597      ;
; -4.911 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.363     ; 1.597      ;
; -4.859 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.314     ; 1.594      ;
; -4.571 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.026     ; 1.594      ;
; -3.868 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.330     ; 1.587      ;
; -3.865 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.324     ; 1.590      ;
; -3.829 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.286     ; 1.592      ;
; -3.779 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.242     ; 1.586      ;
; -3.671 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.130     ; 1.590      ;
; -3.580 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.042     ; 1.587      ;
; -3.577 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.036     ; 1.590      ;
; -3.541 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.998     ; 1.592      ;
; -3.491 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.954     ; 1.586      ;
; -3.383 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.842     ; 1.590      ;
; -3.126 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.505     ; 1.670      ;
; -3.064 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.522     ; 1.591      ;
; -2.893 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.851     ; 1.591      ;
; -2.838 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.217     ; 1.670      ;
; -2.776 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.234     ; 1.591      ;
; -2.769 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.731     ; 1.587      ;
; -2.732 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.189     ; 1.592      ;
; -2.728 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.186     ; 1.591      ;
; -2.720 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.675     ; 1.594      ;
; -2.710 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.666     ; 1.593      ;
; -2.702 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.581     ; 1.670      ;
; -2.691 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.149     ; 1.591      ;
; -2.605 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.563     ; 1.591      ;
; -2.579 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.538     ; 1.590      ;
; -2.555 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.514     ; 1.590      ;
; -2.481 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.443     ; 1.587      ;
; -2.475 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.432     ; 1.592      ;
; -2.444 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.901     ; 1.592      ;
; -2.440 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.898     ; 1.591      ;
; -2.432 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.387     ; 1.594      ;
; -2.422 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.378     ; 1.593      ;
; -2.414 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.293     ; 1.670      ;
; -2.403 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.861     ; 1.591      ;
; -2.356 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.319     ; 1.586      ;
; -2.308 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.265     ; 1.592      ;
; -2.291 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.250     ; 1.590      ;
; -2.267 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.226     ; 1.590      ;
; -2.226 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.184     ; 1.591      ;
; -2.207 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.159     ; 1.597      ;
; -2.187 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.144     ; 1.592      ;
; -2.074 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -0.451     ; 1.672      ;
; -2.068 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.031     ; 1.586      ;
; -2.020 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.977     ; 1.592      ;
; -1.938 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.896     ; 1.591      ;
; -1.927 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -0.383     ; 1.593      ;
; -1.919 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.871     ; 1.597      ;
; -1.786 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.163     ; 1.672      ;
; -1.646 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.021     ; 0.674      ;
; -1.639 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.095     ; 1.593      ;
; -1.594 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -0.552     ; 1.591      ;
; -1.516 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -1.391     ; 0.674      ;
; -1.358 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.733     ; 0.674      ;
; -1.339 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -0.492     ; 1.396      ;
; -1.306 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.264     ; 1.591      ;
; -1.228 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.103     ; 0.674      ;
; -1.051 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.204     ; 1.396      ;
; -0.942 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; 0.181      ; 1.672      ;
; -0.922 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; 0.425      ; 1.396      ;
; -0.562 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.561      ; 1.672      ;
; -0.484 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; 2.045      ; 2.578      ;
; -0.196 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.045      ; 2.290      ;
; 0.016  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; 2.045      ; 2.578      ;
; 0.304  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.045      ; 2.290      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.876 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 2.537      ; 1.661      ;
; -0.535 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.209      ; 0.674      ;
; -0.459 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.902      ; 0.443      ;
; -0.451 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.537      ; 2.086      ;
; -0.376 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 2.537      ; 1.661      ;
; -0.049 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.492      ; 0.443      ;
; 0.026  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.917      ; 0.443      ;
; 0.041  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.620      ; 1.661      ;
; 0.049  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 2.537      ; 2.086      ;
; 0.076  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.598      ; 0.674      ;
; 0.148  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.026      ; 0.674      ;
; 0.191  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.203      ; 1.394      ;
; 0.224  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.167      ; 1.391      ;
; 0.319  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.074      ; 1.393      ;
; 0.364  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.022      ; 1.386      ;
; 0.388  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.004      ; 1.392      ;
; 0.415  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.057      ; 1.472      ;
; 0.442  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 1.030      ; 1.472      ;
; 0.443  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.000      ; 0.443      ;
; 0.462  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.935      ; 1.397      ;
; 0.466  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 1.620      ; 2.086      ;
; 0.509  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.881      ; 1.390      ;
; 0.524  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.863      ; 1.387      ;
; 0.532  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.859      ; 1.391      ;
; 0.539  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.852      ; 1.391      ;
; 0.541  ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.620      ; 1.661      ;
; 0.559  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.832      ; 1.391      ;
; 0.565  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.109      ; 0.674      ;
; 0.579  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.312      ; 1.391      ;
; 0.611  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.779      ; 1.390      ;
; 0.618  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.774      ; 1.392      ;
; 0.649  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.821      ; 1.470      ;
; 0.668  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.722      ; 1.390      ;
; 0.669  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.723      ; 1.392      ;
; 0.678  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.719      ; 1.397      ;
; 0.758  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.416      ; 0.674      ;
; 0.766  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.626      ; 1.392      ;
; 0.795  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.095      ; 1.390      ;
; 0.807  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.163      ; 1.470      ;
; 0.815  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.571      ; 1.386      ;
; 0.831  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.060      ; 1.391      ;
; 0.843  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.627      ; 1.470      ;
; 0.876  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.016      ; 1.392      ;
; 0.882  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.292      ; 0.674      ;
; 0.882  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.012      ; 1.394      ;
; 0.887  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.006      ; 1.393      ;
; 0.902  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.985      ; 1.387      ;
; 0.945  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 1.027      ; 1.472      ;
; 0.958  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; -0.015     ; 0.443      ;
; 0.966  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 1.620      ; 2.086      ;
; 0.996  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.395      ; 1.391      ;
; 1.030  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.862      ; 1.392      ;
; 1.087  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.804      ; 1.391      ;
; 1.152  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.241      ; 1.393      ;
; 1.157  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.729      ; 1.386      ;
; 1.159  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.232      ; 1.391      ;
; 1.175  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.501     ; 0.674      ;
; 1.182  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.212      ; 1.394      ;
; 1.212  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.178      ; 1.390      ;
; 1.216  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.681      ; 1.397      ;
; 1.224  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.246      ; 1.470      ;
; 1.248  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.143      ; 1.391      ;
; 1.276  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.616      ; 1.392      ;
; 1.280  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.614      ; 1.394      ;
; 1.284  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.609      ; 1.393      ;
; 1.292  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.598      ; 1.390      ;
; 1.293  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.099      ; 1.392      ;
; 1.299  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.095      ; 1.394      ;
; 1.304  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.089      ; 1.393      ;
; 1.319  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.068      ; 1.387      ;
; 1.330  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 0.060      ; 1.390      ;
; 1.362  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; 0.110      ; 1.472      ;
; 1.364  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.523      ; 1.387      ;
; 1.368  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; -0.425     ; 0.443      ;
; 1.379  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.512      ; 1.391      ;
; 1.421  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.471      ; 1.392      ;
; 1.422  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.548      ; 1.470      ;
; 1.433  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.458      ; 1.391      ;
; 1.447  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.055     ; 1.392      ;
; 1.448  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.443      ; 1.391      ;
; 1.451  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.439      ; 1.390      ;
; 1.465  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.507      ; 1.472      ;
; 1.493  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; -0.319     ; 0.674      ;
; 1.504  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.113     ; 1.391      ;
; 1.509  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.388      ; 1.397      ;
; 1.526  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.360      ; 1.386      ;
; 1.574  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.188     ; 1.386      ;
; 1.608  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.286      ; 1.394      ;
; 1.633  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.236     ; 1.397      ;
; 1.641  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.250      ; 1.391      ;
; 1.693  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.301     ; 1.392      ;
; 1.697  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.303     ; 1.394      ;
; 1.701  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.308     ; 1.393      ;
; 1.709  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; 0.000        ; -0.319     ; 1.390      ;
; 1.736  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.157      ; 1.393      ;
; 1.781  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.394     ; 1.387      ;
; 1.781  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.105      ; 1.386      ;
; 1.796  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; -0.405     ; 1.391      ;
; 1.805  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; clk_in      ; -0.500       ; 0.087      ; 1.392      ;
; 1.832  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 0.140      ; 1.472      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.588 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.249      ; 1.661      ;
; -0.247 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.921      ; 0.674      ;
; -0.171 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.614      ; 0.443      ;
; -0.163 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.249      ; 2.086      ;
; -0.088 ; clk_in                                                                                                                                                                                ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 2.249      ; 1.661      ;
; 0.239  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.204      ; 0.443      ;
; 0.314  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.629      ; 0.443      ;
; 0.337  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.249      ; 2.086      ;
; 0.364  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.310      ; 0.674      ;
; 0.436  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.738      ; 0.674      ;
; 0.479  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.915      ; 1.394      ;
; 0.512  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.879      ; 1.391      ;
; 0.607  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.786      ; 1.393      ;
; 0.652  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.734      ; 1.386      ;
; 0.676  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.716      ; 1.392      ;
; 0.703  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.769      ; 1.472      ;
; 0.730  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.742      ; 1.472      ;
; 0.750  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.647      ; 1.397      ;
; 0.797  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.593      ; 1.390      ;
; 0.812  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.575      ; 1.387      ;
; 0.820  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.571      ; 1.391      ;
; 0.827  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.564      ; 1.391      ;
; 0.847  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.544      ; 1.391      ;
; 0.867  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.024      ; 1.391      ;
; 0.899  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.491      ; 1.390      ;
; 0.906  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.486      ; 1.392      ;
; 0.937  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 0.533      ; 1.470      ;
; 0.956  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.434      ; 1.390      ;
; 0.957  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.435      ; 1.392      ;
; 0.966  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.431      ; 1.397      ;
; 1.046  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.128      ; 0.674      ;
; 1.054  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.338      ; 1.392      ;
; 1.083  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.807      ; 1.390      ;
; 1.095  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.875      ; 1.470      ;
; 1.103  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.283      ; 1.386      ;
; 1.119  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.772      ; 1.391      ;
; 1.131  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.339      ; 1.470      ;
; 1.164  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.728      ; 1.392      ;
; 1.170  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.724      ; 1.394      ;
; 1.175  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.718      ; 1.393      ;
; 1.190  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.697      ; 1.387      ;
; 1.233  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.739      ; 1.472      ;
; 1.318  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.574      ; 1.392      ;
; 1.375  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.516      ; 1.391      ;
; 1.440  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.047     ; 1.393      ;
; 1.445  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.441      ; 1.386      ;
; 1.447  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.056     ; 1.391      ;
; 1.470  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.076     ; 1.394      ;
; 1.504  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.393      ; 1.397      ;
; 1.564  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.328      ; 1.392      ;
; 1.568  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.326      ; 1.394      ;
; 1.572  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.321      ; 1.393      ;
; 1.580  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.310      ; 1.390      ;
; 1.618  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.228     ; 1.390      ;
; 1.652  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.235      ; 1.387      ;
; 1.667  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.224      ; 1.391      ;
; 1.709  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.183      ; 1.392      ;
; 1.710  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.260      ; 1.470      ;
; 1.721  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.170      ; 1.391      ;
; 1.736  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 0.155      ; 1.391      ;
; 1.739  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.151      ; 1.390      ;
; 1.753  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.219      ; 1.472      ;
; 1.797  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.100      ; 1.397      ;
; 1.814  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.072      ; 1.386      ;
; 2.149  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.758     ; 1.391      ;
; 2.206  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.316     ; 1.390      ;
; 2.436  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -1.049     ; 1.387      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -9.190 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -4.362     ; 5.063      ;
; -9.084 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -4.094     ; 5.223      ;
; -8.902 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.074     ; 5.063      ;
; -8.850 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -4.025     ; 5.060      ;
; -8.796 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.806     ; 5.223      ;
; -8.744 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -3.757     ; 5.220      ;
; -8.562 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.737     ; 5.060      ;
; -8.553 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.233     ; 4.110      ;
; -8.499 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -4.171     ; 5.063      ;
; -8.456 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.469     ; 5.220      ;
; -8.335 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 0.500        ; -4.189     ; 4.157      ;
; -8.330 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -3.840     ; 5.223      ;
; -8.273 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.040     ; 4.264      ;
; -8.265 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.945     ; 4.110      ;
; -8.213 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.896     ; 4.107      ;
; -8.211 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.883     ; 5.063      ;
; -8.159 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -3.834     ; 5.060      ;
; -8.047 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.901     ; 4.157      ;
; -8.044 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.163     ; 3.557      ;
; -8.042 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.552     ; 5.223      ;
; -8.001 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 0.500        ; -4.368     ; 3.615      ;
; -7.995 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 0.500        ; -3.852     ; 4.154      ;
; -7.990 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -3.503     ; 5.220      ;
; -7.985 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -4.165     ; 4.110      ;
; -7.985 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.752     ; 4.264      ;
; -7.955 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.022     ; 4.089      ;
; -7.933 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.703     ; 4.261      ;
; -7.925 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.608     ; 4.107      ;
; -7.871 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.546     ; 5.060      ;
; -7.859 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -3.041     ; 5.053      ;
; -7.856 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -3.035     ; 5.056      ;
; -7.849 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; clk_in      ; 0.500        ; -4.326     ; 3.640      ;
; -7.832 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 1.000        ; -4.186     ; 4.157      ;
; -7.820 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.997     ; 5.058      ;
; -7.770 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.953     ; 5.052      ;
; -7.759 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.011     ; 3.986      ;
; -7.756 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.875     ; 3.557      ;
; -7.753 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.773     ; 5.213      ;
; -7.750 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.767     ; 5.216      ;
; -7.723 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -4.181     ; 3.563      ;
; -7.714 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.729     ; 5.218      ;
; -7.713 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.080     ; 3.615      ;
; -7.707 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.564     ; 4.154      ;
; -7.704 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.826     ; 3.554      ;
; -7.702 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.215     ; 5.220      ;
; -7.697 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.877     ; 4.110      ;
; -7.667 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.734     ; 4.089      ;
; -7.664 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.685     ; 5.212      ;
; -7.662 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.841     ; 5.056      ;
; -7.661 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 0.500        ; -4.031     ; 3.612      ;
; -7.645 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -3.828     ; 4.107      ;
; -7.645 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.415     ; 4.261      ;
; -7.615 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.685     ; 4.086      ;
; -7.577 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -4.144     ; 4.089      ;
; -7.571 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.753     ; 5.053      ;
; -7.568 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.747     ; 5.056      ;
; -7.561 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -4.038     ; 3.640      ;
; -7.556 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.573     ; 5.216      ;
; -7.544 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.898     ; 4.157      ;
; -7.532 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.709     ; 5.058      ;
; -7.530 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -3.933     ; 3.328      ;
; -7.519 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.991     ; 3.764      ;
; -7.509 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; clk_in      ; 0.500        ; -3.989     ; 3.637      ;
; -7.492 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; clk_in      ; 1.000        ; -3.849     ; 4.154      ;
; -7.490 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -3.757     ; 4.264      ;
; -7.482 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.665     ; 5.052      ;
; -7.471 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.723     ; 3.986      ;
; -7.467 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -4.219     ; 3.986      ;
; -7.465 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.485     ; 5.213      ;
; -7.462 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.479     ; 5.216      ;
; -7.435 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.893     ; 3.563      ;
; -7.426 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.441     ; 5.218      ;
; -7.419 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.674     ; 3.983      ;
; -7.416 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.538     ; 3.554      ;
; -7.402 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -4.021     ; 3.557      ;
; -7.383 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.844     ; 3.560      ;
; -7.376 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.397     ; 5.212      ;
; -7.374 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.553     ; 5.056      ;
; -7.373 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.743     ; 3.612      ;
; -7.357 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.540     ; 4.107      ;
; -7.348 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.938     ; 3.571      ;
; -7.327 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.397     ; 4.086      ;
; -7.318 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; clk_in      ; 1.000        ; -4.185     ; 3.615      ;
; -7.289 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.856     ; 4.089      ;
; -7.272 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -4.175     ; 3.328      ;
; -7.268 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -2.285     ; 5.216      ;
; -7.242 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.645     ; 3.328      ;
; -7.237 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 1.000        ; -3.807     ; 4.086      ;
; -7.231 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.703     ; 3.764      ;
; -7.222 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -2.912     ; 4.100      ;
; -7.221 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.500        ; -3.701     ; 3.637      ;
; -7.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -2.906     ; 4.103      ;
; -7.204 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.561     ; 4.154      ;
; -7.202 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.469     ; 4.264      ;
; -7.193 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -2.371     ; 5.057      ;
; -7.190 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.500        ; -3.596     ; 3.325      ;
; -7.183 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.500        ; -2.868     ; 4.105      ;
; -7.179 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 1.000        ; -3.931     ; 3.986      ;
; -7.179 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; clk_in      ; 0.500        ; -3.654     ; 3.761      ;
; -7.168 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 1.000        ; -2.850     ; 5.053      ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -8.868 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.878     ; 5.223      ;
; -8.580 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.590     ; 5.223      ;
; -8.528 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.541     ; 5.220      ;
; -8.362 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -4.216     ; 4.157      ;
; -8.240 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.253     ; 5.220      ;
; -8.199 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.371     ; 5.063      ;
; -8.101 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.773     ; 5.063      ;
; -8.074 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.928     ; 4.157      ;
; -8.037 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.547     ; 5.223      ;
; -8.022 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.879     ; 4.154      ;
; -7.911 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.083     ; 5.063      ;
; -7.859 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.034     ; 5.060      ;
; -7.813 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.485     ; 5.063      ;
; -7.761 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.436     ; 5.060      ;
; -7.749 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.259     ; 5.223      ;
; -7.734 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.591     ; 4.154      ;
; -7.720 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.400     ; 4.110      ;
; -7.697 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.210     ; 5.220      ;
; -7.666 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.785     ; 3.557      ;
; -7.588 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.768     ; 4.110      ;
; -7.571 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.746     ; 5.060      ;
; -7.546 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -4.018     ; 3.764      ;
; -7.537 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.557     ; 5.213      ;
; -7.534 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.551     ; 5.216      ;
; -7.498 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.513     ; 5.218      ;
; -7.494 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.471     ; 3.640      ;
; -7.479 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.882     ; 3.328      ;
; -7.473 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.148     ; 5.060      ;
; -7.452 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.219     ; 4.264      ;
; -7.448 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.469     ; 5.212      ;
; -7.432 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.112     ; 4.110      ;
; -7.409 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.922     ; 5.220      ;
; -7.390 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.757     ; 3.615      ;
; -7.380 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.063     ; 4.107      ;
; -7.378 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.497     ; 3.557      ;
; -7.340 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.357     ; 5.216      ;
; -7.326 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.448     ; 3.554      ;
; -7.312 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.666     ; 4.157      ;
; -7.300 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.480     ; 4.110      ;
; -7.291 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.881     ; 3.571      ;
; -7.272 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.730     ; 3.563      ;
; -7.258 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.730     ; 3.764      ;
; -7.249 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.269     ; 5.213      ;
; -7.248 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.431     ; 4.107      ;
; -7.246 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.263     ; 5.216      ;
; -7.210 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.225     ; 5.218      ;
; -7.206 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.183     ; 3.640      ;
; -7.206 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.681     ; 3.761      ;
; -7.191 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.594     ; 3.328      ;
; -7.164 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.931     ; 4.264      ;
; -7.160 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.181     ; 5.212      ;
; -7.154 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -4.134     ; 3.637      ;
; -7.139 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.545     ; 3.325      ;
; -7.115 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.682     ; 4.089      ;
; -7.112 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.882     ; 4.261      ;
; -7.102 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.469     ; 3.615      ;
; -7.092 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.775     ; 4.107      ;
; -7.052 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.069     ; 5.216      ;
; -7.050 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.420     ; 3.612      ;
; -7.038 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.160     ; 3.554      ;
; -7.031 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.895     ; 4.147      ;
; -7.028 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.889     ; 4.150      ;
; -7.024 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.378     ; 4.157      ;
; -7.011 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.630     ; 3.557      ;
; -7.003 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.593     ; 3.571      ;
; -6.992 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.851     ; 4.152      ;
; -6.984 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.442     ; 3.563      ;
; -6.972 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.329     ; 4.154      ;
; -6.960 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.143     ; 4.107      ;
; -6.951 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.544     ; 3.568      ;
; -6.942 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.807     ; 4.146      ;
; -6.932 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.393     ; 3.560      ;
; -6.919 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.671     ; 3.986      ;
; -6.918 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.393     ; 3.761      ;
; -6.914 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.391     ; 3.640      ;
; -6.888 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -3.786     ; 3.341      ;
; -6.872 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.775     ; 3.328      ;
; -6.868 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.050     ; 5.053      ;
; -6.866 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.846     ; 3.637      ;
; -6.865 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.044     ; 5.056      ;
; -6.864 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.131     ; 4.264      ;
; -6.851 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.257     ; 3.325      ;
; -6.834 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.695     ; 4.150      ;
; -6.829 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -2.006     ; 5.058      ;
; -6.827 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.394     ; 4.089      ;
; -6.824 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.594     ; 4.261      ;
; -6.795 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.973     ; 5.057      ;
; -6.795 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.732     ; 5.296      ;
; -6.779 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.962     ; 5.052      ;
; -6.775 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.345     ; 4.086      ;
; -6.770 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -2.452     ; 5.053      ;
; -6.767 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -2.446     ; 5.056      ;
; -6.762 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.132     ; 3.612      ;
; -6.743 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.607     ; 4.147      ;
; -6.740 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.601     ; 4.150      ;
; -6.733 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.749     ; 5.217      ;
; -6.731 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -2.408     ; 5.058      ;
; -6.731 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.500        ; -1.747     ; 5.217      ;
; -6.723 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.342     ; 3.557      ;
; -6.708 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; clk_in         ; ASSERT_CONTROL ; 1.000        ; -3.575     ; 3.615      ;
+--------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -2.536 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 5.359      ; 2.823      ;
; -2.341 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 5.696      ; 3.355      ;
; -2.213 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 5.696      ; 3.483      ;
; -2.053 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.231      ; 1.178      ;
; -2.036 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 5.359      ; 2.823      ;
; -1.841 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 5.696      ; 3.355      ;
; -1.833 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.375      ; 2.542      ;
; -1.815 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.369      ; 2.554      ;
; -1.806 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 4.375      ; 2.569      ;
; -1.788 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 4.369      ; 2.581      ;
; -1.713 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 5.696      ; 3.483      ;
; -1.683 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.471      ; 2.788      ;
; -1.553 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 3.231      ; 1.178      ;
; -1.467 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.254      ; 2.787      ;
; -1.455 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.322      ; 2.867      ;
; -1.431 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.219      ; 2.788      ;
; -1.419 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 2.597      ; 1.178      ;
; -1.415 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 5.359      ; 3.944      ;
; -1.386 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.175      ; 2.789      ;
; -1.380 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.171      ; 2.791      ;
; -1.375 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.165      ; 2.790      ;
; -1.360 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.144      ; 2.784      ;
; -1.345 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.711      ; 2.366      ;
; -1.333 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 4.375      ; 2.542      ;
; -1.318 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.711      ; 2.393      ;
; -1.317 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.186      ; 2.869      ;
; -1.315 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 4.369      ; 2.554      ;
; -1.306 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 4.375      ; 2.569      ;
; -1.303 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.150      ; 1.847      ;
; -1.288 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 4.369      ; 2.581      ;
; -1.285 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.144      ; 1.859      ;
; -1.283 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.076      ; 2.793      ;
; -1.258 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.331      ; 3.073      ;
; -1.234 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.776      ; 2.542      ;
; -1.232 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 4.021      ; 2.789      ;
; -1.207 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.776      ; 2.569      ;
; -1.197 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 4.175      ; 2.978      ;
; -1.196 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.896      ; 2.700      ;
; -1.175 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.963      ; 2.788      ;
; -1.130 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.331      ; 3.201      ;
; -1.105 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.888      ; 2.783      ;
; -1.087 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.933      ; 1.846      ;
; -1.076 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.834      ; 2.758      ;
; -1.075 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.001      ; 1.926      ;
; -1.071 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.362      ; 2.791      ;
; -1.069 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.927      ; 1.858      ;
; -1.057 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.995      ; 1.938      ;
; -1.051 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.898      ; 1.847      ;
; -1.046 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.840      ; 2.794      ;
; -1.038 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.326      ; 2.788      ;
; -1.033 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.892      ; 1.859      ;
; -1.029 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.583      ; 2.554      ;
; -1.006 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.854      ; 1.848      ;
; -1.002 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.583      ; 2.581      ;
; -1.000 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.850      ; 1.850      ;
; -0.995 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.844      ; 1.849      ;
; -0.988 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.848      ; 1.860      ;
; -0.986 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.775      ; 2.789      ;
; -0.982 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.773      ; 2.791      ;
; -0.982 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.844      ; 1.862      ;
; -0.980 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.823      ; 1.843      ;
; -0.979 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 4.287      ; 3.308      ;
; -0.978 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.768      ; 2.790      ;
; -0.977 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.838      ; 1.861      ;
; -0.970 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.757      ; 2.787      ;
; -0.962 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.817      ; 1.855      ;
; -0.943 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.233      ; 2.790      ;
; -0.937 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.865      ; 1.928      ;
; -0.919 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.859      ; 1.940      ;
; -0.919 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 2.597      ; 1.178      ;
; -0.915 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 5.359      ; 3.944      ;
; -0.903 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.755      ; 1.852      ;
; -0.898 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.682      ; 2.784      ;
; -0.898 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.181      ; 2.783      ;
; -0.897 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.720      ; 2.823      ;
; -0.885 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.134      ; 3.249      ;
; -0.885 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.749      ; 1.864      ;
; -0.883 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.671      ; 2.788      ;
; -0.874 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.163      ; 2.789      ;
; -0.867 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 3.567      ; 2.700      ;
; -0.852 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.700      ; 1.848      ;
; -0.851 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 4.287      ; 3.436      ;
; -0.847 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 4.216      ; 2.869      ;
; -0.845 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; clk_in      ; -0.500       ; 3.711      ; 2.366      ;
; -0.841 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.630      ; 2.789      ;
; -0.840 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.707      ; 2.867      ;
; -0.834 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.694      ; 1.860      ;
; -0.829 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.617      ; 2.788      ;
; -0.820 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.189      ; 2.869      ;
; -0.818 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; -0.500       ; 3.711      ; 2.393      ;
; -0.814 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; 0.000        ; 3.602      ; 2.788      ;
; -0.811 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.598      ; 2.787      ;
; -0.800 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.094      ; 2.794      ;
; -0.797 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.666      ; 2.869      ;
; -0.795 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.642      ; 1.847      ;
; -0.777 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; clk_in      ; 0.000        ; 2.636      ; 1.859      ;
; -0.768 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.061      ; 2.793      ;
; -0.767 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.025      ; 2.758      ;
; -0.758 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; clk_in      ; -0.500       ; 4.331      ; 3.073      ;
; -0.753 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; clk_in      ; 0.000        ; 3.547      ; 2.794      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -2.248 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 5.071      ; 2.823      ;
; -2.053 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 5.408      ; 3.355      ;
; -1.925 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.408      ; 3.483      ;
; -1.765 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.943      ; 1.178      ;
; -1.748 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 5.071      ; 2.823      ;
; -1.553 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 5.408      ; 3.355      ;
; -1.545 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.087      ; 2.542      ;
; -1.527 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.081      ; 2.554      ;
; -1.518 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 4.087      ; 2.569      ;
; -1.500 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 4.081      ; 2.581      ;
; -1.425 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.408      ; 3.483      ;
; -1.395 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.183      ; 2.788      ;
; -1.265 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.943      ; 1.178      ;
; -1.179 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.966      ; 2.787      ;
; -1.167 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 4.034      ; 2.867      ;
; -1.143 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.931      ; 2.788      ;
; -1.131 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.309      ; 1.178      ;
; -1.127 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.071      ; 3.944      ;
; -1.098 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.887      ; 2.789      ;
; -1.092 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.883      ; 2.791      ;
; -1.087 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.877      ; 2.790      ;
; -1.072 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.856      ; 2.784      ;
; -1.057 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.423      ; 2.366      ;
; -1.045 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.087      ; 2.542      ;
; -1.030 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.423      ; 2.393      ;
; -1.029 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.898      ; 2.869      ;
; -1.027 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.081      ; 2.554      ;
; -1.018 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 4.087      ; 2.569      ;
; -1.015 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.862      ; 1.847      ;
; -1.000 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 4.081      ; 2.581      ;
; -0.997 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.856      ; 1.859      ;
; -0.995 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.788      ; 2.793      ;
; -0.970 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 4.043      ; 3.073      ;
; -0.946 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.488      ; 2.542      ;
; -0.944 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.733      ; 2.789      ;
; -0.919 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.488      ; 2.569      ;
; -0.909 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.887      ; 2.978      ;
; -0.908 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.608      ; 2.700      ;
; -0.887 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.675      ; 2.788      ;
; -0.842 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.043      ; 3.201      ;
; -0.817 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.600      ; 2.783      ;
; -0.799 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.645      ; 1.846      ;
; -0.788 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.546      ; 2.758      ;
; -0.787 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.713      ; 1.926      ;
; -0.783 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 4.074      ; 2.791      ;
; -0.781 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.639      ; 1.858      ;
; -0.769 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.707      ; 1.938      ;
; -0.763 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.610      ; 1.847      ;
; -0.758 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.552      ; 2.794      ;
; -0.750 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 4.038      ; 2.788      ;
; -0.745 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.604      ; 1.859      ;
; -0.741 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.295      ; 2.554      ;
; -0.718 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.566      ; 1.848      ;
; -0.714 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.295      ; 2.581      ;
; -0.712 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.562      ; 1.850      ;
; -0.707 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.556      ; 1.849      ;
; -0.700 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.560      ; 1.860      ;
; -0.698 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.487      ; 2.789      ;
; -0.694 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.485      ; 2.791      ;
; -0.694 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.556      ; 1.862      ;
; -0.692 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.535      ; 1.843      ;
; -0.691 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.999      ; 3.308      ;
; -0.690 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.480      ; 2.790      ;
; -0.689 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.550      ; 1.861      ;
; -0.682 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.469      ; 2.787      ;
; -0.674 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.529      ; 1.855      ;
; -0.655 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.945      ; 2.790      ;
; -0.649 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.577      ; 1.928      ;
; -0.631 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.571      ; 1.940      ;
; -0.631 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.309      ; 1.178      ;
; -0.627 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.071      ; 3.944      ;
; -0.615 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.467      ; 1.852      ;
; -0.610 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.394      ; 2.784      ;
; -0.610 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.893      ; 2.783      ;
; -0.609 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.432      ; 2.823      ;
; -0.597 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.846      ; 3.249      ;
; -0.597 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.461      ; 1.864      ;
; -0.595 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.383      ; 2.788      ;
; -0.586 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.875      ; 2.789      ;
; -0.579 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.279      ; 2.700      ;
; -0.564 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.412      ; 1.848      ;
; -0.563 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.999      ; 3.436      ;
; -0.559 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.928      ; 2.869      ;
; -0.557 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.423      ; 2.366      ;
; -0.553 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.342      ; 2.789      ;
; -0.552 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.419      ; 2.867      ;
; -0.546 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.406      ; 1.860      ;
; -0.541 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.329      ; 2.788      ;
; -0.532 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.901      ; 2.869      ;
; -0.530 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.423      ; 2.393      ;
; -0.526 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 3.314      ; 2.788      ;
; -0.523 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.310      ; 2.787      ;
; -0.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.806      ; 2.794      ;
; -0.509 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.378      ; 2.869      ;
; -0.507 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.354      ; 1.847      ;
; -0.489 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; clk_in         ; ASSERT_CONTROL ; 0.000        ; 2.348      ; 1.859      ;
; -0.480 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.773      ; 2.793      ;
; -0.479 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 3.737      ; 2.758      ;
; -0.470 ; clk_in                                                                                                                                                                                ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; clk_in         ; ASSERT_CONTROL ; -0.500       ; 4.043      ; 3.073      ;
; -0.465 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.259      ; 2.794      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.340 ; -3.340       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -3.340 ; -3.340       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -3.340 ; -3.340       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -3.340 ; -3.340       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -3.340 ; -3.340       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -3.340 ; -3.340       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -3.334 ; -3.334       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -3.334 ; -3.334       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -3.334 ; -3.334       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -3.334 ; -3.334       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -3.334 ; -3.334       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -3.334 ; -3.334       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -2.427 ; -2.427       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -2.427 ; -2.427       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -2.427 ; -2.427       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -2.427 ; -2.427       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -2.427 ; -2.427       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -2.427 ; -2.427       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -2.323 ; -2.323       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -2.323 ; -2.323       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -2.323 ; -2.323       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -2.323 ; -2.323       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -2.323 ; -2.323       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -2.323 ; -2.323       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -2.310 ; -2.310       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ;
; -2.310 ; -2.310       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1      ;
; -2.310 ; -2.310       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                        ;
; -2.310 ; -2.310       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                        ;
; -2.310 ; -2.310       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                    ;
; -2.310 ; -2.310       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                    ;
; -1.979 ; -1.979       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -1.979 ; -1.979       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -1.979 ; -1.979       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -1.979 ; -1.979       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -1.979 ; -1.979       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -1.979 ; -1.979       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -1.886 ; -1.886       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -1.886 ; -1.886       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1      ;
; -1.886 ; -1.886       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -1.886 ; -1.886       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                        ;
; -1.886 ; -1.886       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -1.886 ; -1.886       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                    ;
; -1.769 ; -1.769       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                    ;
; -1.769 ; -1.769       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                    ;
; -1.769 ; -1.769       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                      ;
; -1.769 ; -1.769       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                      ;
; -1.748 ; -1.748       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ;
; -1.748 ; -1.748       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1       ;
; -1.748 ; -1.748       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                         ;
; -1.748 ; -1.748       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datad                                                         ;
; -1.748 ; -1.748       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                     ;
; -1.748 ; -1.748       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_9|nand_3_3|output~1|combout                                                     ;
; -1.736 ; -1.736       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -1.736 ; -1.736       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -1.736 ; -1.736       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -1.736 ; -1.736       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                         ;
; -1.736 ; -1.736       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -1.736 ; -1.736       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                     ;
; -1.711 ; -1.711       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.711 ; -1.711       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.711 ; -1.711       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.711 ; -1.711       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.711 ; -1.711       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.711 ; -1.711       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.676 ; -1.676       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.676 ; -1.676       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.676 ; -1.676       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.676 ; -1.676       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.676 ; -1.676       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.676 ; -1.676       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.608 ; -1.608       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3 ;
; -1.608 ; -1.608       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                              ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout                                              ;
; -1.608 ; -1.608       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|datad                                                ;
; -1.602 ; -1.602       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -1.602 ; -1.602       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1       ;
; -1.602 ; -1.602       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -1.602 ; -1.602       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                         ;
; -1.602 ; -1.602       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -1.602 ; -1.602       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                     ;
; -1.590 ; -1.590       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.590 ; -1.590       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.590 ; -1.590       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.590 ; -1.590       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.590 ; -1.590       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.590 ; -1.590       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.522 ; -1.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -1.522 ; -1.522       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                     ;
; -1.522 ; -1.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                       ;
; -1.522 ; -1.522       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                       ;
; -1.410 ; -1.410       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.410 ; -1.410       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1       ;
; -1.410 ; -1.410       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.410 ; -1.410       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                         ;
; -1.410 ; -1.410       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.410 ; -1.410       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                     ;
; -1.403 ; -1.403       ; 0.000          ; High Pulse Width ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
; -1.403 ; -1.403       ; 0.000          ; Low Pulse Width  ; clk_in ; Fall       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1       ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.759 ; -2.759       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.759 ; -2.759       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.759 ; -2.759       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.759 ; -2.759       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.759 ; -2.759       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -2.759 ; -2.759       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -2.648 ; -2.648       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.648 ; -2.648       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -2.648 ; -2.648       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.648 ; -2.648       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datad                                                                                                                        ;
; -2.648 ; -2.648       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -2.648 ; -2.648       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -1.622 ; -1.622       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.622 ; -1.622       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.622 ; -1.622       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.573 ; -1.573       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.573 ; -1.573       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.573 ; -1.573       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.573 ; -1.573       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.573 ; -1.573       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.573 ; -1.573       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.508 ; -1.508       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                                                                                    ;
; -1.508 ; -1.508       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~0|combout                                                                                                                    ;
; -1.508 ; -1.508       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                                                                                      ;
; -1.508 ; -1.508       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|datad                                                                                                                      ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.483 ; -1.483       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.483 ; -1.483       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.322 ; -1.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -1.322 ; -1.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -1.322 ; -1.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -1.322 ; -1.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -1.322 ; -1.322       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -1.322 ; -1.322       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                                                        ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|END_STATE_out|combout                                                                                                                              ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|END_STATE_out|combout                                                                                                                              ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -1.218 ; -1.218       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -1.143 ; -1.143       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -1.143 ; -1.143       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -1.143 ; -1.143       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -1.143 ; -1.143       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|dataa                                                                                                                       ;
; -1.142 ; -1.142       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -1.142 ; -1.142       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~0|combout                                                                                                                     ;
; -1.142 ; -1.142       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                                                                                       ;
; -1.142 ; -1.142       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_6|nand_3_3|output~1|datab                                                                                                                       ;
; -0.980 ; -0.980       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -0.980 ; -0.980       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -0.980 ; -0.980       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -0.980 ; -0.980       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -0.980 ; -0.980       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -0.980 ; -0.980       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -0.928 ; -0.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.928 ; -0.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.928 ; -0.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.928 ; -0.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.928 ; -0.928       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.928 ; -0.928       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.875 ; -0.875       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -0.875 ; -0.875       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -0.875 ; -0.875       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -0.875 ; -0.875       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -0.875 ; -0.875       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -0.875 ; -0.875       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -0.822 ; -0.822       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ;
; -0.822 ; -0.822       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac                                                                                                                         ;
; -0.822 ; -0.822       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_8|nand_3_3|output~1|combout                                                                                                                     ;
; -0.773 ; -0.773       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.773 ; -0.773       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.773 ; -0.773       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.773 ; -0.773       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.773 ; -0.773       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.773 ; -0.773       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
; -0.763 ; -0.763       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -0.763 ; -0.763       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -0.763 ; -0.763       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -0.763 ; -0.763       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -0.763 ; -0.763       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -0.763 ; -0.763       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -0.754 ; -0.754       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.754 ; -0.754       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ;
; -0.754 ; -0.754       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.754 ; -0.754       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datad                                                                                                                         ;
; -0.754 ; -0.754       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|MA_register|ms_jk_ff_7|nand_3_3|output~1|combout                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+----------------------+----------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+----------------+-------+-------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.696 ; 0.696 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 1.119 ; 1.119 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 3.231 ; 3.231 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 3.228 ; 3.228 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 3.326 ; 3.326 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 1.114 ; 1.114 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 1.209 ; 1.209 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.733 ; 0.733 ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.234 ; 0.234 ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 2.213 ; 2.213 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.984 ; 0.984 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 3.281 ; 3.281 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 3.091 ; 3.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 2.929 ; 2.929 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 2.922 ; 2.922 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 2.928 ; 2.928 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 3.034 ; 3.034 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 3.058 ; 3.058 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 2.944 ; 2.944 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 2.921 ; 2.921 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 3.281 ; 3.281 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 3.074 ; 3.074 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.849 ; 0.849 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.749 ; 0.749 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 3.877 ; 3.877 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; 1.121 ; 1.121 ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; 1.544 ; 1.544 ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 3.656 ; 3.656 ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 3.653 ; 3.653 ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 3.751 ; 3.751 ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; 1.539 ; 1.539 ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 1.634 ; 1.634 ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 1.158 ; 1.158 ; Rise       ; clk_in          ;
; START                ; clk_in         ; 0.659 ; 0.659 ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; 2.638 ; 2.638 ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; 1.409 ; 1.409 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 3.706 ; 3.706 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 3.516 ; 3.516 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 3.354 ; 3.354 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 3.347 ; 3.347 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 3.353 ; 3.353 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 3.459 ; 3.459 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 3.483 ; 3.483 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 3.369 ; 3.369 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 3.346 ; 3.346 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 3.706 ; 3.706 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 3.499 ; 3.499 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 1.274 ; 1.274 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 1.174 ; 1.174 ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; 4.302 ; 4.302 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 1.106 ; 1.106 ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 1.529 ; 1.529 ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 3.641 ; 3.641 ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 3.638 ; 3.638 ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 3.736 ; 3.736 ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 1.524 ; 1.524 ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 1.619 ; 1.619 ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 1.143 ; 1.143 ; Fall       ; clk_in          ;
; START                ; clk_in         ; 0.644 ; 0.644 ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; 2.623 ; 2.623 ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 1.394 ; 1.394 ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 3.691 ; 3.691 ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 3.501 ; 3.501 ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 3.339 ; 3.339 ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 3.332 ; 3.332 ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 3.338 ; 3.338 ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 3.444 ; 3.444 ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 3.468 ; 3.468 ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 3.354 ; 3.354 ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 3.331 ; 3.331 ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 3.691 ; 3.691 ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 3.484 ; 3.484 ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 1.259 ; 1.259 ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 1.159 ; 1.159 ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; 4.287 ; 4.287 ; Fall       ; clk_in          ;
+----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.163  ; 0.163  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.264 ; -0.264 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -2.373 ; -2.373 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.369 ; -2.369 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.470 ; -2.470 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.097 ; -0.097 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.116 ; -0.116 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.122  ; 0.122  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.421  ; 0.421  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.558 ; -1.558 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.588  ; 0.588  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.106  ; 0.106  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -2.236 ; -2.236 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.074 ; -2.074 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -2.067 ; -2.067 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -2.073 ; -2.073 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -2.179 ; -2.179 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.203 ; -2.203 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.089 ; -2.089 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.066 ; -2.066 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -2.426 ; -2.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.219 ; -2.219 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.006  ; 0.006  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.106  ; 0.106  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -1.601 ; -1.601 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; -0.466 ; -0.466 ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; -0.893 ; -0.893 ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -3.002 ; -3.002 ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -2.998 ; -2.998 ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -3.099 ; -3.099 ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; -0.726 ; -0.726 ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; -0.745 ; -0.745 ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; -0.507 ; -0.507 ; Rise       ; clk_in          ;
; START                ; clk_in         ; -0.208 ; -0.208 ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; -2.187 ; -2.187 ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; -0.041 ; -0.041 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; -0.523 ; -0.523 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -2.865 ; -2.865 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -2.703 ; -2.703 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -2.696 ; -2.696 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -2.702 ; -2.702 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -2.808 ; -2.808 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -2.832 ; -2.832 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -2.718 ; -2.718 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -2.695 ; -2.695 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -3.055 ; -3.055 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -2.848 ; -2.848 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; -0.623 ; -0.623 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; -0.523 ; -0.523 ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; -2.230 ; -2.230 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 0.451  ; 0.451  ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 0.024  ; 0.024  ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -2.085 ; -2.085 ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -2.081 ; -2.081 ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -2.182 ; -2.182 ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 0.191  ; 0.191  ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 0.172  ; 0.172  ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 0.410  ; 0.410  ; Fall       ; clk_in          ;
; START                ; clk_in         ; 0.709  ; 0.709  ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; -1.270 ; -1.270 ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 0.876  ; 0.876  ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 0.394  ; 0.394  ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -1.948 ; -1.948 ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -1.786 ; -1.786 ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -1.779 ; -1.779 ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -1.785 ; -1.785 ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -1.891 ; -1.891 ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -1.915 ; -1.915 ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -1.801 ; -1.801 ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -1.778 ; -1.778 ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -2.138 ; -2.138 ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -1.931 ; -1.931 ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 0.294  ; 0.294  ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 0.394  ; 0.394  ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; -1.313 ; -1.313 ; Fall       ; clk_in          ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 9.677  ; 9.677  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 10.527 ; 10.527 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.166 ; 10.166 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.527 ; 10.527 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 10.298 ; 10.298 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 7.683  ; 7.683  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 8.553  ; 8.553  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.255  ; 8.255  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 8.779  ; 8.779  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.236  ; 8.236  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 8.865  ; 8.865  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 7.769  ; 7.769  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.122  ; 8.122  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 8.327  ; 8.327  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 9.362  ; 9.362  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 9.362  ; 9.362  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 7.489  ; 7.489  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 7.875  ; 7.875  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.209  ; 8.209  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.145  ; 8.145  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 8.065  ; 8.065  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.916  ; 8.916  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.085  ; 8.085  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 9.028  ; 9.028  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 9.151  ; 9.151  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 8.126  ; 8.126  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 8.986  ; 8.986  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 7.871  ; 7.871  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.266  ; 4.266  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 8.721  ; 8.721  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 8.360  ; 8.360  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 8.721  ; 8.721  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 8.492  ; 8.492  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 5.877  ; 5.877  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 6.747  ; 6.747  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 6.449  ; 6.449  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 6.973  ; 6.973  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 6.306  ; 6.306  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 7.059  ; 7.059  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 5.963  ; 5.963  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 6.316  ; 6.316  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 6.521  ; 6.521  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.556  ; 7.556  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 7.556  ; 7.556  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 5.683  ; 5.683  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 6.069  ; 6.069  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 6.403  ; 6.403  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 6.339  ; 6.339  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 6.259  ; 6.259  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 7.110  ; 7.110  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 6.279  ; 6.279  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 7.222  ; 7.222  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 7.345  ; 7.345  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 6.320  ; 6.320  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.180  ; 7.180  ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 9.965  ; 9.965  ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 3.637  ; 3.637  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 10.815 ; 10.815 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 10.454 ; 10.454 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 10.815 ; 10.815 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 10.586 ; 10.586 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 7.971  ; 7.971  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 8.841  ; 8.841  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 8.543  ; 8.543  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 9.067  ; 9.067  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 8.524  ; 8.524  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 9.153  ; 9.153  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 8.057  ; 8.057  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 8.410  ; 8.410  ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 8.615  ; 8.615  ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 9.650  ; 9.650  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 9.650  ; 9.650  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 7.777  ; 7.777  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 8.163  ; 8.163  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 8.497  ; 8.497  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 8.433  ; 8.433  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 8.353  ; 8.353  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 9.204  ; 9.204  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 8.373  ; 8.373  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 9.316  ; 9.316  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 9.439  ; 9.439  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 8.414  ; 8.414  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 9.274  ; 9.274  ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 8.159  ; 8.159  ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 4.554  ; 4.554  ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 9.009  ; 9.009  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 8.648  ; 8.648  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 9.009  ; 9.009  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 8.780  ; 8.780  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 6.165  ; 6.165  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 7.035  ; 7.035  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 6.737  ; 6.737  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 7.261  ; 7.261  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 6.594  ; 6.594  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 7.347  ; 7.347  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 6.251  ; 6.251  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 6.604  ; 6.604  ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 6.809  ; 6.809  ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 7.844  ; 7.844  ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 7.844  ; 7.844  ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 5.971  ; 5.971  ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 6.357  ; 6.357  ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 6.691  ; 6.691  ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 6.627  ; 6.627  ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 6.547  ; 6.547  ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 7.398  ; 7.398  ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 6.567  ; 6.567  ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 7.510  ; 7.510  ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 7.633  ; 7.633  ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 6.608  ; 6.608  ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 7.468  ; 7.468  ; Fall       ; clk_in          ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.939 ; 3.939 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.502 ; 4.502 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.664 ; 3.664 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.834 ; 3.834 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.536 ; 3.536 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.060 ; 4.060 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.517 ; 3.517 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.146 ; 4.146 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.050 ; 3.050 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.608 ; 3.608 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.643 ; 4.643 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.156 ; 3.156 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.490 ; 3.490 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.426 ; 3.426 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.346 ; 3.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 4.197 ; 4.197 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.366 ; 3.366 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 4.309 ; 4.309 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.432 ; 4.432 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.407 ; 3.407 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.939 ; 3.939 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.062 ; 4.062 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.502 ; 4.502 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.664 ; 3.664 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.834 ; 3.834 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.536 ; 3.536 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.060 ; 4.060 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.517 ; 3.517 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.146 ; 4.146 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.050 ; 3.050 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.608 ; 3.608 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.643 ; 4.643 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.156 ; 3.156 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.490 ; 3.490 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.426 ; 3.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.346 ; 3.346 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 4.197 ; 4.197 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.366 ; 3.366 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 4.309 ; 4.309 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.432 ; 4.432 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.407 ; 3.407 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 3.441 ; 3.441 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 3.637 ; 3.637 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 2.653 ; 2.653 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 4.023 ; 4.023 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 4.384 ; 4.384 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 3.389 ; 3.389 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 2.805 ; 2.805 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 3.340 ; 3.340 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 3.193 ; 3.193 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 3.386 ; 3.386 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 2.901 ; 2.901 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 3.520 ; 3.520 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 2.653 ; 2.653 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 3.005 ; 3.005 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 3.076 ; 3.076 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 2.622 ; 2.622 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 2.972 ; 2.972 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 2.622 ; 2.622 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 2.733 ; 2.733 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 3.068 ; 3.068 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 2.904 ; 2.904 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 2.833 ; 2.833 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 2.842 ; 2.842 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 2.974 ; 2.974 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 3.117 ; 3.117 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 3.077 ; 3.077 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 2.896 ; 2.896 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 2.876 ; 2.876 ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 3.441 ; 3.441 ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 3.652 ; 3.652 ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 2.653 ; 2.653 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 4.023 ; 4.023 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 4.384 ; 4.384 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 3.389 ; 3.389 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 2.805 ; 2.805 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 3.340 ; 3.340 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 3.193 ; 3.193 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 3.386 ; 3.386 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 2.901 ; 2.901 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 3.520 ; 3.520 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 2.653 ; 2.653 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 3.005 ; 3.005 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 3.076 ; 3.076 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 2.622 ; 2.622 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 2.972 ; 2.972 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 2.622 ; 2.622 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 2.733 ; 2.733 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 3.068 ; 3.068 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 2.904 ; 2.904 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 2.833 ; 2.833 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 2.842 ; 2.842 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 2.974 ; 2.974 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 3.117 ; 3.117 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 3.077 ; 3.077 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 2.896 ; 2.896 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 2.876 ; 2.876 ; Fall       ; clk_in          ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 5.385 ; 5.015 ; 5.015 ; 5.385 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 5.874 ; 5.568 ; 5.568 ; 5.874 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 6.235 ; 5.883 ; 5.883 ; 6.235 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.391 ;       ;       ; 3.391 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.963 ; 3.963 ; 3.963 ; 3.963 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.487 ; 4.487 ; 4.487 ; 4.487 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.944 ; 3.944 ; 3.944 ; 3.944 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.477 ; 3.477 ; 3.477 ; 3.477 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.830 ; 3.830 ; 3.830 ; 3.830 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.035 ; 4.035 ; 4.035 ; 4.035 ;
; END_STATE           ; mem_data_bus_out[0]  ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.197 ;       ;       ; 3.197 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; END_STATE           ; mem_data_bus_out[6]  ; 4.624 ; 4.624 ; 4.624 ; 4.624 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.793 ;       ;       ; 3.793 ;
; END_STATE           ; mem_data_bus_out[8]  ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.834 ; 3.834 ; 3.834 ; 3.834 ;
; END_STATE           ; mem_data_bus_out[11] ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 7.497 ; 7.127 ; 7.127 ; 7.497 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 7.986 ; 7.680 ; 7.680 ; 7.986 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 8.347 ; 7.995 ; 7.995 ; 8.347 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 8.118 ; 8.118 ; 8.118 ; 8.118 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.503 ;       ;       ; 5.503 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 6.373 ; 6.373 ; 6.373 ; 6.373 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 6.075 ; 6.075 ; 6.075 ; 6.075 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.685 ; 6.685 ; 6.685 ; 6.685 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.589 ; 5.589 ; 5.589 ; 5.589 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.147 ; 6.147 ; 6.147 ; 6.147 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 7.182 ; 7.182 ; 7.182 ; 7.182 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.309 ;       ;       ; 5.309 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.965 ; 5.965 ; 5.965 ; 5.965 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.885 ; 5.885 ; 5.885 ; 5.885 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 6.736 ; 6.736 ; 6.736 ; 6.736 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.905 ;       ;       ; 5.905 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.848 ; 6.848 ; 6.848 ; 6.848 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.971 ; 6.971 ; 6.971 ; 6.971 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 5.946 ; 5.946 ; 5.946 ; 5.946 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 6.806 ; 6.806 ; 6.806 ; 6.806 ;
; FP_DEPOSIT          ; HLT_indicator        ; 7.494 ; 7.124 ; 7.124 ; 7.494 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 7.983 ; 7.677 ; 7.677 ; 7.983 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 8.344 ; 7.992 ; 7.992 ; 8.344 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 8.115 ; 8.115 ; 8.115 ; 8.115 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 5.500 ;       ;       ; 5.500 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 5.939 ; 5.939 ; 5.939 ; 5.939 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.144 ; 6.144 ; 6.144 ; 6.144 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 7.179 ; 7.179 ; 7.179 ; 7.179 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.306 ;       ;       ; 5.306 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 6.733 ; 6.733 ; 6.733 ; 6.733 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.902 ;       ;       ; 5.902 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 6.803 ; 6.803 ; 6.803 ; 6.803 ;
; FP_EXAMINE          ; HLT_indicator        ; 7.592 ; 7.222 ; 7.222 ; 7.592 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 8.081 ; 7.775 ; 7.775 ; 8.081 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 8.442 ; 8.090 ; 8.090 ; 8.442 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 8.213 ; 8.213 ; 8.213 ; 8.213 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 5.598 ;       ;       ; 5.598 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 6.468 ; 6.468 ; 6.468 ; 6.468 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.170 ; 6.170 ; 6.170 ; 6.170 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.694 ; 6.694 ; 6.694 ; 6.694 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.151 ; 6.151 ; 6.151 ; 6.151 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.780 ; 6.780 ; 6.780 ; 6.780 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.684 ; 5.684 ; 5.684 ; 5.684 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.037 ; 6.037 ; 6.037 ; 6.037 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.242 ; 6.242 ; 6.242 ; 6.242 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 7.277 ; 7.277 ; 7.277 ; 7.277 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.404 ;       ;       ; 5.404 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.980 ; 5.980 ; 5.980 ; 5.980 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 6.000 ;       ;       ; 6.000 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.943 ; 6.943 ; 6.943 ; 6.943 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 7.066 ; 7.066 ; 7.066 ; 7.066 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; IRQ                 ; HLT_indicator        ; 5.380 ; 5.010 ; 5.010 ; 5.380 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 5.869 ; 5.563 ; 5.563 ; 5.869 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 6.230 ; 5.878 ; 5.878 ; 6.230 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 6.001 ; 6.001 ; 6.001 ; 6.001 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 3.386 ;       ;       ; 3.386 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.256 ; 4.256 ; 4.256 ; 4.256 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 3.958 ; 3.958 ; 3.958 ; 3.958 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.482 ; 4.482 ; 4.482 ; 4.482 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.568 ; 4.568 ; 4.568 ; 4.568 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 3.472 ; 3.472 ; 3.472 ; 3.472 ;
; IRQ                 ; mem_addr_bus_out[10] ; 3.825 ; 3.825 ; 3.825 ; 3.825 ;
; IRQ                 ; mem_addr_bus_out[11] ; 4.030 ; 4.030 ; 4.030 ; 4.030 ;
; IRQ                 ; mem_data_bus_out[0]  ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.192 ;       ;       ; 3.192 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.578 ; 3.578 ; 3.578 ; 3.578 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.912 ; 3.912 ; 3.912 ; 3.912 ;
; IRQ                 ; mem_data_bus_out[4]  ; 3.848 ; 3.848 ; 3.848 ; 3.848 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.768 ; 3.768 ; 3.768 ; 3.768 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.619 ; 4.619 ; 4.619 ; 4.619 ;
; IRQ                 ; mem_data_bus_out[7]  ; 3.788 ;       ;       ; 3.788 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.731 ; 4.731 ; 4.731 ; 4.731 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.854 ; 4.854 ; 4.854 ; 4.854 ;
; IRQ                 ; mem_data_bus_out[10] ; 3.829 ; 3.829 ; 3.829 ; 3.829 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; IRQ_ON              ; HLT_indicator        ; 5.475 ; 5.105 ; 5.105 ; 5.475 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 5.964 ; 5.658 ; 5.658 ; 5.964 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 6.325 ; 5.973 ; 5.973 ; 6.325 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 6.096 ; 6.096 ; 6.096 ; 6.096 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 3.481 ;       ;       ; 3.481 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.351 ; 4.351 ; 4.351 ; 4.351 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.053 ; 4.053 ; 4.053 ; 4.053 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.577 ; 4.577 ; 4.577 ; 4.577 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.034 ; 4.034 ; 4.034 ; 4.034 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.663 ; 4.663 ; 4.663 ; 4.663 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 4.125 ; 4.125 ; 4.125 ; 4.125 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 5.160 ; 5.160 ; 5.160 ; 5.160 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.287 ;       ;       ; 3.287 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 4.007 ; 4.007 ; 4.007 ; 4.007 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 3.943 ; 3.943 ; 3.943 ; 3.943 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.863 ; 3.863 ; 3.863 ; 3.863 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.714 ; 4.714 ; 4.714 ; 4.714 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 3.883 ;       ;       ; 3.883 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.949 ; 4.949 ; 4.949 ; 4.949 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 3.924 ; 3.924 ; 3.924 ; 3.924 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.784 ; 4.784 ; 4.784 ; 4.784 ;
; NEXT_STATE          ; HLT_indicator        ; 4.999 ; 4.629 ; 4.629 ; 4.999 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 5.488 ; 5.182 ; 5.182 ; 5.488 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 5.849 ; 5.497 ; 5.497 ; 5.849 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 5.620 ; 5.620 ; 5.620 ; 5.620 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.005 ;       ;       ; 3.005 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.875 ; 3.875 ; 3.875 ; 3.875 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.558 ; 3.558 ; 3.558 ; 3.558 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.187 ; 4.187 ; 4.187 ; 4.187 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.444 ; 3.444 ; 3.444 ; 3.444 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.684 ; 4.684 ; 4.684 ; 4.684 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 2.811 ;       ;       ; 2.811 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.197 ; 3.197 ; 3.197 ; 3.197 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.467 ; 3.467 ; 3.467 ; 3.467 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.387 ; 3.387 ; 3.387 ; 3.387 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.407 ;       ;       ; 3.407 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.473 ; 4.473 ; 4.473 ; 4.473 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 7.357 ; 6.987 ; 6.987 ; 7.357 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 7.846 ; 7.540 ; 7.540 ; 7.846 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 8.207 ; 7.855 ; 7.855 ; 8.207 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 7.978 ; 7.978 ; 7.978 ; 7.978 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 5.363 ;       ;       ; 5.363 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.233 ; 6.233 ; 6.233 ; 6.233 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.449 ; 5.449 ; 5.449 ; 5.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.169 ;       ;       ; 5.169 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.889 ; 5.889 ; 5.889 ; 5.889 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.765 ;       ;       ; 5.765 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.708 ; 6.708 ; 6.708 ; 6.708 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 7.195 ; 6.825 ; 6.825 ; 7.195 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 7.684 ; 7.378 ; 7.378 ; 7.684 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 8.045 ; 7.693 ; 7.693 ; 8.045 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 7.816 ; 7.816 ; 7.816 ; 7.816 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 5.201 ;       ;       ; 5.201 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 5.845 ; 5.845 ; 5.845 ; 5.845 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.880 ; 6.880 ; 6.880 ; 6.880 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.007 ;       ;       ; 5.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.603 ;       ;       ; 5.603 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.504 ; 6.504 ; 6.504 ; 6.504 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 7.188 ; 6.818 ; 6.818 ; 7.188 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 7.677 ; 7.371 ; 7.371 ; 7.677 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 8.038 ; 7.686 ; 7.686 ; 8.038 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 7.809 ; 7.809 ; 7.809 ; 7.809 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 5.194 ;       ;       ; 5.194 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.064 ; 6.064 ; 6.064 ; 6.064 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 5.633 ; 5.633 ; 5.633 ; 5.633 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 5.838 ; 5.838 ; 5.838 ; 5.838 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.000 ;       ;       ; 5.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.386 ; 5.386 ; 5.386 ; 5.386 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.656 ; 5.656 ; 5.656 ; 5.656 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 6.427 ; 6.427 ; 6.427 ; 6.427 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.596 ;       ;       ; 5.596 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.497 ; 6.497 ; 6.497 ; 6.497 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 7.194 ; 6.824 ; 6.824 ; 7.194 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 7.683 ; 7.377 ; 7.377 ; 7.683 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 8.044 ; 7.692 ; 7.692 ; 8.044 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 7.815 ; 7.815 ; 7.815 ; 7.815 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 5.200 ;       ;       ; 5.200 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.286 ; 5.286 ; 5.286 ; 5.286 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.006 ;       ;       ; 5.006 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 6.433 ; 6.433 ; 6.433 ; 6.433 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.602 ;       ;       ; 5.602 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 7.300 ; 6.930 ; 6.930 ; 7.300 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 7.789 ; 7.483 ; 7.483 ; 7.789 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 8.150 ; 7.798 ; 7.798 ; 8.150 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 7.921 ; 7.921 ; 7.921 ; 7.921 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 5.306 ;       ;       ; 5.306 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.488 ; 6.488 ; 6.488 ; 6.488 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.112 ;       ;       ; 5.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.609 ; 6.609 ; 6.609 ; 6.609 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 7.324 ; 6.954 ; 6.954 ; 7.324 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 7.813 ; 7.507 ; 7.507 ; 7.813 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 8.174 ; 7.822 ; 7.822 ; 8.174 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 7.945 ; 7.945 ; 7.945 ; 7.945 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 5.330 ;       ;       ; 5.330 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.200 ; 6.200 ; 6.200 ; 6.200 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.416 ; 5.416 ; 5.416 ; 5.416 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.136 ;       ;       ; 5.136 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.522 ; 5.522 ; 5.522 ; 5.522 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.856 ; 5.856 ; 5.856 ; 5.856 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.712 ; 5.712 ; 5.712 ; 5.712 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.732 ;       ;       ; 5.732 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.798 ; 6.798 ; 6.798 ; 6.798 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 7.210 ; 6.840 ; 6.840 ; 7.210 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 7.699 ; 7.393 ; 7.393 ; 7.699 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 8.060 ; 7.708 ; 7.708 ; 8.060 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 7.831 ; 7.831 ; 7.831 ; 7.831 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.216 ;       ;       ; 5.216 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.302 ; 5.302 ; 5.302 ; 5.302 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.022 ;       ;       ; 5.022 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.742 ; 5.742 ; 5.742 ; 5.742 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.618 ;       ;       ; 5.618 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 7.187 ; 6.817 ; 6.817 ; 7.187 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 7.676 ; 7.370 ; 7.370 ; 7.676 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 8.037 ; 7.685 ; 7.685 ; 8.037 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 7.808 ; 7.808 ; 7.808 ; 7.808 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 5.193 ;       ;       ; 5.193 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.746 ; 5.746 ; 5.746 ; 5.746 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 4.999 ;       ;       ; 4.999 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.385 ; 5.385 ; 5.385 ; 5.385 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.719 ; 5.719 ; 5.719 ; 5.719 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.595 ;       ;       ; 5.595 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 7.547 ; 7.177 ; 7.177 ; 7.547 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 8.036 ; 7.730 ; 7.730 ; 8.036 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 8.397 ; 8.045 ; 8.045 ; 8.397 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 8.168 ; 8.168 ; 8.168 ; 8.168 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 5.553 ;       ;       ; 5.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.423 ; 6.423 ; 6.423 ; 6.423 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 7.232 ; 7.232 ; 7.232 ; 7.232 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.359 ;       ;       ; 5.359 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.079 ; 6.079 ; 6.079 ; 6.079 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.015 ; 6.015 ; 6.015 ; 6.015 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.898 ; 6.898 ; 6.898 ; 6.898 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.856 ; 6.856 ; 6.856 ; 6.856 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 7.340 ; 6.970 ; 6.970 ; 7.340 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 7.829 ; 7.523 ; 7.523 ; 7.829 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 8.190 ; 7.838 ; 7.838 ; 8.190 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 7.961 ; 7.961 ; 7.961 ; 7.961 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 5.346 ;       ;       ; 5.346 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.899 ; 5.899 ; 5.899 ; 5.899 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.152 ;       ;       ; 5.152 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.808 ; 5.808 ; 5.808 ; 5.808 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.748 ;       ;       ; 5.748 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 5.115 ; 4.745 ; 4.745 ; 5.115 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 5.604 ; 5.298 ; 5.298 ; 5.604 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 5.965 ; 5.613 ; 5.613 ; 5.965 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.121 ;       ;       ; 3.121 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.217 ; 4.217 ; 4.217 ; 4.217 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.674 ; 3.674 ; 3.674 ; 3.674 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.207 ; 3.207 ; 3.207 ; 3.207 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.560 ; 3.560 ; 3.560 ; 3.560 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 2.927 ;       ;       ; 2.927 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.647 ; 3.647 ; 3.647 ; 3.647 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.503 ; 3.503 ; 3.503 ; 3.503 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.523 ;       ;       ; 3.523 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.589 ; 4.589 ; 4.589 ; 4.589 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.564 ; 3.564 ; 3.564 ; 3.564 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 5.015 ; 4.645 ; 4.645 ; 5.015 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 5.504 ; 5.198 ; 5.198 ; 5.504 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 5.865 ; 5.513 ; 5.513 ; 5.865 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.021 ;       ;       ; 3.021 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.891 ; 3.891 ; 3.891 ; 3.891 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.107 ; 3.107 ; 3.107 ; 3.107 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.460 ; 3.460 ; 3.460 ; 3.460 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 3.665 ; 3.665 ; 3.665 ; 3.665 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.700 ; 4.700 ; 4.700 ; 4.700 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 2.827 ;       ;       ; 2.827 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.213 ; 3.213 ; 3.213 ; 3.213 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.547 ; 3.547 ; 3.547 ; 3.547 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.483 ; 3.483 ; 3.483 ; 3.483 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.403 ; 3.403 ; 3.403 ; 3.403 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 4.254 ; 4.254 ; 4.254 ; 4.254 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.423 ;       ;       ; 3.423 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.489 ; 4.489 ; 4.489 ; 4.489 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.464 ; 3.464 ; 3.464 ; 3.464 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 4.324 ; 4.324 ; 4.324 ; 4.324 ;
; not_reset           ; HLT_indicator        ; 8.143 ; 7.773 ; 7.773 ; 8.143 ;
; not_reset           ; mem_addr_bus_out[0]  ; 8.632 ; 8.326 ; 8.326 ; 8.632 ;
; not_reset           ; mem_addr_bus_out[1]  ; 8.993 ; 8.641 ; 8.641 ; 8.993 ;
; not_reset           ; mem_addr_bus_out[2]  ; 8.764 ; 8.764 ; 8.764 ; 8.764 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.149 ;       ;       ; 6.149 ;
; not_reset           ; mem_addr_bus_out[4]  ; 7.019 ; 7.019 ; 7.019 ; 7.019 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; not_reset           ; mem_addr_bus_out[6]  ; 7.245 ; 7.245 ; 7.245 ; 7.245 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.702 ; 6.702 ; 6.702 ; 6.702 ;
; not_reset           ; mem_addr_bus_out[8]  ; 7.331 ; 7.331 ; 7.331 ; 7.331 ;
; not_reset           ; mem_addr_bus_out[9]  ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.588 ; 6.588 ; 6.588 ; 6.588 ;
; not_reset           ; mem_addr_bus_out[11] ; 6.793 ; 6.793 ; 6.793 ; 6.793 ;
; not_reset           ; mem_data_bus_out[0]  ; 7.828 ; 7.828 ; 7.828 ; 7.828 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.955 ;       ;       ; 5.955 ;
; not_reset           ; mem_data_bus_out[2]  ; 6.341 ; 6.341 ; 6.341 ; 6.341 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; not_reset           ; mem_data_bus_out[4]  ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; not_reset           ; mem_data_bus_out[5]  ; 6.531 ; 6.531 ; 6.531 ; 6.531 ;
; not_reset           ; mem_data_bus_out[6]  ; 7.382 ; 7.382 ; 7.382 ; 7.382 ;
; not_reset           ; mem_data_bus_out[7]  ; 6.551 ;       ;       ; 6.551 ;
; not_reset           ; mem_data_bus_out[8]  ; 7.494 ; 7.494 ; 7.494 ; 7.494 ;
; not_reset           ; mem_data_bus_out[9]  ; 7.617 ; 7.617 ; 7.617 ; 7.617 ;
; not_reset           ; mem_data_bus_out[10] ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; not_reset           ; mem_data_bus_out[11] ; 7.452 ; 7.452 ; 7.452 ; 7.452 ;
+---------------------+----------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 4.633 ; 4.633 ; 4.633 ; 4.633 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.091 ; 4.091 ; 4.091 ; 4.091 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.391 ;       ;       ; 3.391 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.963 ; 3.963 ; 3.963 ; 3.963 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.487 ; 4.487 ; 4.487 ; 4.487 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.944 ; 3.944 ; 3.944 ; 3.944 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.477 ; 3.477 ; 3.477 ; 3.477 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.830 ; 3.830 ; 3.830 ; 3.830 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.035 ; 4.035 ; 4.035 ; 4.035 ;
; END_STATE           ; mem_data_bus_out[0]  ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.197 ;       ;       ; 3.197 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; END_STATE           ; mem_data_bus_out[6]  ; 4.624 ; 4.624 ; 4.624 ; 4.624 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.793 ;       ;       ; 3.793 ;
; END_STATE           ; mem_data_bus_out[8]  ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.834 ; 3.834 ; 3.834 ; 3.834 ;
; END_STATE           ; mem_data_bus_out[11] ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.742 ; 6.742 ; 6.742 ; 6.742 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 7.038 ; 7.038 ; 7.038 ; 7.038 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.200 ; 6.200 ; 6.200 ; 6.200 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.500 ;       ;       ; 5.500 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.939 ; 5.939 ; 5.939 ; 5.939 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.144 ; 6.144 ; 6.144 ; 6.144 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 7.179 ; 7.179 ; 7.179 ; 7.179 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.306 ;       ;       ; 5.306 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 6.733 ; 6.733 ; 6.733 ; 6.733 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.902 ;       ;       ; 5.902 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 6.803 ; 6.803 ; 6.803 ; 6.803 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.471 ; 6.471 ; 6.471 ; 6.471 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.196 ; 6.196 ; 6.196 ; 6.196 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 5.496 ;       ;       ; 5.496 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.366 ; 6.366 ; 6.366 ; 6.366 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.068 ; 6.068 ; 6.068 ; 6.068 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.678 ; 6.678 ; 6.678 ; 6.678 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.302 ;       ;       ; 5.302 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.898 ;       ;       ; 5.898 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.841 ; 6.841 ; 6.841 ; 6.841 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.964 ; 6.964 ; 6.964 ; 6.964 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 5.939 ; 5.939 ; 5.939 ; 5.939 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 6.799 ; 6.799 ; 6.799 ; 6.799 ;
; FP_EXAMINE          ; HLT_indicator        ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 5.597 ;       ;       ; 5.597 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.169 ; 6.169 ; 6.169 ; 6.169 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.779 ; 6.779 ; 6.779 ; 6.779 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.241 ; 6.241 ; 6.241 ; 6.241 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 7.276 ; 7.276 ; 7.276 ; 7.276 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.403 ;       ;       ; 5.403 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 5.999 ;       ;       ; 5.999 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.942 ; 6.942 ; 6.942 ; 6.942 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 7.065 ; 7.065 ; 7.065 ; 7.065 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; IRQ                 ; HLT_indicator        ; 4.199 ; 4.199 ; 4.199 ; 4.199 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 4.762 ; 4.762 ; 4.762 ; 4.762 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 3.924 ; 3.924 ; 3.924 ; 3.924 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 3.224 ;       ;       ; 3.224 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.094 ; 4.094 ; 4.094 ; 4.094 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.320 ; 4.320 ; 4.320 ; 4.320 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 3.777 ; 3.777 ; 3.777 ; 3.777 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.406 ; 4.406 ; 4.406 ; 4.406 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 3.310 ; 3.310 ; 3.310 ; 3.310 ;
; IRQ                 ; mem_addr_bus_out[10] ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; IRQ                 ; mem_addr_bus_out[11] ; 3.868 ; 3.868 ; 3.868 ; 3.868 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.030 ;       ;       ; 3.030 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.750 ; 3.750 ; 3.750 ; 3.750 ;
; IRQ                 ; mem_data_bus_out[4]  ; 3.686 ; 3.686 ; 3.686 ; 3.686 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.606 ; 3.606 ; 3.606 ; 3.606 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.457 ; 4.457 ; 4.457 ; 4.457 ;
; IRQ                 ; mem_data_bus_out[7]  ; 3.626 ;       ;       ; 3.626 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.569 ; 4.569 ; 4.569 ; 4.569 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; IRQ                 ; mem_data_bus_out[10] ; 3.667 ; 3.667 ; 3.667 ; 3.667 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; IRQ_ON              ; HLT_indicator        ; 4.218 ; 4.218 ; 4.218 ; 4.218 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.781 ; 4.781 ; 4.781 ; 4.781 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 3.943 ; 3.943 ; 3.943 ; 3.943 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 3.243 ;       ;       ; 3.243 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.113 ; 4.113 ; 4.113 ; 4.113 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 3.682 ; 3.682 ; 3.682 ; 3.682 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.922 ; 4.922 ; 4.922 ; 4.922 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.049 ;       ;       ; 3.049 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 3.435 ; 3.435 ; 3.435 ; 3.435 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 3.769 ; 3.769 ; 3.769 ; 3.769 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.625 ; 3.625 ; 3.625 ; 3.625 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.476 ; 4.476 ; 4.476 ; 4.476 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 3.645 ;       ;       ; 3.645 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.588 ; 4.588 ; 4.588 ; 4.588 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 3.686 ; 3.686 ; 3.686 ; 3.686 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; NEXT_STATE          ; HLT_indicator        ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.247 ; 4.247 ; 4.247 ; 4.247 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.005 ;       ;       ; 3.005 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.875 ; 3.875 ; 3.875 ; 3.875 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.558 ; 3.558 ; 3.558 ; 3.558 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.187 ; 4.187 ; 4.187 ; 4.187 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.444 ; 3.444 ; 3.444 ; 3.444 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.684 ; 4.684 ; 4.684 ; 4.684 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 2.811 ;       ;       ; 2.811 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.197 ; 3.197 ; 3.197 ; 3.197 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.467 ; 3.467 ; 3.467 ; 3.467 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.387 ; 3.387 ; 3.387 ; 3.387 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.407 ;       ;       ; 3.407 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.473 ; 4.473 ; 4.473 ; 4.473 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 5.363 ;       ;       ; 5.363 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.233 ; 6.233 ; 6.233 ; 6.233 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.449 ; 5.449 ; 5.449 ; 5.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.169 ;       ;       ; 5.169 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.889 ; 5.889 ; 5.889 ; 5.889 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.765 ;       ;       ; 5.765 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.708 ; 6.708 ; 6.708 ; 6.708 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.443 ; 6.443 ; 6.443 ; 6.443 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.739 ; 6.739 ; 6.739 ; 6.739 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 5.201 ;       ;       ; 5.201 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 5.845 ; 5.845 ; 5.845 ; 5.845 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.880 ; 6.880 ; 6.880 ; 6.880 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.007 ;       ;       ; 5.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.603 ;       ;       ; 5.603 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.504 ; 6.504 ; 6.504 ; 6.504 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.169 ; 6.169 ; 6.169 ; 6.169 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.436 ; 6.436 ; 6.436 ; 6.436 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 5.194 ;       ;       ; 5.194 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.064 ; 6.064 ; 6.064 ; 6.064 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 5.633 ; 5.633 ; 5.633 ; 5.633 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 5.838 ; 5.838 ; 5.838 ; 5.838 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.000 ;       ;       ; 5.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.386 ; 5.386 ; 5.386 ; 5.386 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.656 ; 5.656 ; 5.656 ; 5.656 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 6.427 ; 6.427 ; 6.427 ; 6.427 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.596 ;       ;       ; 5.596 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.497 ; 6.497 ; 6.497 ; 6.497 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.175 ; 6.175 ; 6.175 ; 6.175 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 5.200 ;       ;       ; 5.200 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.286 ; 5.286 ; 5.286 ; 5.286 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.006 ;       ;       ; 5.006 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 6.433 ; 6.433 ; 6.433 ; 6.433 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.602 ;       ;       ; 5.602 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 5.306 ;       ;       ; 5.306 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.488 ; 6.488 ; 6.488 ; 6.488 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.112 ;       ;       ; 5.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.609 ; 6.609 ; 6.609 ; 6.609 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.030 ; 6.030 ; 6.030 ; 6.030 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 5.330 ;       ;       ; 5.330 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.200 ; 6.200 ; 6.200 ; 6.200 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.416 ; 5.416 ; 5.416 ; 5.416 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.136 ;       ;       ; 5.136 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.522 ; 5.522 ; 5.522 ; 5.522 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.856 ; 5.856 ; 5.856 ; 5.856 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.712 ; 5.712 ; 5.712 ; 5.712 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.732 ;       ;       ; 5.732 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.798 ; 6.798 ; 6.798 ; 6.798 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.216 ;       ;       ; 5.216 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.302 ; 5.302 ; 5.302 ; 5.302 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.022 ;       ;       ; 5.022 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.742 ; 5.742 ; 5.742 ; 5.742 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.618 ;       ;       ; 5.618 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.168 ; 6.168 ; 6.168 ; 6.168 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.731 ; 6.731 ; 6.731 ; 6.731 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 5.193 ;       ;       ; 5.193 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.746 ; 5.746 ; 5.746 ; 5.746 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 4.999 ;       ;       ; 4.999 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.385 ; 5.385 ; 5.385 ; 5.385 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.719 ; 5.719 ; 5.719 ; 5.719 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.595 ;       ;       ; 5.595 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 5.553 ;       ;       ; 5.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.423 ; 6.423 ; 6.423 ; 6.423 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 7.232 ; 7.232 ; 7.232 ; 7.232 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.359 ;       ;       ; 5.359 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.079 ; 6.079 ; 6.079 ; 6.079 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.015 ; 6.015 ; 6.015 ; 6.015 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.898 ; 6.898 ; 6.898 ; 6.898 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.856 ; 6.856 ; 6.856 ; 6.856 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.321 ; 6.321 ; 6.321 ; 6.321 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.588 ; 6.588 ; 6.588 ; 6.588 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.046 ; 6.046 ; 6.046 ; 6.046 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 5.346 ;       ;       ; 5.346 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.899 ; 5.899 ; 5.899 ; 5.899 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.152 ;       ;       ; 5.152 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.808 ; 5.808 ; 5.808 ; 5.808 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.748 ;       ;       ; 5.748 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.363 ; 4.363 ; 4.363 ; 4.363 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.121 ;       ;       ; 3.121 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.217 ; 4.217 ; 4.217 ; 4.217 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.674 ; 3.674 ; 3.674 ; 3.674 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.207 ; 3.207 ; 3.207 ; 3.207 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.560 ; 3.560 ; 3.560 ; 3.560 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 2.927 ;       ;       ; 2.927 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.647 ; 3.647 ; 3.647 ; 3.647 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.503 ; 3.503 ; 3.503 ; 3.503 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.523 ;       ;       ; 3.523 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.589 ; 4.589 ; 4.589 ; 4.589 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.564 ; 3.564 ; 3.564 ; 3.564 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.263 ; 4.263 ; 4.263 ; 4.263 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.559 ; 4.559 ; 4.559 ; 4.559 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 3.721 ; 3.721 ; 3.721 ; 3.721 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.021 ;       ;       ; 3.021 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.891 ; 3.891 ; 3.891 ; 3.891 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.107 ; 3.107 ; 3.107 ; 3.107 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.460 ; 3.460 ; 3.460 ; 3.460 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 3.665 ; 3.665 ; 3.665 ; 3.665 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.700 ; 4.700 ; 4.700 ; 4.700 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 2.827 ;       ;       ; 2.827 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.213 ; 3.213 ; 3.213 ; 3.213 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.547 ; 3.547 ; 3.547 ; 3.547 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.483 ; 3.483 ; 3.483 ; 3.483 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.403 ; 3.403 ; 3.403 ; 3.403 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 4.254 ; 4.254 ; 4.254 ; 4.254 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.423 ;       ;       ; 3.423 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.489 ; 4.489 ; 4.489 ; 4.489 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.464 ; 3.464 ; 3.464 ; 3.464 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 4.324 ; 4.324 ; 4.324 ; 4.324 ;
; not_reset           ; HLT_indicator        ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; not_reset           ; mem_addr_bus_out[0]  ; 6.421 ; 6.741 ; 6.741 ; 6.421 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.776 ; 7.037 ; 7.037 ; 6.776 ;
; not_reset           ; mem_addr_bus_out[2]  ; 5.778 ; 6.199 ; 6.199 ; 5.778 ;
; not_reset           ; mem_addr_bus_out[3]  ; 5.499 ;       ;       ; 5.499 ;
; not_reset           ; mem_addr_bus_out[4]  ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; not_reset           ; mem_addr_bus_out[6]  ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.052 ; 6.052 ; 6.052 ; 6.052 ;
; not_reset           ; mem_addr_bus_out[8]  ; 6.681 ; 6.681 ; 6.681 ; 6.681 ;
; not_reset           ; mem_addr_bus_out[9]  ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; not_reset           ; mem_addr_bus_out[10] ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; not_reset           ; mem_addr_bus_out[11] ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; not_reset           ; mem_data_bus_out[0]  ; 7.178 ; 7.178 ; 7.178 ; 7.178 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.305 ;       ;       ; 5.305 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.025 ; 6.025 ; 6.025 ; 6.025 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.881 ; 5.881 ; 5.881 ; 5.881 ;
; not_reset           ; mem_data_bus_out[6]  ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.901 ;       ;       ; 5.901 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; not_reset           ; mem_data_bus_out[10] ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; not_reset           ; mem_data_bus_out[11] ; 6.802 ; 6.802 ; 6.802 ; 6.802 ;
+---------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+--------+----------+----------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal  ; Minimum Pulse Width ;
+------------------+---------+--------+----------+----------+---------------------+
; Worst-case Slack ; -17.550 ; -2.603 ; -27.950  ; -7.718   ; -10.718             ;
;  ASSERT_CONTROL  ; -16.351 ; -1.858 ; -26.744  ; -6.973   ; -8.994              ;
;  clk_in          ; -17.550 ; -2.603 ; -27.950  ; -7.718   ; -10.718             ;
; Design-wide TNS  ; -33.901 ; -4.461 ; -710.883 ; -100.722 ; -2323.482           ;
;  ASSERT_CONTROL  ; -16.351 ; -1.858 ; -346.801 ; -45.146  ; -755.507            ;
;  clk_in          ; -17.550 ; -2.603 ; -364.082 ; -55.576  ; -1567.975           ;
+------------------+---------+--------+----------+----------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 2.277  ; 2.277  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.377  ; 3.377  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 7.260  ; 7.260  ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 7.258  ; 7.258  ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 7.550  ; 7.550  ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 3.436  ; 3.436  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 3.618  ; 3.618  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 2.415  ; 2.415  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.739  ; 0.739  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 4.242  ; 4.242  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 3.022  ; 3.022  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 6.824  ; 6.824  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 6.430  ; 6.430  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 6.422  ; 6.422  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 6.429  ; 6.429  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 6.713  ; 6.713  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 6.838  ; 6.838  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 6.463  ; 6.463  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 6.424  ; 6.424  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 7.480  ; 7.480  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 6.865  ; 6.865  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 2.732  ; 2.732  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.445  ; 2.445  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 9.000  ; 9.000  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; 3.499  ; 3.499  ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; 4.599  ; 4.599  ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 8.482  ; 8.482  ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 8.480  ; 8.480  ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 8.772  ; 8.772  ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; 4.658  ; 4.658  ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 4.840  ; 4.840  ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 3.637  ; 3.637  ; Rise       ; clk_in          ;
; START                ; clk_in         ; 1.961  ; 1.961  ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; 5.464  ; 5.464  ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; 4.244  ; 4.244  ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 8.702  ; 8.702  ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 8.046  ; 8.046  ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 7.652  ; 7.652  ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 7.644  ; 7.644  ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 7.651  ; 7.651  ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 7.935  ; 7.935  ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 8.060  ; 8.060  ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 7.685  ; 7.685  ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 7.646  ; 7.646  ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 8.702  ; 8.702  ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 8.087  ; 8.087  ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 3.954  ; 3.954  ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 3.667  ; 3.667  ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; 10.222 ; 10.222 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 3.476  ; 3.476  ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 4.576  ; 4.576  ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; 8.459  ; 8.459  ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; 8.457  ; 8.457  ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; 8.749  ; 8.749  ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 4.635  ; 4.635  ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 4.817  ; 4.817  ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 3.614  ; 3.614  ; Fall       ; clk_in          ;
; START                ; clk_in         ; 1.938  ; 1.938  ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; 5.441  ; 5.441  ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 4.221  ; 4.221  ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 8.679  ; 8.679  ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; 8.023  ; 8.023  ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; 7.629  ; 7.629  ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; 7.621  ; 7.621  ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; 7.628  ; 7.628  ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; 7.912  ; 7.912  ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; 8.037  ; 8.037  ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; 7.662  ; 7.662  ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; 7.623  ; 7.623  ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; 8.679  ; 8.679  ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; 8.064  ; 8.064  ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 3.931  ; 3.931  ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 3.644  ; 3.644  ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; 10.199 ; 10.199 ; Fall       ; clk_in          ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.636  ; 0.636  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; -0.264 ; -0.264 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -2.373 ; -2.373 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.369 ; -2.369 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.470 ; -2.470 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.036 ; -0.036 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.052 ; -0.052 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.491  ; 0.491  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.435  ; 1.435  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.558 ; -1.558 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 1.858  ; 1.858  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 0.461  ; 0.461  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -2.236 ; -2.236 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.074 ; -2.074 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -2.067 ; -2.067 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -2.073 ; -2.073 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -2.179 ; -2.179 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.203 ; -2.203 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.089 ; -2.089 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.066 ; -2.066 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -2.426 ; -2.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.219 ; -2.219 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 0.174  ; 0.174  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 0.461  ; 0.461  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -1.601 ; -1.601 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; clk_in         ; -0.466 ; -0.466 ; Rise       ; clk_in          ;
; END_STATE            ; clk_in         ; -0.893 ; -0.893 ; Rise       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -3.002 ; -3.002 ; Rise       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -2.998 ; -2.998 ; Rise       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -3.099 ; -3.099 ; Rise       ; clk_in          ;
; IRQ                  ; clk_in         ; -0.726 ; -0.726 ; Rise       ; clk_in          ;
; IRQ_ON               ; clk_in         ; -0.745 ; -0.745 ; Rise       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; -0.507 ; -0.507 ; Rise       ; clk_in          ;
; START                ; clk_in         ; -0.208 ; -0.208 ; Rise       ; clk_in          ;
; STEP                 ; clk_in         ; -2.187 ; -2.187 ; Rise       ; clk_in          ;
; clk_in               ; clk_in         ; -0.041 ; -0.041 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; -0.523 ; -0.523 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -2.865 ; -2.865 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -2.703 ; -2.703 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -2.696 ; -2.696 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -2.702 ; -2.702 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -2.808 ; -2.808 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -2.832 ; -2.832 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -2.718 ; -2.718 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -2.695 ; -2.695 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -3.055 ; -3.055 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -2.848 ; -2.848 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; -0.623 ; -0.623 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; -0.523 ; -0.523 ; Rise       ; clk_in          ;
; not_reset            ; clk_in         ; -2.230 ; -2.230 ; Rise       ; clk_in          ;
; ASSERT_CONTROL       ; clk_in         ; 1.381  ; 1.381  ; Fall       ; clk_in          ;
; END_STATE            ; clk_in         ; 0.274  ; 0.274  ; Fall       ; clk_in          ;
; FP_ADDR_LOAD         ; clk_in         ; -2.085 ; -2.085 ; Fall       ; clk_in          ;
; FP_DEPOSIT           ; clk_in         ; -2.081 ; -2.081 ; Fall       ; clk_in          ;
; FP_EXAMINE           ; clk_in         ; -2.182 ; -2.182 ; Fall       ; clk_in          ;
; IRQ                  ; clk_in         ; 0.709  ; 0.709  ; Fall       ; clk_in          ;
; IRQ_ON               ; clk_in         ; 0.693  ; 0.693  ; Fall       ; clk_in          ;
; NEXT_STATE           ; clk_in         ; 1.236  ; 1.236  ; Fall       ; clk_in          ;
; START                ; clk_in         ; 2.180  ; 2.180  ; Fall       ; clk_in          ;
; STEP                 ; clk_in         ; -1.270 ; -1.270 ; Fall       ; clk_in          ;
; clk_in               ; clk_in         ; 2.603  ; 2.603  ; Fall       ; clk_in          ;
; mem_data_bus_in[*]   ; clk_in         ; 1.206  ; 1.206  ; Fall       ; clk_in          ;
;  mem_data_bus_in[0]  ; clk_in         ; -1.948 ; -1.948 ; Fall       ; clk_in          ;
;  mem_data_bus_in[1]  ; clk_in         ; -1.786 ; -1.786 ; Fall       ; clk_in          ;
;  mem_data_bus_in[2]  ; clk_in         ; -1.779 ; -1.779 ; Fall       ; clk_in          ;
;  mem_data_bus_in[3]  ; clk_in         ; -1.785 ; -1.785 ; Fall       ; clk_in          ;
;  mem_data_bus_in[4]  ; clk_in         ; -1.891 ; -1.891 ; Fall       ; clk_in          ;
;  mem_data_bus_in[5]  ; clk_in         ; -1.915 ; -1.915 ; Fall       ; clk_in          ;
;  mem_data_bus_in[6]  ; clk_in         ; -1.801 ; -1.801 ; Fall       ; clk_in          ;
;  mem_data_bus_in[7]  ; clk_in         ; -1.778 ; -1.778 ; Fall       ; clk_in          ;
;  mem_data_bus_in[8]  ; clk_in         ; -2.138 ; -2.138 ; Fall       ; clk_in          ;
;  mem_data_bus_in[9]  ; clk_in         ; -1.931 ; -1.931 ; Fall       ; clk_in          ;
;  mem_data_bus_in[10] ; clk_in         ; 0.919  ; 0.919  ; Fall       ; clk_in          ;
;  mem_data_bus_in[11] ; clk_in         ; 1.206  ; 1.206  ; Fall       ; clk_in          ;
; not_reset            ; clk_in         ; -1.313 ; -1.313 ; Fall       ; clk_in          ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 26.158 ; 26.158 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 28.647 ; 28.647 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 27.747 ; 27.747 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 28.647 ; 28.647 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 28.498 ; 28.498 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 20.790 ; 20.790 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 23.018 ; 23.018 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 22.241 ; 22.241 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 23.674 ; 23.674 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 22.284 ; 22.284 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 23.825 ; 23.825 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 21.104 ; 21.104 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 21.919 ; 21.919 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 22.535 ; 22.535 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 25.561 ; 25.561 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 25.561 ; 25.561 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 20.394 ; 20.394 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 21.316 ; 21.316 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 22.071 ; 22.071 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 21.922 ; 21.922 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 21.715 ; 21.715 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 24.346 ; 24.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 22.011 ; 22.011 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 24.650 ; 24.650 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 24.988 ; 24.988 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 21.890 ; 21.890 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 24.560 ; 24.560 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 20.924 ; 20.924 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.773 ; 10.773 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 23.413 ; 23.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 22.513 ; 22.513 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 23.413 ; 23.413 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.264 ; 23.264 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 15.556 ; 15.556 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 17.784 ; 17.784 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 17.007 ; 17.007 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 18.440 ; 18.440 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 16.612 ; 16.612 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 18.591 ; 18.591 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 15.870 ; 15.870 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 16.685 ; 16.685 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 17.301 ; 17.301 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 20.327 ; 20.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 20.327 ; 20.327 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 15.160 ; 15.160 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 16.082 ; 16.082 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 16.837 ; 16.837 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 16.688 ; 16.688 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 16.481 ; 16.481 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 19.112 ; 19.112 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.777 ; 16.777 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 19.416 ; 19.416 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 19.754 ; 19.754 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 16.656 ; 16.656 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 19.326 ; 19.326 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 26.903 ; 26.903 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 29.392 ; 29.392 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 28.492 ; 28.492 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 29.392 ; 29.392 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 29.243 ; 29.243 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 21.535 ; 21.535 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 23.763 ; 23.763 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 22.986 ; 22.986 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 24.419 ; 24.419 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 23.029 ; 23.029 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 24.570 ; 24.570 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 21.849 ; 21.849 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 22.664 ; 22.664 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 23.280 ; 23.280 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 26.306 ; 26.306 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 26.306 ; 26.306 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 21.139 ; 21.139 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 22.061 ; 22.061 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 22.816 ; 22.816 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 22.667 ; 22.667 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 22.460 ; 22.460 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 25.091 ; 25.091 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 22.756 ; 22.756 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 25.395 ; 25.395 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 25.733 ; 25.733 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 22.635 ; 22.635 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 25.305 ; 25.305 ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 21.669 ; 21.669 ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 11.518 ; 11.518 ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 24.158 ; 24.158 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 23.258 ; 23.258 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 24.158 ; 24.158 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 24.009 ; 24.009 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 16.301 ; 16.301 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 18.529 ; 18.529 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 17.752 ; 17.752 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 19.185 ; 19.185 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 17.357 ; 17.357 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 19.336 ; 19.336 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 16.615 ; 16.615 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 17.430 ; 17.430 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 18.046 ; 18.046 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 21.072 ; 21.072 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 21.072 ; 21.072 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 15.905 ; 15.905 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 16.827 ; 16.827 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 17.582 ; 17.582 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 17.433 ; 17.433 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 17.226 ; 17.226 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 19.857 ; 19.857 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 17.522 ; 17.522 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 20.161 ; 20.161 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 20.499 ; 20.499 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 17.401 ; 17.401 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 20.071 ; 20.071 ; Fall       ; clk_in          ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.939 ; 3.939 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.502 ; 4.502 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.664 ; 3.664 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.834 ; 3.834 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.536 ; 3.536 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.060 ; 4.060 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.517 ; 3.517 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.146 ; 4.146 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.050 ; 3.050 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.608 ; 3.608 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.643 ; 4.643 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.156 ; 3.156 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.490 ; 3.490 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.426 ; 3.426 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.346 ; 3.346 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 4.197 ; 4.197 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.366 ; 3.366 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 4.309 ; 4.309 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.432 ; 4.432 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.407 ; 3.407 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.939 ; 3.939 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.062 ; 4.062 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 4.206 ; 4.206 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.502 ; 4.502 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 3.664 ; 3.664 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 2.964 ; 2.964 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.834 ; 3.834 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.536 ; 3.536 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 4.060 ; 4.060 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.517 ; 3.517 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.146 ; 4.146 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.050 ; 3.050 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.403 ; 3.403 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 3.608 ; 3.608 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 4.643 ; 4.643 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 2.770 ; 2.770 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.156 ; 3.156 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.490 ; 3.490 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.426 ; 3.426 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.346 ; 3.346 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 4.197 ; 4.197 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.366 ; 3.366 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 4.309 ; 4.309 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.432 ; 4.432 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 3.407 ; 3.407 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 4.267 ; 4.267 ; Fall       ; ASSERT_CONTROL  ;
; HLT_indicator         ; clk_in         ; 3.441 ; 3.441 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 3.637 ; 3.637 ; Rise       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 2.653 ; 2.653 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 4.023 ; 4.023 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 4.384 ; 4.384 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 3.389 ; 3.389 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 2.805 ; 2.805 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 3.340 ; 3.340 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 3.193 ; 3.193 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 3.386 ; 3.386 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 2.901 ; 2.901 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 3.520 ; 3.520 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 2.653 ; 2.653 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 3.005 ; 3.005 ; Rise       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 3.076 ; 3.076 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 2.622 ; 2.622 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 2.972 ; 2.972 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 2.622 ; 2.622 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 2.733 ; 2.733 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 3.068 ; 3.068 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 2.904 ; 2.904 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 2.833 ; 2.833 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 2.842 ; 2.842 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 2.974 ; 2.974 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 3.117 ; 3.117 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 3.077 ; 3.077 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 2.896 ; 2.896 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 2.876 ; 2.876 ; Rise       ; clk_in          ;
; HLT_indicator         ; clk_in         ; 3.441 ; 3.441 ; Fall       ; clk_in          ;
; RUN_indicator         ; clk_in         ; 3.652 ; 3.652 ; Fall       ; clk_in          ;
; mem_addr_bus_out[*]   ; clk_in         ; 2.653 ; 2.653 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[0]  ; clk_in         ; 4.023 ; 4.023 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[1]  ; clk_in         ; 4.384 ; 4.384 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[2]  ; clk_in         ; 3.389 ; 3.389 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[3]  ; clk_in         ; 2.805 ; 2.805 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[4]  ; clk_in         ; 3.340 ; 3.340 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[5]  ; clk_in         ; 3.193 ; 3.193 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[6]  ; clk_in         ; 3.386 ; 3.386 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[7]  ; clk_in         ; 2.901 ; 2.901 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[8]  ; clk_in         ; 3.520 ; 3.520 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[9]  ; clk_in         ; 2.653 ; 2.653 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[10] ; clk_in         ; 3.005 ; 3.005 ; Fall       ; clk_in          ;
;  mem_addr_bus_out[11] ; clk_in         ; 3.076 ; 3.076 ; Fall       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in         ; 2.622 ; 2.622 ; Fall       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in         ; 2.972 ; 2.972 ; Fall       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in         ; 2.622 ; 2.622 ; Fall       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in         ; 2.733 ; 2.733 ; Fall       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in         ; 3.068 ; 3.068 ; Fall       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in         ; 2.904 ; 2.904 ; Fall       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in         ; 2.833 ; 2.833 ; Fall       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in         ; 2.842 ; 2.842 ; Fall       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in         ; 2.974 ; 2.974 ; Fall       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in         ; 3.117 ; 3.117 ; Fall       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in         ; 3.077 ; 3.077 ; Fall       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in         ; 2.896 ; 2.896 ; Fall       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in         ; 2.876 ; 2.876 ; Fall       ; clk_in          ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 13.429 ; 12.669 ; 12.669 ; 13.429 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 15.018 ; 14.325 ; 14.325 ; 15.018 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 15.918 ; 15.146 ; 15.146 ; 15.918 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 15.769 ; 15.769 ; 15.769 ; 15.769 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 8.061  ;        ;        ; 8.061  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 10.289 ; 10.289 ; 10.289 ; 10.289 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 9.512  ; 9.512  ; 9.512  ; 9.512  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 10.945 ; 10.945 ; 10.945 ; 10.945 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 9.555  ; 9.555  ; 9.555  ; 9.555  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.096 ; 11.096 ; 11.096 ; 11.096 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.375  ; 8.375  ; 8.375  ; 8.375  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.190  ; 9.190  ; 9.190  ; 9.190  ;
; END_STATE           ; mem_addr_bus_out[11] ; 9.806  ; 9.806  ; 9.806  ; 9.806  ;
; END_STATE           ; mem_data_bus_out[0]  ; 12.832 ; 12.832 ; 12.832 ; 12.832 ;
; END_STATE           ; mem_data_bus_out[1]  ; 7.665  ;        ;        ; 7.665  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.587  ; 8.587  ; 8.587  ; 8.587  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.342  ; 9.342  ; 9.342  ; 9.342  ;
; END_STATE           ; mem_data_bus_out[4]  ; 9.193  ; 9.193  ; 9.193  ; 9.193  ;
; END_STATE           ; mem_data_bus_out[5]  ; 8.986  ; 8.986  ; 8.986  ; 8.986  ;
; END_STATE           ; mem_data_bus_out[6]  ; 11.617 ; 11.617 ; 11.617 ; 11.617 ;
; END_STATE           ; mem_data_bus_out[7]  ; 9.282  ;        ;        ; 9.282  ;
; END_STATE           ; mem_data_bus_out[8]  ; 11.921 ; 11.921 ; 11.921 ; 11.921 ;
; END_STATE           ; mem_data_bus_out[9]  ; 12.259 ; 12.259 ; 12.259 ; 12.259 ;
; END_STATE           ; mem_data_bus_out[10] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; END_STATE           ; mem_data_bus_out[11] ; 11.831 ; 11.831 ; 11.831 ; 11.831 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 17.312 ; 16.552 ; 16.552 ; 17.312 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 18.901 ; 18.208 ; 18.208 ; 18.901 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 19.801 ; 19.029 ; 19.029 ; 19.801 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 19.652 ; 19.652 ; 19.652 ; 19.652 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 11.944 ;        ;        ; 11.944 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 14.172 ; 14.172 ; 14.172 ; 14.172 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.395 ; 13.395 ; 13.395 ; 13.395 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 14.828 ; 14.828 ; 14.828 ; 14.828 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 13.438 ; 13.438 ; 13.438 ; 13.438 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 14.979 ; 14.979 ; 14.979 ; 14.979 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.258 ; 12.258 ; 12.258 ; 12.258 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.073 ; 13.073 ; 13.073 ; 13.073 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 13.689 ; 13.689 ; 13.689 ; 13.689 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 16.715 ; 16.715 ; 16.715 ; 16.715 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 11.548 ;        ;        ; 11.548 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.470 ; 12.470 ; 12.470 ; 12.470 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.225 ; 13.225 ; 13.225 ; 13.225 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 12.869 ; 12.869 ; 12.869 ; 12.869 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 15.500 ; 15.500 ; 15.500 ; 15.500 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 13.165 ;        ;        ; 13.165 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 15.804 ; 15.804 ; 15.804 ; 15.804 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 16.142 ; 16.142 ; 16.142 ; 16.142 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 13.044 ; 13.044 ; 13.044 ; 13.044 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 15.714 ; 15.714 ; 15.714 ; 15.714 ;
; FP_DEPOSIT          ; HLT_indicator        ; 17.310 ; 16.550 ; 16.550 ; 17.310 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 18.899 ; 18.206 ; 18.206 ; 18.899 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 19.799 ; 19.027 ; 19.027 ; 19.799 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 19.650 ; 19.650 ; 19.650 ; 19.650 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 11.942 ;        ;        ; 11.942 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 14.170 ; 14.170 ; 14.170 ; 14.170 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.393 ; 13.393 ; 13.393 ; 13.393 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 14.826 ; 14.826 ; 14.826 ; 14.826 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.436 ; 13.436 ; 13.436 ; 13.436 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 14.977 ; 14.977 ; 14.977 ; 14.977 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 12.256 ; 12.256 ; 12.256 ; 12.256 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.071 ; 13.071 ; 13.071 ; 13.071 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 13.687 ; 13.687 ; 13.687 ; 13.687 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 16.713 ; 16.713 ; 16.713 ; 16.713 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 11.546 ;        ;        ; 11.546 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 12.468 ; 12.468 ; 12.468 ; 12.468 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.074 ; 13.074 ; 13.074 ; 13.074 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 12.867 ; 12.867 ; 12.867 ; 12.867 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 15.498 ; 15.498 ; 15.498 ; 15.498 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 13.163 ;        ;        ; 13.163 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 15.802 ; 15.802 ; 15.802 ; 15.802 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 16.140 ; 16.140 ; 16.140 ; 16.140 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 13.042 ; 13.042 ; 13.042 ; 13.042 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 15.712 ; 15.712 ; 15.712 ; 15.712 ;
; FP_EXAMINE          ; HLT_indicator        ; 17.602 ; 16.842 ; 16.842 ; 17.602 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 19.191 ; 18.498 ; 18.498 ; 19.191 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 20.091 ; 19.319 ; 19.319 ; 20.091 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 19.942 ; 19.942 ; 19.942 ; 19.942 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 12.234 ;        ;        ; 12.234 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 14.462 ; 14.462 ; 14.462 ; 14.462 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.685 ; 13.685 ; 13.685 ; 13.685 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 15.118 ; 15.118 ; 15.118 ; 15.118 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 13.728 ; 13.728 ; 13.728 ; 13.728 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.269 ; 15.269 ; 15.269 ; 15.269 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.548 ; 12.548 ; 12.548 ; 12.548 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.363 ; 13.363 ; 13.363 ; 13.363 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 13.979 ; 13.979 ; 13.979 ; 13.979 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 17.005 ; 17.005 ; 17.005 ; 17.005 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 11.838 ;        ;        ; 11.838 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 12.760 ; 12.760 ; 12.760 ; 12.760 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.515 ; 13.515 ; 13.515 ; 13.515 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.159 ; 13.159 ; 13.159 ; 13.159 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 15.790 ; 15.790 ; 15.790 ; 15.790 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 13.455 ;        ;        ; 13.455 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 16.094 ; 16.094 ; 16.094 ; 16.094 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 16.432 ; 16.432 ; 16.432 ; 16.432 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 16.004 ; 16.004 ; 16.004 ; 16.004 ;
; IRQ                 ; HLT_indicator        ; 13.488 ; 12.728 ; 12.728 ; 13.488 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 15.077 ; 14.384 ; 14.384 ; 15.077 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 15.977 ; 15.205 ; 15.205 ; 15.977 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 15.828 ; 15.828 ; 15.828 ; 15.828 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 8.120  ;        ;        ; 8.120  ;
; IRQ                 ; mem_addr_bus_out[4]  ; 10.348 ; 10.348 ; 10.348 ; 10.348 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 9.571  ; 9.571  ; 9.571  ; 9.571  ;
; IRQ                 ; mem_addr_bus_out[6]  ; 11.004 ; 11.004 ; 11.004 ; 11.004 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 9.614  ; 9.614  ; 9.614  ; 9.614  ;
; IRQ                 ; mem_addr_bus_out[8]  ; 11.155 ; 11.155 ; 11.155 ; 11.155 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 8.434  ; 8.434  ; 8.434  ; 8.434  ;
; IRQ                 ; mem_addr_bus_out[10] ; 9.249  ; 9.249  ; 9.249  ; 9.249  ;
; IRQ                 ; mem_addr_bus_out[11] ; 9.865  ; 9.865  ; 9.865  ; 9.865  ;
; IRQ                 ; mem_data_bus_out[0]  ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; IRQ                 ; mem_data_bus_out[1]  ; 7.724  ;        ;        ; 7.724  ;
; IRQ                 ; mem_data_bus_out[2]  ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; IRQ                 ; mem_data_bus_out[3]  ; 9.401  ; 9.401  ; 9.401  ; 9.401  ;
; IRQ                 ; mem_data_bus_out[4]  ; 9.252  ; 9.252  ; 9.252  ; 9.252  ;
; IRQ                 ; mem_data_bus_out[5]  ; 9.045  ; 9.045  ; 9.045  ; 9.045  ;
; IRQ                 ; mem_data_bus_out[6]  ; 11.676 ; 11.676 ; 11.676 ; 11.676 ;
; IRQ                 ; mem_data_bus_out[7]  ; 9.341  ;        ;        ; 9.341  ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.980 ; 11.980 ; 11.980 ; 11.980 ;
; IRQ                 ; mem_data_bus_out[9]  ; 12.318 ; 12.318 ; 12.318 ; 12.318 ;
; IRQ                 ; mem_data_bus_out[10] ; 9.220  ; 9.220  ; 9.220  ; 9.220  ;
; IRQ                 ; mem_data_bus_out[11] ; 11.890 ; 11.890 ; 11.890 ; 11.890 ;
; IRQ_ON              ; HLT_indicator        ; 13.670 ; 12.910 ; 12.910 ; 13.670 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 15.259 ; 14.566 ; 14.566 ; 15.259 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 16.159 ; 15.387 ; 15.387 ; 16.159 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 16.010 ; 16.010 ; 16.010 ; 16.010 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 8.302  ;        ;        ; 8.302  ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 10.530 ; 10.530 ; 10.530 ; 10.530 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 9.753  ; 9.753  ; 9.753  ; 9.753  ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 11.186 ; 11.186 ; 11.186 ; 11.186 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 9.796  ; 9.796  ; 9.796  ; 9.796  ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 11.337 ; 11.337 ; 11.337 ; 11.337 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 8.616  ; 8.616  ; 8.616  ; 8.616  ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 9.431  ; 9.431  ; 9.431  ; 9.431  ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 10.047 ; 10.047 ; 10.047 ; 10.047 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 13.073 ; 13.073 ; 13.073 ; 13.073 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 7.906  ;        ;        ; 7.906  ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 8.828  ; 8.828  ; 8.828  ; 8.828  ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 9.583  ; 9.583  ; 9.583  ; 9.583  ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 9.434  ; 9.434  ; 9.434  ; 9.434  ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 9.227  ; 9.227  ; 9.227  ; 9.227  ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 11.858 ; 11.858 ; 11.858 ; 11.858 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 9.523  ;        ;        ; 9.523  ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 12.162 ; 12.162 ; 12.162 ; 12.162 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 12.500 ; 12.500 ; 12.500 ; 12.500 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 9.402  ; 9.402  ; 9.402  ; 9.402  ;
; IRQ_ON              ; mem_data_bus_out[11] ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; NEXT_STATE          ; HLT_indicator        ; 12.467 ; 11.707 ; 11.707 ; 12.467 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 14.056 ; 13.363 ; 13.363 ; 14.056 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 14.956 ; 14.184 ; 14.184 ; 14.956 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 14.807 ; 14.807 ; 14.807 ; 14.807 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 7.099  ;        ;        ; 7.099  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 8.550  ; 8.550  ; 8.550  ; 8.550  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 9.983  ; 9.983  ; 9.983  ; 9.983  ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.593  ; 8.593  ; 8.593  ; 8.593  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 10.134 ; 10.134 ; 10.134 ; 10.134 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 7.413  ; 7.413  ; 7.413  ; 7.413  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 8.228  ; 8.228  ; 8.228  ; 8.228  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 8.844  ; 8.844  ; 8.844  ; 8.844  ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 11.870 ; 11.870 ; 11.870 ; 11.870 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 6.703  ;        ;        ; 6.703  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 7.625  ; 7.625  ; 7.625  ; 7.625  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 8.380  ; 8.380  ; 8.380  ; 8.380  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.231  ; 8.231  ; 8.231  ; 8.231  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 8.024  ; 8.024  ; 8.024  ; 8.024  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 10.655 ; 10.655 ; 10.655 ; 10.655 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.320  ;        ;        ; 8.320  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 11.297 ; 11.297 ; 11.297 ; 11.297 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 8.199  ; 8.199  ; 8.199  ; 8.199  ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 10.869 ; 10.869 ; 10.869 ; 10.869 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 16.876 ; 16.116 ; 16.116 ; 16.876 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 18.465 ; 17.772 ; 17.772 ; 18.465 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 19.365 ; 18.593 ; 18.593 ; 19.365 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 19.216 ; 19.216 ; 19.216 ; 19.216 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 11.508 ;        ;        ; 11.508 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.736 ; 13.736 ; 13.736 ; 13.736 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 12.959 ; 12.959 ; 12.959 ; 12.959 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 13.002 ; 13.002 ; 13.002 ; 13.002 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 14.543 ; 14.543 ; 14.543 ; 14.543 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 11.822 ; 11.822 ; 11.822 ; 11.822 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 12.637 ; 12.637 ; 12.637 ; 12.637 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 13.253 ; 13.253 ; 13.253 ; 13.253 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 16.279 ; 16.279 ; 16.279 ; 16.279 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 11.112 ;        ;        ; 11.112 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 12.034 ; 12.034 ; 12.034 ; 12.034 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 12.789 ; 12.789 ; 12.789 ; 12.789 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.640 ; 12.640 ; 12.640 ; 12.640 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 15.064 ; 15.064 ; 15.064 ; 15.064 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.729 ;        ;        ; 12.729 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 15.368 ; 15.368 ; 15.368 ; 15.368 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 15.706 ; 15.706 ; 15.706 ; 15.706 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 15.278 ; 15.278 ; 15.278 ; 15.278 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 16.482 ; 15.722 ; 15.722 ; 16.482 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 18.071 ; 17.378 ; 17.378 ; 18.071 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 18.971 ; 18.199 ; 18.199 ; 18.971 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 18.822 ; 18.822 ; 18.822 ; 18.822 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 11.114 ;        ;        ; 11.114 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.342 ; 13.342 ; 13.342 ; 13.342 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 12.565 ; 12.565 ; 12.565 ; 12.565 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 12.608 ; 12.608 ; 12.608 ; 12.608 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 11.428 ; 11.428 ; 11.428 ; 11.428 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 12.243 ; 12.243 ; 12.243 ; 12.243 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 12.859 ; 12.859 ; 12.859 ; 12.859 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 10.718 ;        ;        ; 10.718 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 11.640 ; 11.640 ; 11.640 ; 11.640 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 12.395 ; 12.395 ; 12.395 ; 12.395 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 12.246 ; 12.246 ; 12.246 ; 12.246 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 12.039 ; 12.039 ; 12.039 ; 12.039 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 14.670 ; 14.670 ; 14.670 ; 14.670 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.335 ;        ;        ; 12.335 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 14.974 ; 14.974 ; 14.974 ; 14.974 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.312 ; 15.312 ; 15.312 ; 15.312 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 12.214 ; 12.214 ; 12.214 ; 12.214 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 14.884 ; 14.884 ; 14.884 ; 14.884 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 16.474 ; 15.714 ; 15.714 ; 16.474 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.063 ; 17.370 ; 17.370 ; 18.063 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 18.963 ; 18.191 ; 18.191 ; 18.963 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 18.814 ; 18.814 ; 18.814 ; 18.814 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 11.106 ;        ;        ; 11.106 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.334 ; 13.334 ; 13.334 ; 13.334 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 13.990 ; 13.990 ; 13.990 ; 13.990 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 14.141 ; 14.141 ; 14.141 ; 14.141 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 11.420 ; 11.420 ; 11.420 ; 11.420 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 12.235 ; 12.235 ; 12.235 ; 12.235 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 12.851 ; 12.851 ; 12.851 ; 12.851 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 15.877 ; 15.877 ; 15.877 ; 15.877 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 10.710 ;        ;        ; 10.710 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 11.632 ; 11.632 ; 11.632 ; 11.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 12.387 ; 12.387 ; 12.387 ; 12.387 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 12.238 ; 12.238 ; 12.238 ; 12.238 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 12.031 ; 12.031 ; 12.031 ; 12.031 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 14.662 ; 14.662 ; 14.662 ; 14.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.327 ;        ;        ; 12.327 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 14.966 ; 14.966 ; 14.966 ; 14.966 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 15.304 ; 15.304 ; 15.304 ; 15.304 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 12.206 ; 12.206 ; 12.206 ; 12.206 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 14.876 ; 14.876 ; 14.876 ; 14.876 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 16.481 ; 15.721 ; 15.721 ; 16.481 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 18.070 ; 17.377 ; 17.377 ; 18.070 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 18.970 ; 18.198 ; 18.198 ; 18.970 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 18.821 ; 18.821 ; 18.821 ; 18.821 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 11.113 ;        ;        ; 11.113 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.341 ; 13.341 ; 13.341 ; 13.341 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 12.564 ; 12.564 ; 12.564 ; 12.564 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 13.997 ; 13.997 ; 13.997 ; 13.997 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 12.607 ; 12.607 ; 12.607 ; 12.607 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 14.148 ; 14.148 ; 14.148 ; 14.148 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 11.427 ; 11.427 ; 11.427 ; 11.427 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 12.242 ; 12.242 ; 12.242 ; 12.242 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 12.858 ; 12.858 ; 12.858 ; 12.858 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 10.717 ;        ;        ; 10.717 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 12.245 ; 12.245 ; 12.245 ; 12.245 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 12.038 ; 12.038 ; 12.038 ; 12.038 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 14.669 ; 14.669 ; 14.669 ; 14.669 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.334 ;        ;        ; 12.334 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 14.973 ; 14.973 ; 14.973 ; 14.973 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 15.311 ; 15.311 ; 15.311 ; 15.311 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 12.213 ; 12.213 ; 12.213 ; 12.213 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 14.883 ; 14.883 ; 14.883 ; 14.883 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 16.765 ; 16.005 ; 16.005 ; 16.765 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 18.354 ; 17.661 ; 17.661 ; 18.354 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 19.254 ; 18.482 ; 18.482 ; 19.254 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 19.105 ; 19.105 ; 19.105 ; 19.105 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 11.397 ;        ;        ; 11.397 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.625 ; 13.625 ; 13.625 ; 13.625 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 12.848 ; 12.848 ; 12.848 ; 12.848 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.891 ; 12.891 ; 12.891 ; 12.891 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 14.432 ; 14.432 ; 14.432 ; 14.432 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 11.711 ; 11.711 ; 11.711 ; 11.711 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 12.526 ; 12.526 ; 12.526 ; 12.526 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 16.168 ; 16.168 ; 16.168 ; 16.168 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 11.001 ;        ;        ; 11.001 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 11.923 ; 11.923 ; 11.923 ; 11.923 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 12.529 ; 12.529 ; 12.529 ; 12.529 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 12.322 ; 12.322 ; 12.322 ; 12.322 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 14.953 ; 14.953 ; 14.953 ; 14.953 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.618 ;        ;        ; 12.618 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 15.257 ; 15.257 ; 15.257 ; 15.257 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 15.595 ; 15.595 ; 15.595 ; 15.595 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 12.497 ; 12.497 ; 12.497 ; 12.497 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 15.167 ; 15.167 ; 15.167 ; 15.167 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 16.890 ; 16.130 ; 16.130 ; 16.890 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 18.479 ; 17.786 ; 17.786 ; 18.479 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 19.379 ; 18.607 ; 18.607 ; 19.379 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 19.230 ; 19.230 ; 19.230 ; 19.230 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 11.522 ;        ;        ; 11.522 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.750 ; 13.750 ; 13.750 ; 13.750 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 12.973 ; 12.973 ; 12.973 ; 12.973 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 14.406 ; 14.406 ; 14.406 ; 14.406 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.016 ; 13.016 ; 13.016 ; 13.016 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 14.557 ; 14.557 ; 14.557 ; 14.557 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 11.836 ; 11.836 ; 11.836 ; 11.836 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 12.651 ; 12.651 ; 12.651 ; 12.651 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 16.293 ; 16.293 ; 16.293 ; 16.293 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 11.126 ;        ;        ; 11.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 12.048 ; 12.048 ; 12.048 ; 12.048 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 12.803 ; 12.803 ; 12.803 ; 12.803 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 12.654 ; 12.654 ; 12.654 ; 12.654 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 12.447 ; 12.447 ; 12.447 ; 12.447 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 15.078 ; 15.078 ; 15.078 ; 15.078 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.743 ;        ;        ; 12.743 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 15.382 ; 15.382 ; 15.382 ; 15.382 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 12.622 ; 12.622 ; 12.622 ; 12.622 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 15.292 ; 15.292 ; 15.292 ; 15.292 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 16.515 ; 15.755 ; 15.755 ; 16.515 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 18.104 ; 17.411 ; 17.411 ; 18.104 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 19.004 ; 18.232 ; 18.232 ; 19.004 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 18.855 ; 18.855 ; 18.855 ; 18.855 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 11.147 ;        ;        ; 11.147 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.375 ; 13.375 ; 13.375 ; 13.375 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 12.598 ; 12.598 ; 12.598 ; 12.598 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 14.031 ; 14.031 ; 14.031 ; 14.031 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.641 ; 12.641 ; 12.641 ; 12.641 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 14.182 ; 14.182 ; 14.182 ; 14.182 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 11.461 ; 11.461 ; 11.461 ; 11.461 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 12.276 ; 12.276 ; 12.276 ; 12.276 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 12.892 ; 12.892 ; 12.892 ; 12.892 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 15.918 ; 15.918 ; 15.918 ; 15.918 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 10.751 ;        ;        ; 10.751 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 11.673 ; 11.673 ; 11.673 ; 11.673 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 12.428 ; 12.428 ; 12.428 ; 12.428 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.279 ; 12.279 ; 12.279 ; 12.279 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 14.703 ; 14.703 ; 14.703 ; 14.703 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.368 ;        ;        ; 12.368 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 15.007 ; 15.007 ; 15.007 ; 15.007 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 15.345 ; 15.345 ; 15.345 ; 15.345 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 12.247 ; 12.247 ; 12.247 ; 12.247 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 14.917 ; 14.917 ; 14.917 ; 14.917 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 16.476 ; 15.716 ; 15.716 ; 16.476 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 18.065 ; 17.372 ; 17.372 ; 18.065 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 18.965 ; 18.193 ; 18.193 ; 18.965 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 18.816 ; 18.816 ; 18.816 ; 18.816 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 11.108 ;        ;        ; 11.108 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.336 ; 13.336 ; 13.336 ; 13.336 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 12.559 ; 12.559 ; 12.559 ; 12.559 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 13.992 ; 13.992 ; 13.992 ; 13.992 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.602 ; 12.602 ; 12.602 ; 12.602 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 14.143 ; 14.143 ; 14.143 ; 14.143 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 11.422 ; 11.422 ; 11.422 ; 11.422 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 12.237 ; 12.237 ; 12.237 ; 12.237 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 12.853 ; 12.853 ; 12.853 ; 12.853 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 15.879 ; 15.879 ; 15.879 ; 15.879 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 10.712 ;        ;        ; 10.712 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 11.634 ; 11.634 ; 11.634 ; 11.634 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 12.389 ; 12.389 ; 12.389 ; 12.389 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.240 ; 12.240 ; 12.240 ; 12.240 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 12.033 ; 12.033 ; 12.033 ; 12.033 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 14.664 ; 14.664 ; 14.664 ; 14.664 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.329 ;        ;        ; 12.329 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 14.968 ; 14.968 ; 14.968 ; 14.968 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 15.306 ; 15.306 ; 15.306 ; 15.306 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 12.208 ; 12.208 ; 12.208 ; 12.208 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 14.878 ; 14.878 ; 14.878 ; 14.878 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 17.532 ; 16.772 ; 16.772 ; 17.532 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 19.121 ; 18.428 ; 18.428 ; 19.121 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 20.021 ; 19.249 ; 19.249 ; 20.021 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 19.872 ; 19.872 ; 19.872 ; 19.872 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 12.164 ;        ;        ; 12.164 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 14.392 ; 14.392 ; 14.392 ; 14.392 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.615 ; 13.615 ; 13.615 ; 13.615 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 15.048 ; 15.048 ; 15.048 ; 15.048 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 15.199 ; 15.199 ; 15.199 ; 15.199 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.293 ; 13.293 ; 13.293 ; 13.293 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 13.909 ; 13.909 ; 13.909 ; 13.909 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 16.935 ; 16.935 ; 16.935 ; 16.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 11.768 ;        ;        ; 11.768 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 12.690 ; 12.690 ; 12.690 ; 12.690 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.445 ; 13.445 ; 13.445 ; 13.445 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.089 ; 13.089 ; 13.089 ; 13.089 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 15.720 ; 15.720 ; 15.720 ; 15.720 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 13.385 ;        ;        ; 13.385 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 16.024 ; 16.024 ; 16.024 ; 16.024 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 16.362 ; 16.362 ; 16.362 ; 16.362 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 13.264 ; 13.264 ; 13.264 ; 13.264 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 15.934 ; 15.934 ; 15.934 ; 15.934 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 16.917 ; 16.157 ; 16.157 ; 16.917 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 18.506 ; 17.813 ; 17.813 ; 18.506 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 19.406 ; 18.634 ; 18.634 ; 19.406 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 19.257 ; 19.257 ; 19.257 ; 19.257 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 11.549 ;        ;        ; 11.549 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.777 ; 13.777 ; 13.777 ; 13.777 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 14.433 ; 14.433 ; 14.433 ; 14.433 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.043 ; 13.043 ; 13.043 ; 13.043 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 14.584 ; 14.584 ; 14.584 ; 14.584 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 12.678 ; 12.678 ; 12.678 ; 12.678 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 16.320 ; 16.320 ; 16.320 ; 16.320 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 11.153 ;        ;        ; 11.153 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 12.075 ; 12.075 ; 12.075 ; 12.075 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 12.830 ; 12.830 ; 12.830 ; 12.830 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 12.681 ; 12.681 ; 12.681 ; 12.681 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 12.474 ; 12.474 ; 12.474 ; 12.474 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 15.105 ; 15.105 ; 15.105 ; 15.105 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.770 ;        ;        ; 12.770 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 15.409 ; 15.409 ; 15.409 ; 15.409 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 15.747 ; 15.747 ; 15.747 ; 15.747 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 15.319 ; 15.319 ; 15.319 ; 15.319 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 12.784 ; 12.024 ; 12.024 ; 12.784 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 14.373 ; 13.680 ; 13.680 ; 14.373 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 15.273 ; 14.501 ; 14.501 ; 15.273 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 15.124 ; 15.124 ; 15.124 ; 15.124 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 7.416  ;        ;        ; 7.416  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.867  ; 8.867  ; 8.867  ; 8.867  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.910  ; 8.910  ; 8.910  ; 8.910  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 10.451 ; 10.451 ; 10.451 ; 10.451 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 7.730  ; 7.730  ; 7.730  ; 7.730  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.545  ; 8.545  ; 8.545  ; 8.545  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 9.161  ; 9.161  ; 9.161  ; 9.161  ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 12.187 ; 12.187 ; 12.187 ; 12.187 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 7.020  ;        ;        ; 7.020  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 7.942  ; 7.942  ; 7.942  ; 7.942  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 8.697  ; 8.697  ; 8.697  ; 8.697  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.548  ; 8.548  ; 8.548  ; 8.548  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.341  ; 8.341  ; 8.341  ; 8.341  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 10.972 ; 10.972 ; 10.972 ; 10.972 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 8.637  ;        ;        ; 8.637  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 11.276 ; 11.276 ; 11.276 ; 11.276 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 11.614 ; 11.614 ; 11.614 ; 11.614 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 8.516  ; 8.516  ; 8.516  ; 8.516  ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 11.186 ; 11.186 ; 11.186 ; 11.186 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 12.497 ; 11.737 ; 11.737 ; 12.497 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 14.086 ; 13.393 ; 13.393 ; 14.086 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 14.986 ; 14.214 ; 14.214 ; 14.986 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 14.837 ; 14.837 ; 14.837 ; 14.837 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 7.129  ;        ;        ; 7.129  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 9.357  ; 9.357  ; 9.357  ; 9.357  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 8.580  ; 8.580  ; 8.580  ; 8.580  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.623  ; 8.623  ; 8.623  ; 8.623  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 10.164 ; 10.164 ; 10.164 ; 10.164 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 7.443  ; 7.443  ; 7.443  ; 7.443  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 8.874  ; 8.874  ; 8.874  ; 8.874  ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 11.900 ; 11.900 ; 11.900 ; 11.900 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 6.733  ;        ;        ; 6.733  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 7.655  ; 7.655  ; 7.655  ; 7.655  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 8.410  ; 8.410  ; 8.410  ; 8.410  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.261  ; 8.261  ; 8.261  ; 8.261  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 8.054  ; 8.054  ; 8.054  ; 8.054  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 10.685 ; 10.685 ; 10.685 ; 10.685 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.350  ;        ;        ; 8.350  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 10.989 ; 10.989 ; 10.989 ; 10.989 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 11.327 ; 11.327 ; 11.327 ; 11.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 8.229  ; 8.229  ; 8.229  ; 8.229  ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; not_reset           ; HLT_indicator        ; 19.052 ; 18.292 ; 18.292 ; 19.052 ;
; not_reset           ; mem_addr_bus_out[0]  ; 20.641 ; 19.948 ; 19.948 ; 20.641 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.541 ; 20.769 ; 20.769 ; 21.541 ;
; not_reset           ; mem_addr_bus_out[2]  ; 21.392 ; 21.392 ; 21.392 ; 21.392 ;
; not_reset           ; mem_addr_bus_out[3]  ; 13.684 ;        ;        ; 13.684 ;
; not_reset           ; mem_addr_bus_out[4]  ; 15.912 ; 15.912 ; 15.912 ; 15.912 ;
; not_reset           ; mem_addr_bus_out[5]  ; 15.135 ; 15.135 ; 15.135 ; 15.135 ;
; not_reset           ; mem_addr_bus_out[6]  ; 16.568 ; 16.568 ; 16.568 ; 16.568 ;
; not_reset           ; mem_addr_bus_out[7]  ; 15.178 ; 15.178 ; 15.178 ; 15.178 ;
; not_reset           ; mem_addr_bus_out[8]  ; 16.719 ; 16.719 ; 16.719 ; 16.719 ;
; not_reset           ; mem_addr_bus_out[9]  ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; not_reset           ; mem_addr_bus_out[10] ; 14.813 ; 14.813 ; 14.813 ; 14.813 ;
; not_reset           ; mem_addr_bus_out[11] ; 15.429 ; 15.429 ; 15.429 ; 15.429 ;
; not_reset           ; mem_data_bus_out[0]  ; 18.455 ; 18.455 ; 18.455 ; 18.455 ;
; not_reset           ; mem_data_bus_out[1]  ; 13.288 ;        ;        ; 13.288 ;
; not_reset           ; mem_data_bus_out[2]  ; 14.210 ; 14.210 ; 14.210 ; 14.210 ;
; not_reset           ; mem_data_bus_out[3]  ; 14.965 ; 14.965 ; 14.965 ; 14.965 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.816 ; 14.816 ; 14.816 ; 14.816 ;
; not_reset           ; mem_data_bus_out[5]  ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; not_reset           ; mem_data_bus_out[6]  ; 17.240 ; 17.240 ; 17.240 ; 17.240 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.905 ;        ;        ; 14.905 ;
; not_reset           ; mem_data_bus_out[8]  ; 17.544 ; 17.544 ; 17.544 ; 17.544 ;
; not_reset           ; mem_data_bus_out[9]  ; 17.882 ; 17.882 ; 17.882 ; 17.882 ;
; not_reset           ; mem_data_bus_out[10] ; 14.784 ; 14.784 ; 14.784 ; 14.784 ;
; not_reset           ; mem_data_bus_out[11] ; 17.454 ; 17.454 ; 17.454 ; 17.454 ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Progagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 4.633 ; 4.633 ; 4.633 ; 4.633 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.091 ; 4.091 ; 4.091 ; 4.091 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.391 ;       ;       ; 3.391 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.963 ; 3.963 ; 3.963 ; 3.963 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 4.487 ; 4.487 ; 4.487 ; 4.487 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.944 ; 3.944 ; 3.944 ; 3.944 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.477 ; 3.477 ; 3.477 ; 3.477 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.830 ; 3.830 ; 3.830 ; 3.830 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.035 ; 4.035 ; 4.035 ; 4.035 ;
; END_STATE           ; mem_data_bus_out[0]  ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.197 ;       ;       ; 3.197 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.917 ; 3.917 ; 3.917 ; 3.917 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.773 ; 3.773 ; 3.773 ; 3.773 ;
; END_STATE           ; mem_data_bus_out[6]  ; 4.624 ; 4.624 ; 4.624 ; 4.624 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.793 ;       ;       ; 3.793 ;
; END_STATE           ; mem_data_bus_out[8]  ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.859 ; 4.859 ; 4.859 ; 4.859 ;
; END_STATE           ; mem_data_bus_out[10] ; 3.834 ; 3.834 ; 3.834 ; 3.834 ;
; END_STATE           ; mem_data_bus_out[11] ; 4.694 ; 4.694 ; 4.694 ; 4.694 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.742 ; 6.742 ; 6.742 ; 6.742 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 7.038 ; 7.038 ; 7.038 ; 7.038 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.200 ; 6.200 ; 6.200 ; 6.200 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.500 ;       ;       ; 5.500 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 6.370 ; 6.370 ; 6.370 ; 6.370 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 6.072 ; 6.072 ; 6.072 ; 6.072 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.682 ; 6.682 ; 6.682 ; 6.682 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.939 ; 5.939 ; 5.939 ; 5.939 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.144 ; 6.144 ; 6.144 ; 6.144 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 7.179 ; 7.179 ; 7.179 ; 7.179 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.306 ;       ;       ; 5.306 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.962 ; 5.962 ; 5.962 ; 5.962 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.882 ; 5.882 ; 5.882 ; 5.882 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 6.733 ; 6.733 ; 6.733 ; 6.733 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.902 ;       ;       ; 5.902 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 6.845 ; 6.845 ; 6.845 ; 6.845 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.968 ; 6.968 ; 6.968 ; 6.968 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 5.943 ; 5.943 ; 5.943 ; 5.943 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 6.803 ; 6.803 ; 6.803 ; 6.803 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.471 ; 6.471 ; 6.471 ; 6.471 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.196 ; 6.196 ; 6.196 ; 6.196 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 5.496 ;       ;       ; 5.496 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.366 ; 6.366 ; 6.366 ; 6.366 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.068 ; 6.068 ; 6.068 ; 6.068 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 6.592 ; 6.592 ; 6.592 ; 6.592 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 6.678 ; 6.678 ; 6.678 ; 6.678 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 7.175 ; 7.175 ; 7.175 ; 7.175 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 5.302 ;       ;       ; 5.302 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 5.958 ; 5.958 ; 5.958 ; 5.958 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.898 ;       ;       ; 5.898 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.841 ; 6.841 ; 6.841 ; 6.841 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.964 ; 6.964 ; 6.964 ; 6.964 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 5.939 ; 5.939 ; 5.939 ; 5.939 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 6.799 ; 6.799 ; 6.799 ; 6.799 ;
; FP_EXAMINE          ; HLT_indicator        ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.839 ; 6.839 ; 6.839 ; 6.839 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 7.135 ; 7.135 ; 7.135 ; 7.135 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 5.597 ;       ;       ; 5.597 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 6.467 ; 6.467 ; 6.467 ; 6.467 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.169 ; 6.169 ; 6.169 ; 6.169 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 6.693 ; 6.693 ; 6.693 ; 6.693 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 6.779 ; 6.779 ; 6.779 ; 6.779 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 6.241 ; 6.241 ; 6.241 ; 6.241 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 7.276 ; 7.276 ; 7.276 ; 7.276 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.403 ;       ;       ; 5.403 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 6.830 ; 6.830 ; 6.830 ; 6.830 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 5.999 ;       ;       ; 5.999 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.942 ; 6.942 ; 6.942 ; 6.942 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 7.065 ; 7.065 ; 7.065 ; 7.065 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.040 ; 6.040 ; 6.040 ; 6.040 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 6.900 ; 6.900 ; 6.900 ; 6.900 ;
; IRQ                 ; HLT_indicator        ; 4.199 ; 4.199 ; 4.199 ; 4.199 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 4.762 ; 4.762 ; 4.762 ; 4.762 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 3.924 ; 3.924 ; 3.924 ; 3.924 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 3.224 ;       ;       ; 3.224 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.094 ; 4.094 ; 4.094 ; 4.094 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 4.320 ; 4.320 ; 4.320 ; 4.320 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 3.777 ; 3.777 ; 3.777 ; 3.777 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 4.406 ; 4.406 ; 4.406 ; 4.406 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 3.310 ; 3.310 ; 3.310 ; 3.310 ;
; IRQ                 ; mem_addr_bus_out[10] ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; IRQ                 ; mem_addr_bus_out[11] ; 3.868 ; 3.868 ; 3.868 ; 3.868 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; IRQ                 ; mem_data_bus_out[1]  ; 3.030 ;       ;       ; 3.030 ;
; IRQ                 ; mem_data_bus_out[2]  ; 3.416 ; 3.416 ; 3.416 ; 3.416 ;
; IRQ                 ; mem_data_bus_out[3]  ; 3.750 ; 3.750 ; 3.750 ; 3.750 ;
; IRQ                 ; mem_data_bus_out[4]  ; 3.686 ; 3.686 ; 3.686 ; 3.686 ;
; IRQ                 ; mem_data_bus_out[5]  ; 3.606 ; 3.606 ; 3.606 ; 3.606 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.457 ; 4.457 ; 4.457 ; 4.457 ;
; IRQ                 ; mem_data_bus_out[7]  ; 3.626 ;       ;       ; 3.626 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.569 ; 4.569 ; 4.569 ; 4.569 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.692 ; 4.692 ; 4.692 ; 4.692 ;
; IRQ                 ; mem_data_bus_out[10] ; 3.667 ; 3.667 ; 3.667 ; 3.667 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; IRQ_ON              ; HLT_indicator        ; 4.218 ; 4.218 ; 4.218 ; 4.218 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.781 ; 4.781 ; 4.781 ; 4.781 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 3.943 ; 3.943 ; 3.943 ; 3.943 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 3.243 ;       ;       ; 3.243 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.113 ; 4.113 ; 4.113 ; 4.113 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 3.329 ; 3.329 ; 3.329 ; 3.329 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 3.682 ; 3.682 ; 3.682 ; 3.682 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.922 ; 4.922 ; 4.922 ; 4.922 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 3.049 ;       ;       ; 3.049 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 3.435 ; 3.435 ; 3.435 ; 3.435 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 3.769 ; 3.769 ; 3.769 ; 3.769 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 3.625 ; 3.625 ; 3.625 ; 3.625 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.476 ; 4.476 ; 4.476 ; 4.476 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 3.645 ;       ;       ; 3.645 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.588 ; 4.588 ; 4.588 ; 4.588 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 3.686 ; 3.686 ; 3.686 ; 3.686 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; NEXT_STATE          ; HLT_indicator        ; 3.980 ; 3.980 ; 3.980 ; 3.980 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 4.247 ; 4.247 ; 4.247 ; 4.247 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.005 ;       ;       ; 3.005 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.875 ; 3.875 ; 3.875 ; 3.875 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 4.101 ; 4.101 ; 4.101 ; 4.101 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.558 ; 3.558 ; 3.558 ; 3.558 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.187 ; 4.187 ; 4.187 ; 4.187 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.091 ; 3.091 ; 3.091 ; 3.091 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.444 ; 3.444 ; 3.444 ; 3.444 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 4.684 ; 4.684 ; 4.684 ; 4.684 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 2.811 ;       ;       ; 2.811 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.197 ; 3.197 ; 3.197 ; 3.197 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.531 ; 3.531 ; 3.531 ; 3.531 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.467 ; 3.467 ; 3.467 ; 3.467 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.387 ; 3.387 ; 3.387 ; 3.387 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.407 ;       ;       ; 3.407 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.473 ; 4.473 ; 4.473 ; 4.473 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 3.448 ; 3.448 ; 3.448 ; 3.448 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 4.308 ; 4.308 ; 4.308 ; 4.308 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.605 ; 6.605 ; 6.605 ; 6.605 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 5.363 ;       ;       ; 5.363 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 6.233 ; 6.233 ; 6.233 ; 6.233 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.449 ; 5.449 ; 5.449 ; 5.449 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.169 ;       ;       ; 5.169 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.555 ; 5.555 ; 5.555 ; 5.555 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 5.889 ; 5.889 ; 5.889 ; 5.889 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 6.596 ; 6.596 ; 6.596 ; 6.596 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.765 ;       ;       ; 5.765 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 6.708 ; 6.708 ; 6.708 ; 6.708 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 5.806 ; 5.806 ; 5.806 ; 5.806 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 6.666 ; 6.666 ; 6.666 ; 6.666 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.443 ; 6.443 ; 6.443 ; 6.443 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.739 ; 6.739 ; 6.739 ; 6.739 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 5.901 ; 5.901 ; 5.901 ; 5.901 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 5.201 ;       ;       ; 5.201 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 6.297 ; 6.297 ; 6.297 ; 6.297 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 5.640 ; 5.640 ; 5.640 ; 5.640 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 5.845 ; 5.845 ; 5.845 ; 5.845 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.880 ; 6.880 ; 6.880 ; 6.880 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 5.007 ;       ;       ; 5.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.434 ; 6.434 ; 6.434 ; 6.434 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.603 ;       ;       ; 5.603 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.669 ; 6.669 ; 6.669 ; 6.669 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 6.504 ; 6.504 ; 6.504 ; 6.504 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.169 ; 6.169 ; 6.169 ; 6.169 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.436 ; 6.436 ; 6.436 ; 6.436 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 5.194 ;       ;       ; 5.194 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 6.064 ; 6.064 ; 6.064 ; 6.064 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 6.290 ; 6.290 ; 6.290 ; 6.290 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 5.633 ; 5.633 ; 5.633 ; 5.633 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 5.838 ; 5.838 ; 5.838 ; 5.838 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 6.873 ; 6.873 ; 6.873 ; 6.873 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.000 ;       ;       ; 5.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.386 ; 5.386 ; 5.386 ; 5.386 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.656 ; 5.656 ; 5.656 ; 5.656 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 6.427 ; 6.427 ; 6.427 ; 6.427 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.596 ;       ;       ; 5.596 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.662 ; 6.662 ; 6.662 ; 6.662 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 6.497 ; 6.497 ; 6.497 ; 6.497 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.175 ; 6.175 ; 6.175 ; 6.175 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.738 ; 6.738 ; 6.738 ; 6.738 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 5.200 ;       ;       ; 5.200 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.070 ; 6.070 ; 6.070 ; 6.070 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 5.772 ; 5.772 ; 5.772 ; 5.772 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.753 ; 5.753 ; 5.753 ; 5.753 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.286 ; 5.286 ; 5.286 ; 5.286 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 6.879 ; 6.879 ; 6.879 ; 6.879 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 5.006 ;       ;       ; 5.006 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 5.662 ; 5.662 ; 5.662 ; 5.662 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 6.433 ; 6.433 ; 6.433 ; 6.433 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.602 ;       ;       ; 5.602 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.545 ; 6.545 ; 6.545 ; 6.545 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.668 ; 6.668 ; 6.668 ; 6.668 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 5.643 ; 5.643 ; 5.643 ; 5.643 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.548 ; 6.548 ; 6.548 ; 6.548 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.006 ; 6.006 ; 6.006 ; 6.006 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 5.306 ;       ;       ; 5.306 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 6.176 ; 6.176 ; 6.176 ; 6.176 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 6.488 ; 6.488 ; 6.488 ; 6.488 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 5.950 ; 5.950 ; 5.950 ; 5.950 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 6.985 ; 6.985 ; 6.985 ; 6.985 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.112 ;       ;       ; 5.112 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.498 ; 5.498 ; 5.498 ; 5.498 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 5.832 ; 5.832 ; 5.832 ; 5.832 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 6.539 ; 6.539 ; 6.539 ; 6.539 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 6.651 ; 6.651 ; 6.651 ; 6.651 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 6.609 ; 6.609 ; 6.609 ; 6.609 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.305 ; 6.305 ; 6.305 ; 6.305 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.868 ; 6.868 ; 6.868 ; 6.868 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.030 ; 6.030 ; 6.030 ; 6.030 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 5.330 ;       ;       ; 5.330 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.200 ; 6.200 ; 6.200 ; 6.200 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.883 ; 5.883 ; 5.883 ; 5.883 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 6.512 ; 6.512 ; 6.512 ; 6.512 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.416 ; 5.416 ; 5.416 ; 5.416 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 7.009 ; 7.009 ; 7.009 ; 7.009 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 5.136 ;       ;       ; 5.136 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 5.522 ; 5.522 ; 5.522 ; 5.522 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 5.856 ; 5.856 ; 5.856 ; 5.856 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 5.792 ; 5.792 ; 5.792 ; 5.792 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 5.712 ; 5.712 ; 5.712 ; 5.712 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.732 ;       ;       ; 5.732 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.675 ; 6.675 ; 6.675 ; 6.675 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.798 ; 6.798 ; 6.798 ; 6.798 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.191 ; 6.191 ; 6.191 ; 6.191 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.458 ; 6.458 ; 6.458 ; 6.458 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.754 ; 6.754 ; 6.754 ; 6.754 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 5.916 ; 5.916 ; 5.916 ; 5.916 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.216 ;       ;       ; 5.216 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 6.312 ; 6.312 ; 6.312 ; 6.312 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.769 ; 5.769 ; 5.769 ; 5.769 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.302 ; 5.302 ; 5.302 ; 5.302 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 5.860 ; 5.860 ; 5.860 ; 5.860 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 6.895 ; 6.895 ; 6.895 ; 6.895 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.022 ;       ;       ; 5.022 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 5.742 ; 5.742 ; 5.742 ; 5.742 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.598 ; 5.598 ; 5.598 ; 5.598 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.618 ;       ;       ; 5.618 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 6.561 ; 6.561 ; 6.561 ; 6.561 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.684 ; 6.684 ; 6.684 ; 6.684 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 5.659 ; 5.659 ; 5.659 ; 5.659 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 6.519 ; 6.519 ; 6.519 ; 6.519 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.168 ; 6.168 ; 6.168 ; 6.168 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.435 ; 6.435 ; 6.435 ; 6.435 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.731 ; 6.731 ; 6.731 ; 6.731 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 5.893 ; 5.893 ; 5.893 ; 5.893 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 5.193 ;       ;       ; 5.193 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 6.063 ; 6.063 ; 6.063 ; 6.063 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 5.765 ; 5.765 ; 5.765 ; 5.765 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.746 ; 5.746 ; 5.746 ; 5.746 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 6.375 ; 6.375 ; 6.375 ; 6.375 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.279 ; 5.279 ; 5.279 ; 5.279 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 6.872 ; 6.872 ; 6.872 ; 6.872 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 4.999 ;       ;       ; 4.999 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.385 ; 5.385 ; 5.385 ; 5.385 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 5.719 ; 5.719 ; 5.719 ; 5.719 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 6.426 ; 6.426 ; 6.426 ; 6.426 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.595 ;       ;       ; 5.595 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 6.538 ; 6.538 ; 6.538 ; 6.538 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 6.496 ; 6.496 ; 6.496 ; 6.496 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.795 ; 6.795 ; 6.795 ; 6.795 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 7.091 ; 7.091 ; 7.091 ; 7.091 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.253 ; 6.253 ; 6.253 ; 6.253 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 5.553 ;       ;       ; 5.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 6.423 ; 6.423 ; 6.423 ; 6.423 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.125 ; 6.125 ; 6.125 ; 6.125 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 6.106 ; 6.106 ; 6.106 ; 6.106 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 6.735 ; 6.735 ; 6.735 ; 6.735 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.639 ; 5.639 ; 5.639 ; 5.639 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 7.232 ; 7.232 ; 7.232 ; 7.232 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.359 ;       ;       ; 5.359 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.079 ; 6.079 ; 6.079 ; 6.079 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 6.015 ; 6.015 ; 6.015 ; 6.015 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 5.935 ; 5.935 ; 5.935 ; 5.935 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 6.786 ; 6.786 ; 6.786 ; 6.786 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.898 ; 6.898 ; 6.898 ; 6.898 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 7.021 ; 7.021 ; 7.021 ; 7.021 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 6.856 ; 6.856 ; 6.856 ; 6.856 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.321 ; 6.321 ; 6.321 ; 6.321 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.588 ; 6.588 ; 6.588 ; 6.588 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.046 ; 6.046 ; 6.046 ; 6.046 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 5.346 ;       ;       ; 5.346 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 6.216 ; 6.216 ; 6.216 ; 6.216 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.899 ; 5.899 ; 5.899 ; 5.899 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 6.528 ; 6.528 ; 6.528 ; 6.528 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.432 ; 5.432 ; 5.432 ; 5.432 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 7.025 ; 7.025 ; 7.025 ; 7.025 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.152 ;       ;       ; 5.152 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 5.872 ; 5.872 ; 5.872 ; 5.872 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.808 ; 5.808 ; 5.808 ; 5.808 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 5.728 ; 5.728 ; 5.728 ; 5.728 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.748 ;       ;       ; 5.748 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.691 ; 6.691 ; 6.691 ; 6.691 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.814 ; 6.814 ; 6.814 ; 6.814 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 5.789 ; 5.789 ; 5.789 ; 5.789 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 6.649 ; 6.649 ; 6.649 ; 6.649 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 4.363 ; 4.363 ; 4.363 ; 4.363 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 3.821 ; 3.821 ; 3.821 ; 3.821 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.121 ;       ;       ; 3.121 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.693 ; 3.693 ; 3.693 ; 3.693 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 4.217 ; 4.217 ; 4.217 ; 4.217 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.674 ; 3.674 ; 3.674 ; 3.674 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.207 ; 3.207 ; 3.207 ; 3.207 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.560 ; 3.560 ; 3.560 ; 3.560 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 3.765 ; 3.765 ; 3.765 ; 3.765 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 2.927 ;       ;       ; 2.927 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.313 ; 3.313 ; 3.313 ; 3.313 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.647 ; 3.647 ; 3.647 ; 3.647 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.583 ; 3.583 ; 3.583 ; 3.583 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.503 ; 3.503 ; 3.503 ; 3.503 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 4.354 ; 4.354 ; 4.354 ; 4.354 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.523 ;       ;       ; 3.523 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 4.466 ; 4.466 ; 4.466 ; 4.466 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.589 ; 4.589 ; 4.589 ; 4.589 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 3.564 ; 3.564 ; 3.564 ; 3.564 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 4.424 ; 4.424 ; 4.424 ; 4.424 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 4.263 ; 4.263 ; 4.263 ; 4.263 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.559 ; 4.559 ; 4.559 ; 4.559 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 3.721 ; 3.721 ; 3.721 ; 3.721 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.021 ;       ;       ; 3.021 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.891 ; 3.891 ; 3.891 ; 3.891 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.203 ; 4.203 ; 4.203 ; 4.203 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.107 ; 3.107 ; 3.107 ; 3.107 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.460 ; 3.460 ; 3.460 ; 3.460 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 3.665 ; 3.665 ; 3.665 ; 3.665 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 4.700 ; 4.700 ; 4.700 ; 4.700 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 2.827 ;       ;       ; 2.827 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.213 ; 3.213 ; 3.213 ; 3.213 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.547 ; 3.547 ; 3.547 ; 3.547 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.483 ; 3.483 ; 3.483 ; 3.483 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.403 ; 3.403 ; 3.403 ; 3.403 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 4.254 ; 4.254 ; 4.254 ; 4.254 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.423 ;       ;       ; 3.423 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 4.366 ; 4.366 ; 4.366 ; 4.366 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.489 ; 4.489 ; 4.489 ; 4.489 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 3.464 ; 3.464 ; 3.464 ; 3.464 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 4.324 ; 4.324 ; 4.324 ; 4.324 ;
; not_reset           ; HLT_indicator        ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; not_reset           ; mem_addr_bus_out[0]  ; 6.421 ; 6.741 ; 6.741 ; 6.421 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.776 ; 7.037 ; 7.037 ; 6.776 ;
; not_reset           ; mem_addr_bus_out[2]  ; 5.778 ; 6.199 ; 6.199 ; 5.778 ;
; not_reset           ; mem_addr_bus_out[3]  ; 5.499 ;       ;       ; 5.499 ;
; not_reset           ; mem_addr_bus_out[4]  ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.071 ; 6.071 ; 6.071 ; 6.071 ;
; not_reset           ; mem_addr_bus_out[6]  ; 6.595 ; 6.595 ; 6.595 ; 6.595 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.052 ; 6.052 ; 6.052 ; 6.052 ;
; not_reset           ; mem_addr_bus_out[8]  ; 6.681 ; 6.681 ; 6.681 ; 6.681 ;
; not_reset           ; mem_addr_bus_out[9]  ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; not_reset           ; mem_addr_bus_out[10] ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; not_reset           ; mem_addr_bus_out[11] ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; not_reset           ; mem_data_bus_out[0]  ; 7.178 ; 7.178 ; 7.178 ; 7.178 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.305 ;       ;       ; 5.305 ;
; not_reset           ; mem_data_bus_out[2]  ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.025 ; 6.025 ; 6.025 ; 6.025 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; not_reset           ; mem_data_bus_out[5]  ; 5.881 ; 5.881 ; 5.881 ; 5.881 ;
; not_reset           ; mem_data_bus_out[6]  ; 6.732 ; 6.732 ; 6.732 ; 6.732 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.901 ;       ;       ; 5.901 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.844 ; 6.844 ; 6.844 ; 6.844 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; not_reset           ; mem_data_bus_out[10] ; 5.942 ; 5.942 ; 5.942 ; 5.942 ;
; not_reset           ; mem_data_bus_out[11] ; 6.802 ; 6.802 ; 6.802 ; 6.802 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0        ; 0        ; 35       ; 38       ;
; clk_in         ; ASSERT_CONTROL ; 0        ; 0        ; 159      ; 159      ;
; ASSERT_CONTROL ; clk_in         ; 70       ; 76       ; 70       ; 76       ;
; clk_in         ; clk_in         ; 318      ; 318      ; 318      ; 318      ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0        ; 0        ; 35       ; 38       ;
; clk_in         ; ASSERT_CONTROL ; 0        ; 0        ; 159      ; 159      ;
; ASSERT_CONTROL ; clk_in         ; 70       ; 76       ; 70       ; 76       ;
; clk_in         ; clk_in         ; 318      ; 318      ; 318      ; 318      ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3232     ; 3422     ; 3232     ; 3422     ;
; clk_in         ; ASSERT_CONTROL ; 14826    ; 14826    ; 14826    ; 14826    ;
; ASSERT_CONTROL ; clk_in         ; 3232     ; 3422     ; 3232     ; 3422     ;
; clk_in         ; clk_in         ; 14826    ; 14826    ; 14826    ; 14826    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 3232     ; 3422     ; 3232     ; 3422     ;
; clk_in         ; ASSERT_CONTROL ; 14826    ; 14826    ; 14826    ; 14826    ;
; ASSERT_CONTROL ; clk_in         ; 3232     ; 3422     ; 3232     ; 3422     ;
; clk_in         ; clk_in         ; 14826    ; 14826    ; 14826    ; 14826    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 873   ; 873  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 927   ; 927  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 18 18:00:31 2017
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datac"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 1763 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~15|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~15|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~16|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~16|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datad"
    Warning (332126): Node "register_array_0|output_mux|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~32|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~32|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~33|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~33|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~6|datad"
    Warning (332126): Node "register_array_0|output_mux|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|dataa"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|combout"
    Warning (332126): Node "register_array_0|output_mux|output~6|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datac"
    Warning (332126): Node "register_array_0|output_mux|output~3|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_11|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_11|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~38|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~38|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~39|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~39|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~37|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~37|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~11|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_7|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_7|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~36|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~36|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~37|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_11|nand_7|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~9|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~10|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~11|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~11|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~9|datad"
    Warning (332126): Node "register_array_0|output_mux|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~10|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_7|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~13|datad"
    Warning (332126): Node "register_array_0|output_mux|output~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~40|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~40|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~41|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~41|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~41|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_11|nand_7|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_11|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_11|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~35|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~35|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~33|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~32|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~14|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~14|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~15|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~16|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~39|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~41|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~24|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_3|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_3|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~32|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~16|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~10|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_7|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~34|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~34|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~35|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~35|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~32|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~10|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_7|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|datad"
    Warning (332126): Node "register_array_0|output_mux|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~40|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_11|nand_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_11|output|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_11|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~36|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~39|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~36|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~38|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~36|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~4|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_4|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~4|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datad"
    Warning (332126): Node "register_array_0|output_mux|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_link_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_11_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_4|output~0|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|datad"
    Warning (332126): Node "register_array_0|output_mux|output~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_9|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_10|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_9|nand_3|output~9|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_10|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_10|output|datac"
    Warning (332126): Node "register_array_0|output_mux|output~10|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~7|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~28|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_3|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~15|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~14|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|output_mux|output~11|datab"
    Warning (332126): Node "register_array_0|output_mux|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|datab"
    Warning (332126): Node "register_array_0|output_mux|output~12|datab"
    Warning (332126): Node "register_array_0|output_mux|output~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~19|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~12|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~12|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|combout"
    Warning (332126): Node "register_array_0|output_mux|output~6|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~10|datac"
    Warning (332126): Node "register_array_0|output_mux|output~9|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~5|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~13|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~12|datac"
    Warning (332126): Node "register_array_0|output_mux|output~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~4|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~7|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datad"
    Warning (332126): Node "address_comparator_0|and_0|output~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~35|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~14|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~39|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~41|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~21|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~25|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~11|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~33|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~29|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~16|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~37|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~7|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~23|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~20|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~17|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~26|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~9|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~34|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~30|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~14|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~38|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~40|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~22|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~18|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~5|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~5|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~5|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~8|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|decoder|and_3_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~5|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~5|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~6|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_3|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~34|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~12|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_5|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~13|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_4|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|output_mux|output~13|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~10|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~5|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~2|datac"
Critical Warning (332081): Design contains combinational loop of 1763 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|clock_generator_0|and_1|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~2|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.550       -17.550 clk_in 
    Info (332119):   -16.351       -16.351 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -2.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.603        -2.603 clk_in 
    Info (332119):    -1.858        -1.858 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -27.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -27.950      -364.082 clk_in 
    Info (332119):   -26.744      -346.801 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -7.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.718       -55.576 clk_in 
    Info (332119):    -6.973       -45.146 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -10.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.718     -1567.975 clk_in 
    Info (332119):    -8.994      -755.507 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|clock_generator_0|and_1|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~2|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|s_state_generator_0|or_0|output~4|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad  to: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datac  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): From: register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datad  to: control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.609        -5.609 clk_in 
    Info (332119):    -5.199        -5.199 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -0.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.876        -0.876 clk_in 
    Info (332119):    -0.588        -0.588 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -9.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.190      -120.245 clk_in 
    Info (332119):    -8.868      -113.661 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536       -18.991 clk_in 
    Info (332119):    -2.248       -14.959 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -3.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.340      -396.450 clk_in 
    Info (332119):    -2.759      -182.800 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1822 warnings
    Info: Peak virtual memory: 606 megabytes
    Info: Processing ended: Wed Jan 18 18:00:33 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


