// Seed: 2386120719
`timescale 1 ps / 1ps
module module_0 (
    id_1
);
  output id_1;
  logic id_1;
  reg   id_4;
  always begin
    id_4 <= 1;
  end
endmodule
