{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 11:25:57 2007 " "Info: Processing started: Thu May 03 11:25:57 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] HEX1\[5\] 15.435 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"HEX1\[5\]\" is 15.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 15; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.041 ns) + CELL(0.420 ns) 3.460 ns fa:b1_a1\|co~7 2 COMB LCCOMB_X23_Y16_N22 1 " "Info: 2: + IC(2.041 ns) + CELL(0.420 ns) = 3.460 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 1; COMB Node = 'fa:b1_a1\|co~7'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { SW[8] fa:b1_a1|co~7 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 3.847 ns fa:b1_a1\|co~13 3 COMB LCCOMB_X23_Y16_N20 2 " "Info: 3: + IC(0.237 ns) + CELL(0.150 ns) = 3.847 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'fa:b1_a1\|co~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { fa:b1_a1|co~7 fa:b1_a1|co~13 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.438 ns) 4.567 ns fa:b1_a2\|s 4 COMB LCCOMB_X23_Y16_N28 2 " "Info: 4: + IC(0.282 ns) + CELL(0.438 ns) = 4.567 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 2; COMB Node = 'fa:b1_a2\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { fa:b1_a1|co~13 fa:b1_a2|s } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.975 ns fa:b2_a1\|co~4 5 COMB LCCOMB_X23_Y16_N18 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 4.975 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'fa:b2_a1\|co~4'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { fa:b1_a2|s fa:b2_a1|co~4 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.419 ns) 5.845 ns fa:b2_a2\|s 6 COMB LCCOMB_X24_Y16_N0 2 " "Info: 6: + IC(0.451 ns) + CELL(0.419 ns) = 5.845 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 2; COMB Node = 'fa:b2_a2\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { fa:b2_a1|co~4 fa:b2_a2|s } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.437 ns) 6.956 ns fa:b3_a1\|co~4 7 COMB LCCOMB_X23_Y16_N14 2 " "Info: 7: + IC(0.674 ns) + CELL(0.437 ns) = 6.956 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 2; COMB Node = 'fa:b3_a1\|co~4'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { fa:b2_a2|s fa:b3_a1|co~4 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.438 ns) 7.810 ns fa:b3_a2\|co~4 8 COMB LCCOMB_X24_Y16_N30 2 " "Info: 8: + IC(0.416 ns) + CELL(0.438 ns) = 7.810 ns; Loc. = LCCOMB_X24_Y16_N30; Fanout = 2; COMB Node = 'fa:b3_a2\|co~4'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { fa:b3_a1|co~4 fa:b3_a2|co~4 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 8.206 ns fa:b3_a3\|s~12 9 COMB LCCOMB_X24_Y16_N22 7 " "Info: 9: + IC(0.246 ns) + CELL(0.150 ns) = 8.206 ns; Loc. = LCCOMB_X24_Y16_N22; Fanout = 7; COMB Node = 'fa:b3_a3\|s~12'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { fa:b3_a2|co~4 fa:b3_a3|s~12 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.419 ns) 8.921 ns hex7seg:digit_1\|Mux5~3 10 COMB LCCOMB_X24_Y16_N28 1 " "Info: 10: + IC(0.296 ns) + CELL(0.419 ns) = 8.921 ns; Loc. = LCCOMB_X24_Y16_N28; Fanout = 1; COMB Node = 'hex7seg:digit_1\|Mux5~3'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { fa:b3_a3|s~12 hex7seg:digit_1|Mux5~3 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.882 ns) + CELL(2.632 ns) 15.435 ns HEX1\[5\] 11 PIN PIN_AA23 0 " "Info: 11: + IC(3.882 ns) + CELL(2.632 ns) = 15.435 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { hex7seg:digit_1|Mux5~3 HEX1[5] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part5.VHDL/part5.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.652 ns ( 43.10 % ) " "Info: Total cell delay = 6.652 ns ( 43.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.783 ns ( 56.90 % ) " "Info: Total interconnect delay = 8.783 ns ( 56.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "15.435 ns" { SW[8] fa:b1_a1|co~7 fa:b1_a1|co~13 fa:b1_a2|s fa:b2_a1|co~4 fa:b2_a2|s fa:b3_a1|co~4 fa:b3_a2|co~4 fa:b3_a3|s~12 hex7seg:digit_1|Mux5~3 HEX1[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "15.435 ns" { SW[8] SW[8]~combout fa:b1_a1|co~7 fa:b1_a1|co~13 fa:b1_a2|s fa:b2_a1|co~4 fa:b2_a2|s fa:b3_a1|co~4 fa:b3_a2|co~4 fa:b3_a3|s~12 hex7seg:digit_1|Mux5~3 HEX1[5] } { 0.000ns 0.000ns 2.041ns 0.237ns 0.282ns 0.258ns 0.451ns 0.674ns 0.416ns 0.246ns 0.296ns 3.882ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.438ns 0.150ns 0.419ns 0.437ns 0.438ns 0.150ns 0.419ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 11:25:58 2007 " "Info: Processing ended: Thu May 03 11:25:58 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
