
  Linking design 'S1_BOOL_FSM'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /home/cfaber/common/Documents/ECE581/ece581/proj3/osu05_stdcells.db

Loading sverilog file '/home/cfaber/common/Documents/ECE581/ece581/proj3/prob4.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/cfaber/common/Documents/ECE581/ece581/proj3/prob4.sv

Inferred memory devices in process
	in routine S1_BOOL_FSM line 9 in file
		'/home/cfaber/common/Documents/ECE581/ece581/proj3/prob4.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/cfaber/common/Documents/ECE581/ece581/proj3/S1_BOOL_FSM.db:S1_BOOL_FSM'
Warning: Overwriting design file '/home/cfaber/common/Documents/ECE581/ece581/proj3/S1_BOOL_FSM.db'. (DDB-24)
Loaded 1 design.
Current design is 'S1_BOOL_FSM'.
Current design is 'S1_BOOL_FSM'.
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)


  Beginning Pass 1 Mapping
  ------------------------
  Processing 'S1_BOOL_FSM'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'S1_BOOL_FSM' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'S1_BOOL_FSM'
  Mapping 'S1_BOOL_FSM'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
    0:01:24    7704.0      0.00       0.0       0.0                          
Loading db file '/home/cfaber/common/Documents/ECE581/ece581/proj3/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
 
****************************************
Report : area
Design : S1_BOOL_FSM
Version: Q-2019.12-SP3
Date   : Thu Nov 18 14:38:09 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /home/cfaber/common/Documents/ECE581/ece581/proj3/osu05_stdcells.db)

Number of ports:                            3
Number of nets:                            14
Number of cells:                           12
Number of combinational cells:              4
Number of sequential cells:                 4
Number of macros/black boxes:               0
Number of buf/inv:                          1
Number of references:                       4

Combinational area:               1368.000000
Buf/Inv area:                      144.000000
Noncombinational area:            6336.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  7704.000000
Total area:                 undefined
 
****************************************
Report : cell
Design : S1_BOOL_FSM
Version: Q-2019.12-SP3
Date   : Thu Nov 18 14:38:09 2021
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U13                       XOR2X1          osu05_stdcells  504.000000
U14                       NAND2X1         osu05_stdcells  216.000000
U15                       XOR2X1          osu05_stdcells  504.000000
U16                       INVX1           osu05_stdcells  144.000000
cs_reg[0]                 DFFSR           osu05_stdcells  1584.000000
                                                                    n
cs_reg[1]                 DFFSR           osu05_stdcells  1584.000000
                                                                    n
cs_reg[2]                 DFFSR           osu05_stdcells  1584.000000
                                                                    n
cs_reg[3]                 DFFSR           osu05_stdcells  1584.000000
                                                                    n
--------------------------------------------------------------------------------
Total 8 cells                                             7704.000000
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : S1_BOOL_FSM
Version: Q-2019.12-SP3
Date   : Thu Nov 18 14:38:09 2021
****************************************


Library(s) Used:

    osu05_stdcells (File: /home/cfaber/common/Documents/ECE581/ece581/proj3/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 767.7677 uW   (74%)
  Net Switching Power  = 274.1995 uW   (26%)
                         ---------
Total Dynamic Power    =   1.0420 mW  (100%)

Cell Leakage Power     =   2.5782 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.6845        5.0445e-02            2.1319            0.7350  (  70.54%)
combinational  8.3221e-02            0.2238            0.4463            0.3070  (  29.46%)
--------------------------------------------------------------------------------------------------
Total              0.7678 mW         0.2742 mW         2.5782 nW         1.0420 mW
Writing verilog file '/home/cfaber/common/Documents/ECE581/ece581/proj3/S1_BOOL_FSM.netlist'.

  Linking design 'S1_BOOL_FSM'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /home/cfaber/common/Documents/ECE581/ece581/proj3/osu05_stdcells.db

1
