Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	test_pe/test_pe_comp/test_mult_add/U1142/A1 test_pe/test_pe_comp/test_mult_add/U1142/ZN test_pe/test_pe_comp/test_mult_add/U788/A1 test_pe/test_pe_comp/test_mult_add/U788/ZN test_pe/test_pe_comp/test_mult_add/U932/A1 test_pe/test_pe_comp/test_mult_add/U932/ZN test_pe/test_pe_comp/test_mult_add/U195/A1 test_pe/test_pe_comp/test_mult_add/U195/ZN test_pe/test_pe_comp/test_mult_add/U712/A1 test_pe/test_pe_comp/test_mult_add/U712/Z test_pe/test_pe_comp/test_mult_add/U311/I test_pe/test_pe_comp/test_mult_add/U311/ZN test_pe/test_pe_comp/U164/A1 test_pe/test_pe_comp/U164/ZN test_pe/test_pe_comp/U353/A1 test_pe/test_pe_comp/U353/ZN test_pe/U6/A1 test_pe/U6/ZN test_pe/U8/A1 test_pe/U8/ZN sb_wide/sbmux_pre_2_0_3/I2 sb_wide/sbmux_pre_2_0_3/Z sb_wide/sbmux_pipe_2_0_3/I0 sb_wide/sbmux_pipe_2_0_3/Z sb_wide/U641/I sb_wide/U641/ZN sb_wide/U640/I sb_wide/U640/ZN cb_data0/cbmux3/I5 cb_data0/cbmux3/Z test_pe/test_opt_reg_a/U12/A1 test_pe/test_opt_reg_a/U12/ZN test_pe/test_opt_reg_a/U14/A1 test_pe/test_opt_reg_a/U14/ZN test_pe/test_pe_comp/test_mult_add/U1104/A1 test_pe/test_pe_comp/test_mult_add/U1104/ZN test_pe/test_pe_comp/test_mult_add/U288/A1 test_pe/test_pe_comp/test_mult_add/U288/ZN test_pe/test_pe_comp/test_mult_add/U119/A1 test_pe/test_pe_comp/test_mult_add/U119/ZN test_pe/test_pe_comp/test_mult_add/U138/A test_pe/test_pe_comp/test_mult_add/U138/CO test_pe/test_pe_comp/test_mult_add/U170/A test_pe/test_pe_comp/test_mult_add/U170/S test_pe/test_pe_comp/test_mult_add/U432/A1 test_pe/test_pe_comp/test_mult_add/U432/ZN test_pe/test_pe_comp/test_mult_add/U143/A1 test_pe/test_pe_comp/test_mult_add/U143/ZN test_pe/test_pe_comp/test_mult_add/U781/A1 test_pe/test_pe_comp/test_mult_add/U781/ZN test_pe/test_pe_comp/test_mult_add/U763/A1 test_pe/test_pe_comp/test_mult_add/U763/ZN 
Information: Timing loop detected. (OPT-150)
	test_pe/test_pe_comp/test_mult_add/U179/A1 test_pe/test_pe_comp/test_mult_add/U179/ZN test_pe/test_pe_comp/test_mult_add/U1090/A1 test_pe/test_pe_comp/test_mult_add/U1090/Z test_pe/test_pe_comp/test_mult_add/U921/A1 test_pe/test_pe_comp/test_mult_add/U921/ZN test_pe/test_pe_comp/test_mult_add/U964/A1 test_pe/test_pe_comp/test_mult_add/U964/Z test_pe/test_pe_comp/test_mult_add/U729/A1 test_pe/test_pe_comp/test_mult_add/U729/ZN test_pe/test_pe_comp/test_mult_add/U744/A1 test_pe/test_pe_comp/test_mult_add/U744/ZN test_pe/test_pe_comp/test_mult_add/U1142/A2 test_pe/test_pe_comp/test_mult_add/U1142/ZN test_pe/test_pe_comp/test_mult_add/U788/A1 test_pe/test_pe_comp/test_mult_add/U788/ZN test_pe/test_pe_comp/test_mult_add/U932/A1 test_pe/test_pe_comp/test_mult_add/U932/ZN test_pe/test_pe_comp/test_mult_add/U195/A1 test_pe/test_pe_comp/test_mult_add/U195/ZN test_pe/test_pe_comp/test_mult_add/U712/A1 test_pe/test_pe_comp/test_mult_add/U712/Z test_pe/test_pe_comp/test_mult_add/U311/I test_pe/test_pe_comp/test_mult_add/U311/ZN test_pe/test_pe_comp/U164/A1 test_pe/test_pe_comp/U164/ZN test_pe/test_pe_comp/U353/A1 test_pe/test_pe_comp/U353/ZN test_pe/U6/A1 test_pe/U6/ZN test_pe/U8/A1 test_pe/U8/ZN sb_wide/sbmux_pre_2_0_3/I2 sb_wide/sbmux_pre_2_0_3/Z sb_wide/sbmux_pipe_2_0_3/I0 sb_wide/sbmux_pipe_2_0_3/Z sb_wide/U641/I sb_wide/U641/ZN sb_wide/U640/I sb_wide/U640/ZN cb_data0/cbmux3/I5 cb_data0/cbmux3/Z test_pe/test_opt_reg_a/U12/A1 test_pe/test_opt_reg_a/U12/ZN test_pe/test_opt_reg_a/U14/A1 test_pe/test_opt_reg_a/U14/ZN test_pe/test_pe_comp/test_mult_add/U1104/A1 test_pe/test_pe_comp/test_mult_add/U1104/ZN test_pe/test_pe_comp/test_mult_add/U288/A1 test_pe/test_pe_comp/test_mult_add/U288/ZN 
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'S' on cell 'test_pe/test_pe_comp/test_mult_add/U494'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'S' on cell 'test_pe/test_pe_comp/test_mult_add/U494'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'S' on cell 'test_pe/test_pe_comp/test_mult_add/U494'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'S' on cell 'test_pe/test_pe_comp/test_mult_add/U494'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_0_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_0_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_1_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_1_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_2_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_2_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_3_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_3_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_wide/sbmux_pre_2_4_10'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_11'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_2'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_wide/sbmux_pre_1_4_9'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_0_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_1_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_2_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_3_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I2' and 'Z' on cell 'sb_1b/sbmux_pre_2_4_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_1b/sbmux_pre_1_0_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_1b/sbmux_pre_1_1_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_1b/sbmux_pre_1_2_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_1b/sbmux_pre_1_3_0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I1' and 'Z' on cell 'sb_1b/sbmux_pre_1_4_0'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
        -capacitance
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:41:31 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: Inactive.

  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: gout (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U907/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U907/ZN (INVD4BWP)           0.0237    0.0285     1.2342 f
  test_pe/test_pe_comp/test_mult_add/n1329 (net)     4   0.0069             0.0000     1.2342 f
  test_pe/test_pe_comp/test_mult_add/U127/A1 (OAI21D1BWP)         0.0237    0.0002 *   1.2344 f
  test_pe/test_pe_comp/test_mult_add/U127/ZN (OAI21D1BWP)         0.0456    0.0376     1.2720 r
  test_pe/test_pe_comp/test_mult_add/n1311 (net)     1   0.0010             0.0000     1.2720 r
  test_pe/test_pe_comp/test_mult_add/U782/A1 (XNR2D2BWP)          0.0456    0.0000 *   1.2720 r
  test_pe/test_pe_comp/test_mult_add/U782/ZN (XNR2D2BWP)          0.0418    0.0890     1.3610 f
  test_pe/test_pe_comp/test_mult_add/res[26] (net)     2   0.0053           0.0000     1.3610 f
  test_pe/test_pe_comp/test_mult_add/res[26] (test_mult_add_DataWidth16_0)   0.0000    1.3610 f
  test_pe/test_pe_comp/mult_res[26] (net)               0.0053              0.0000     1.3610 f
  test_pe/test_pe_comp/U211/A1 (NR2XD2BWP)                        0.0418    0.0001 *   1.3610 f
  test_pe/test_pe_comp/U211/ZN (NR2XD2BWP)                        0.0283    0.0261     1.3872 r
  test_pe/test_pe_comp/n155 (net)               1       0.0012              0.0000     1.3872 r
  test_pe/test_pe_comp/U270/A2 (ND2D2BWP)                         0.0283    0.0000 *   1.3872 r
  test_pe/test_pe_comp/U270/ZN (ND2D2BWP)                         0.0264    0.0302     1.4174 f
  test_pe/test_pe_comp/n156 (net)               1       0.0024              0.0000     1.4174 f
  test_pe/test_pe_comp/U316/A2 (NR2D4BWP)                         0.0264    0.0000 *   1.4174 f
  test_pe/test_pe_comp/U316/ZN (NR2D4BWP)                         0.0415    0.0402     1.4576 r
  test_pe/test_pe_comp/n365 (net)               1       0.0040              0.0000     1.4576 r
  test_pe/test_pe_comp/U307/A2 (AOI21D4BWP)                       0.0415    0.0002 *   1.4578 r
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0418    0.0444     1.5021 f
  test_pe/test_pe_comp/ovfl (net)               5       0.0081              0.0000     1.5021 f
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.5021 f
  test_pe/V (net)                                       0.0081              0.0000     1.5021 f
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0418    0.0003 *   1.5025 f
  test_pe/U158/Z (XOR2D2BWP)                                      0.0288    0.0741     1.5765 r
  test_pe/n322 (net)                            1       0.0020              0.0000     1.5765 r
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0288    0.0000 *   1.5765 r
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0285    0.0237     1.6003 f
  test_pe/n327 (net)                            1       0.0021              0.0000     1.6003 f
  test_pe/U204/A1 (NR2D4BWP)                                      0.0285    0.0000 *   1.6003 f
  test_pe/U204/ZN (NR2D4BWP)                                      0.0355    0.0320     1.6323 r
  test_pe/n287 (net)                            1       0.0031              0.0000     1.6323 r
  test_pe/U159/A1 (ND3D4BWP)                                      0.0355    0.0001 *   1.6324 r
  test_pe/U159/ZN (ND3D4BWP)                                      0.0342    0.0332     1.6656 f
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 f
  test_pe/test_debug_bit/data_in[0] (test_debug_reg_DataWidth1_0)           0.0000     1.6656 f
  test_pe/test_debug_bit/data_in[0] (net)               0.0026              0.0000     1.6656 f
  test_pe/test_debug_bit/U4/A1 (XOR2D2BWP)                        0.0342    0.0001 *   1.6656 f
  test_pe/test_debug_bit/U4/Z (XOR2D2BWP)                         0.0276    0.0710     1.7367 r
  test_pe/test_debug_bit/debug_irq (net)        1       0.0020              0.0000     1.7367 r
  test_pe/test_debug_bit/debug_irq (test_debug_reg_DataWidth1_0)            0.0000     1.7367 r
  test_pe/irq_bit (net)                                 0.0020              0.0000     1.7367 r
  test_pe/U55/A1 (ND2D3BWP)                                       0.0276    0.0000 *   1.7367 r
  test_pe/U55/ZN (ND2D3BWP)                                       0.0222    0.0235     1.7602 f
  test_pe/n316 (net)                            1       0.0024              0.0000     1.7602 f
  test_pe/U314/A1 (ND2D4BWP)                                      0.0222    0.0000 *   1.7602 f
  test_pe/U314/ZN (ND2D4BWP)                                      0.0239    0.0212     1.7815 r
  test_pe/irq (net)                             1       0.0038              0.0000     1.7815 r
  test_pe/irq (test_pe_unq1_0)                                              0.0000     1.7815 r
  pe_out_irq (net)                                      0.0038              0.0000     1.7815 r
  U88/A1 (CKND2D8BWP)                                             0.0239    0.0000 *   1.7815 r
  U88/ZN (CKND2D8BWP)                                             0.0219    0.0227     1.8041 f
  n586 (net)                                    1       0.0065              0.0000     1.8041 f
  U89/I (CKND12BWP)                                               0.0219    0.0001 *   1.8043 f
  U89/ZN (CKND12BWP)                                              0.1039    0.0684     1.8727 r
  gout (net)                                    1       0.1002              0.0000     1.8727 r
  gout (out)                                                      0.1039    0.0006 *   1.8733 r
  data arrival time                                                                    1.8733

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8733
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0733


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS16_S0_T0[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U127/A1 (ND2D3BWP)                         0.0471    0.0001 *   1.3678 r
  test_pe/test_pe_comp/U127/ZN (ND2D3BWP)                         0.0412    0.0343     1.4022 f
  test_pe/test_pe_comp/n361 (net)               1       0.0040              0.0000     1.4022 f
  test_pe/test_pe_comp/U37/A2 (CKND2D8BWP)                        0.0412    0.0000 *   1.4022 f
  test_pe/test_pe_comp/U37/ZN (CKND2D8BWP)                        0.0338    0.0359     1.4381 r
  test_pe/test_pe_comp/res[15] (net)            4       0.0097              0.0000     1.4381 r
  test_pe/test_pe_comp/res[15] (test_pe_comp_unq1_0)                        0.0000     1.4381 r
  test_pe/comp_res[15] (net)                            0.0097              0.0000     1.4381 r
  test_pe/U318/I (CKBD1BWP)                                       0.0338    0.0005 *   1.4386 r
  test_pe/U318/Z (CKBD1BWP)                                       0.0327    0.0443     1.4830 r
  test_pe/n309 (net)                            2       0.0022              0.0000     1.4830 r
  test_pe/U46/A1 (ND2D2BWP)                                       0.0327    0.0000 *   1.4830 r
  test_pe/U46/ZN (ND2D2BWP)                                       0.0310    0.0243     1.5073 f
  test_pe/n135 (net)                            1       0.0016              0.0000     1.5073 f
  test_pe/U131/A1 (ND2D2BWP)                                      0.0310    0.0000 *   1.5073 f
  test_pe/U131/ZN (ND2D2BWP)                                      0.0412    0.0294     1.5367 r
  test_pe/res[15] (net)                         4       0.0036              0.0000     1.5367 r
  test_pe/res[15] (test_pe_unq1_0)                                          0.0000     1.5367 r
  pe_out_res[15] (net)                                  0.0036              0.0000     1.5367 r
  sb_wide/pe_output_0[15] (sb_unq1_0)                                       0.0000     1.5367 r
  sb_wide/pe_output_0[15] (net)                         0.0036              0.0000     1.5367 r
  sb_wide/U484/I (CKBD2BWP)                                       0.0412    0.0001 *   1.5368 r
  sb_wide/U484/Z (CKBD2BWP)                                       0.1089    0.0917     1.6285 r
  sb_wide/n526 (net)                           18       0.0181              0.0000     1.6285 r
  sb_wide/sbmux_pre_0_0_15/I0 (NEM4T_OHMUX4D1)                    0.1089    0.0006 *   1.6290 r    d u 
  sb_wide/sbmux_pre_0_0_15/Z (NEM4T_OHMUX4D1)                     0.0665    0.0656     1.6947 r    d u 
  sb_wide/postmux_0_0[15] (net)                 2       0.0059              0.0000     1.6947 r
  sb_wide/sbmux_pipe_0_0_15/I0 (NEM4T_OHMUX2D1)                   0.0665    0.0004 *   1.6951 r    d u 
  sb_wide/sbmux_pipe_0_0_15/Z (NEM4T_OHMUX2D1)                    0.0196    0.0346     1.7297 r    d u 
  sb_wide/n480 (net)                            1       0.0014              0.0000     1.7297 r
  sb_wide/U161/I (BUFFD6BWP)                                      0.0196    0.0000 *   1.7297 r
  sb_wide/U161/Z (BUFFD6BWP)                                      0.2023    0.1356     1.8653 r
  sb_wide/out_0_0[15] (net)                     1       0.1008              0.0000     1.8653 r
  sb_wide/out_0_0[15] (sb_unq1_0)                                           0.0000     1.8653 r
  out_BUS16_S0_T0[15] (net)                             0.1008              0.0000     1.8653 r
  out_BUS16_S0_T0[15] (out)                                       0.2023    0.0029 *   1.8682 r
  data arrival time                                                                    1.8682

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8682
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0682


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS16_S0_T4[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U127/A1 (ND2D3BWP)                         0.0471    0.0001 *   1.3678 r
  test_pe/test_pe_comp/U127/ZN (ND2D3BWP)                         0.0412    0.0343     1.4022 f
  test_pe/test_pe_comp/n361 (net)               1       0.0040              0.0000     1.4022 f
  test_pe/test_pe_comp/U37/A2 (CKND2D8BWP)                        0.0412    0.0000 *   1.4022 f
  test_pe/test_pe_comp/U37/ZN (CKND2D8BWP)                        0.0338    0.0359     1.4381 r
  test_pe/test_pe_comp/res[15] (net)            4       0.0097              0.0000     1.4381 r
  test_pe/test_pe_comp/res[15] (test_pe_comp_unq1_0)                        0.0000     1.4381 r
  test_pe/comp_res[15] (net)                            0.0097              0.0000     1.4381 r
  test_pe/U318/I (CKBD1BWP)                                       0.0338    0.0005 *   1.4386 r
  test_pe/U318/Z (CKBD1BWP)                                       0.0327    0.0443     1.4830 r
  test_pe/n309 (net)                            2       0.0022              0.0000     1.4830 r
  test_pe/U46/A1 (ND2D2BWP)                                       0.0327    0.0000 *   1.4830 r
  test_pe/U46/ZN (ND2D2BWP)                                       0.0310    0.0243     1.5073 f
  test_pe/n135 (net)                            1       0.0016              0.0000     1.5073 f
  test_pe/U131/A1 (ND2D2BWP)                                      0.0310    0.0000 *   1.5073 f
  test_pe/U131/ZN (ND2D2BWP)                                      0.0412    0.0294     1.5367 r
  test_pe/res[15] (net)                         4       0.0036              0.0000     1.5367 r
  test_pe/res[15] (test_pe_unq1_0)                                          0.0000     1.5367 r
  pe_out_res[15] (net)                                  0.0036              0.0000     1.5367 r
  sb_wide/pe_output_0[15] (sb_unq1_0)                                       0.0000     1.5367 r
  sb_wide/pe_output_0[15] (net)                         0.0036              0.0000     1.5367 r
  sb_wide/U484/I (CKBD2BWP)                                       0.0412    0.0001 *   1.5368 r
  sb_wide/U484/Z (CKBD2BWP)                                       0.1089    0.0917     1.6285 r
  sb_wide/n526 (net)                           18       0.0181              0.0000     1.6285 r
  sb_wide/sbmux_pre_0_4_15/I0 (NEM4T_OHMUX4D1)                    0.1089    0.0004 *   1.6289 r    d u 
  sb_wide/sbmux_pre_0_4_15/Z (NEM4T_OHMUX4D1)                     0.0467    0.0550     1.6838 r    d u 
  sb_wide/postmux_0_4[15] (net)                 2       0.0039              0.0000     1.6838 r
  sb_wide/sbmux_pipe_0_4_15/I0 (NEM4T_OHMUX2D1)                   0.0467    0.0002 *   1.6840 r    d u 
  sb_wide/sbmux_pipe_0_4_15/Z (NEM4T_OHMUX2D1)                    0.0194    0.0313     1.7153 r    d u 
  sb_wide/n476 (net)                            1       0.0014              0.0000     1.7153 r
  sb_wide/U157/I (BUFFD6BWP)                                      0.0194    0.0000 *   1.7154 r
  sb_wide/U157/Z (BUFFD6BWP)                                      0.2070    0.1381     1.8534 r
  sb_wide/out_0_4[15] (net)                     1       0.1033              0.0000     1.8534 r
  sb_wide/out_0_4[15] (sb_unq1_0)                                           0.0000     1.8534 r
  out_BUS16_S0_T4[15] (net)                             0.1033              0.0000     1.8534 r
  out_BUS16_S0_T4[15] (out)                                       0.2070    0.0112 *   1.8646 r
  data arrival time                                                                    1.8646

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8646
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0646


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S0_T1[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_0_1_0/I0 (NEM4T_OHMUX4D1)                       0.0422    0.0000 *   1.7157 r    d u 
  sb_1b/sbmux_pre_0_1_0/Z (NEM4T_OHMUX4D1)                        0.0224    0.0289     1.7446 r    d u 
  sb_1b/postmux_0_1[0] (net)                    2       0.0011              0.0000     1.7446 r
  sb_1b/sbmux_pipe_0_1_0/I0 (NEM4T_OHMUX2D1)                      0.0224    0.0000 *   1.7446 r    d u 
  sb_1b/sbmux_pipe_0_1_0/Z (NEM4T_OHMUX2D1)                       0.0365    0.0345     1.7791 r    d u 
  sb_1b/n29 (net)                               1       0.0031              0.0000     1.7791 r
  sb_1b/U10/I (CKBD16BWP)                                         0.0365    0.0000 *   1.7792 r
  sb_1b/U10/Z (CKBD16BWP)                                         0.0831    0.0816     1.8608 r
  sb_1b/out_0_1[0] (net)                        1       0.1003              0.0000     1.8608 r
  sb_1b/out_0_1[0] (sb_unq2_0)                                              0.0000     1.8608 r
  out_BUS1_S0_T1[0] (net)                               0.1003              0.0000     1.8608 r
  out_BUS1_S0_T1[0] (out)                                         0.0831    0.0011 *   1.8619 r
  data arrival time                                                                    1.8619

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8619
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0619


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S0_T4[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_0_4_0/I0 (NEM4T_OHMUX4D1)                       0.0422    0.0001 *   1.7157 r    d u 
  sb_1b/sbmux_pre_0_4_0/Z (NEM4T_OHMUX4D1)                        0.0221    0.0288     1.7445 r    d u 
  sb_1b/postmux_0_4[0] (net)                    2       0.0011              0.0000     1.7445 r
  sb_1b/sbmux_pipe_0_4_0/I0 (NEM4T_OHMUX2D1)                      0.0221    0.0000 *   1.7445 r    d u 
  sb_1b/sbmux_pipe_0_4_0/Z (NEM4T_OHMUX2D1)                       0.0356    0.0340     1.7785 r    d u 
  sb_1b/n26 (net)                               1       0.0030              0.0000     1.7785 r
  sb_1b/U7/I (CKBD16BWP)                                          0.0356    0.0000 *   1.7785 r
  sb_1b/U7/Z (CKBD16BWP)                                          0.0833    0.0814     1.8599 r
  sb_1b/out_0_4[0] (net)                        1       0.1005              0.0000     1.8599 r
  sb_1b/out_0_4[0] (sb_unq2_0)                                              0.0000     1.8599 r
  out_BUS1_S0_T4[0] (net)                               0.1005              0.0000     1.8599 r
  out_BUS1_S0_T4[0] (out)                                         0.0833    0.0018 *   1.8617 r
  data arrival time                                                                    1.8617

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8617
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0617


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S0_T2[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_0_2_0/I0 (NEM4T_OHMUX4D1)                       0.0422    0.0001 *   1.7158 r    d u 
  sb_1b/sbmux_pre_0_2_0/Z (NEM4T_OHMUX4D1)                        0.0235    0.0298     1.7456 r    d u 
  sb_1b/postmux_0_2[0] (net)                    2       0.0013              0.0000     1.7456 r
  sb_1b/sbmux_pipe_0_2_0/I0 (NEM4T_OHMUX2D1)                      0.0235    0.0000 *   1.7456 r    d u 
  sb_1b/sbmux_pipe_0_2_0/Z (NEM4T_OHMUX2D1)                       0.0341    0.0336     1.7791 r    d u 
  sb_1b/n28 (net)                               1       0.0029              0.0000     1.7791 r
  sb_1b/U9/I (CKBD16BWP)                                          0.0341    0.0000 *   1.7792 r
  sb_1b/U9/Z (CKBD16BWP)                                          0.0831    0.0808     1.8599 r
  sb_1b/out_0_2[0] (net)                        1       0.1004              0.0000     1.8599 r
  sb_1b/out_0_2[0] (sb_unq2_0)                                              0.0000     1.8599 r
  out_BUS1_S0_T2[0] (net)                               0.1004              0.0000     1.8599 r
  out_BUS1_S0_T2[0] (out)                                         0.0831    0.0013 *   1.8612 r
  data arrival time                                                                    1.8612

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8612
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0612


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S3_T4[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_3_4_0/I3 (NEM4T_OHMUX4D1)                       0.0422    0.0002 *   1.7158 r    d u 
  sb_1b/sbmux_pre_3_4_0/Z (NEM4T_OHMUX4D1)                        0.0241    0.0301     1.7459 r    d u 
  sb_1b/postmux_3_4[0] (net)                    2       0.0014              0.0000     1.7459 r
  sb_1b/sbmux_pipe_3_4_0/I0 (NEM4T_OHMUX2D1)                      0.0241    0.0000 *   1.7459 r    d u 
  sb_1b/sbmux_pipe_3_4_0/Z (NEM4T_OHMUX2D1)                       0.0337    0.0335     1.7794 r    d u 
  sb_1b/n21 (net)                               1       0.0029              0.0000     1.7794 r
  sb_1b/U2/I (CKBD16BWP)                                          0.0337    0.0000 *   1.7794 r
  sb_1b/U2/Z (CKBD16BWP)                                          0.0831    0.0806     1.8600 r
  sb_1b/out_3_4[0] (net)                        1       0.1003              0.0000     1.8600 r
  sb_1b/out_3_4[0] (sb_unq2_0)                                              0.0000     1.8600 r
  out_BUS1_S3_T4[0] (net)                               0.1003              0.0000     1.8600 r
  out_BUS1_S3_T4[0] (out)                                         0.0831    0.0009 *   1.8609 r
  data arrival time                                                                    1.8609

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8609
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0609


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S0_T0[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_0_0_0/I0 (NEM4T_OHMUX4D1)                       0.0422    0.0002 *   1.7158 r    d u 
  sb_1b/sbmux_pre_0_0_0/Z (NEM4T_OHMUX4D1)                        0.0238    0.0299     1.7457 r    d u 
  sb_1b/postmux_0_0[0] (net)                    2       0.0013              0.0000     1.7457 r
  sb_1b/sbmux_pipe_0_0_0/I0 (NEM4T_OHMUX2D1)                      0.0238    0.0000 *   1.7457 r    d u 
  sb_1b/sbmux_pipe_0_0_0/Z (NEM4T_OHMUX2D1)                       0.0332    0.0332     1.7789 r    d u 
  sb_1b/n30 (net)                               1       0.0028              0.0000     1.7789 r
  sb_1b/U11/I (CKBD16BWP)                                         0.0332    0.0000 *   1.7789 r
  sb_1b/U11/Z (CKBD16BWP)                                         0.0832    0.0804     1.8593 r
  sb_1b/out_0_0[0] (net)                        1       0.1004              0.0000     1.8593 r
  sb_1b/out_0_0[0] (sb_unq2_0)                                              0.0000     1.8593 r
  out_BUS1_S0_T0[0] (net)                               0.1004              0.0000     1.8593 r
  out_BUS1_S0_T0[0] (out)                                         0.0832    0.0015 *   1.8609 r
  data arrival time                                                                    1.8609

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8609
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0609


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS1_S3_T1[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U36/A1 (ND2D2BWP)                          0.0471    0.0000 *   1.3678 r
  test_pe/test_pe_comp/U36/ZN (ND2D2BWP)                          0.0265    0.0292     1.3970 f
  test_pe/test_pe_comp/n413 (net)               1       0.0018              0.0000     1.3970 f
  test_pe/test_pe_comp/U282/A2 (ND2D3BWP)                         0.0265    0.0000 *   1.3970 f
  test_pe/test_pe_comp/U282/ZN (ND2D3BWP)                         0.0292    0.0285     1.4255 r
  test_pe/test_pe_comp/n410 (net)               1       0.0042              0.0000     1.4255 r
  test_pe/test_pe_comp/U317/A1 (NR2XD2BWP)                        0.0292    0.0002 *   1.4257 r
  test_pe/test_pe_comp/U317/ZN (NR2XD2BWP)                        0.0191    0.0205     1.4462 f
  test_pe/test_pe_comp/n408 (net)               1       0.0020              0.0000     1.4462 f
  test_pe/test_pe_comp/U307/A1 (AOI21D4BWP)                       0.0191    0.0000 *   1.4462 f
  test_pe/test_pe_comp/U307/ZN (AOI21D4BWP)                       0.0769    0.0507     1.4969 r
  test_pe/test_pe_comp/ovfl (net)               5       0.0083              0.0000     1.4969 r
  test_pe/test_pe_comp/ovfl (test_pe_comp_unq1_0)                           0.0000     1.4969 r
  test_pe/V (net)                                       0.0083              0.0000     1.4969 r
  test_pe/U158/A1 (XOR2D2BWP)                                     0.0769    0.0003 *   1.4972 r
  test_pe/U158/Z (XOR2D2BWP)                                      0.0306    0.0983     1.5956 f
  test_pe/n322 (net)                            1       0.0019              0.0000     1.5956 f
  test_pe/U135/A1 (OAI21D4BWP)                                    0.0306    0.0000 *   1.5956 f
  test_pe/U135/ZN (OAI21D4BWP)                                    0.0347    0.0323     1.6279 r
  test_pe/n327 (net)                            1       0.0019              0.0000     1.6279 r
  test_pe/U204/A1 (NR2D4BWP)                                      0.0347    0.0000 *   1.6279 r
  test_pe/U204/ZN (NR2D4BWP)                                      0.0163    0.0190     1.6469 f
  test_pe/n287 (net)                            1       0.0027              0.0000     1.6469 f
  test_pe/U159/A1 (ND3D4BWP)                                      0.0163    0.0001 *   1.6470 f
  test_pe/U159/ZN (ND3D4BWP)                                      0.0241    0.0186     1.6656 r
  test_pe/n319 (net)                            2       0.0026              0.0000     1.6656 r
  test_pe/U15/I (CKBD2BWP)                                        0.0241    0.0000 *   1.6657 r
  test_pe/U15/Z (CKBD2BWP)                                        0.0422    0.0500     1.7156 r
  test_pe/res_p (net)                          11       0.0063              0.0000     1.7156 r
  test_pe/res_p (test_pe_unq1_0)                                            0.0000     1.7156 r
  pe_out_res_p (net)                                    0.0063              0.0000     1.7156 r
  sb_1b/pe_output_0[0] (sb_unq2_0)                                          0.0000     1.7156 r
  sb_1b/pe_output_0[0] (net)                            0.0063              0.0000     1.7156 r
  sb_1b/sbmux_pre_3_1_0/I3 (NEM4T_OHMUX4D1)                       0.0422    0.0000 *   1.7157 r    d u 
  sb_1b/sbmux_pre_3_1_0/Z (NEM4T_OHMUX4D1)                        0.0226    0.0291     1.7448 r    d u 
  sb_1b/postmux_3_1[0] (net)                    2       0.0012              0.0000     1.7448 r
  sb_1b/sbmux_pipe_3_1_0/I0 (NEM4T_OHMUX2D1)                      0.0226    0.0000 *   1.7448 r    d u 
  sb_1b/sbmux_pipe_3_1_0/Z (NEM4T_OHMUX2D1)                       0.0345    0.0335     1.7783 r    d u 
  sb_1b/n24 (net)                               1       0.0029              0.0000     1.7783 r
  sb_1b/U5/I (CKBD16BWP)                                          0.0345    0.0000 *   1.7783 r
  sb_1b/U5/Z (CKBD16BWP)                                          0.0831    0.0809     1.8592 r
  sb_1b/out_3_1[0] (net)                        1       0.1003              0.0000     1.8592 r
  sb_1b/out_3_1[0] (sb_unq2_0)                                              0.0000     1.8592 r
  out_BUS1_S3_T1[0] (net)                               0.1003              0.0000     1.8592 r
  out_BUS1_S3_T1[0] (out)                                         0.0831    0.0010 *   1.8602 r
  data arrival time                                                                    1.8602

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8602
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0602


  Startpoint: in_BUS16_S2_T4[4]
              (input port clocked by clk)
  Endpoint: out_BUS16_S3_T1[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                     0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.2000     0.2000 r
  in_BUS16_S2_T4[4] (in)                                          0.2000    0.0000     0.2000 r
  in_BUS16_S2_T4[4] (net)                       4       0.0026              0.0000     0.2000 r
  cb_data0/in_4[4] (cb_unq1_3)                                              0.0000     0.2000 r
  cb_data0/in_4[4] (net)                                0.0026              0.0000     0.2000 r
  cb_data0/cbmux4/I4 (NEM4T_OHMUX10D1)                            0.2000    0.0000 *   0.2000 r    d u 
  cb_data0/cbmux4/Z (NEM4T_OHMUX10D1)                             0.0636    0.0733     0.2733 r    d u 
  cb_data0/out[4] (net)                         2       0.0055              0.0000     0.2733 r
  cb_data0/out[4] (cb_unq1_3)                                               0.0000     0.2733 r
  data0[4] (net)                                        0.0055              0.0000     0.2733 r
  test_pe/data0[4] (test_pe_unq1_0)                                         0.0000     0.2733 r
  test_pe/data0[4] (net)                                0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (test_opt_reg_DataWidth16_0)            0.0000     0.2733 r
  test_pe/test_opt_reg_a/data_in[4] (net)               0.0055              0.0000     0.2733 r
  test_pe/test_opt_reg_a/U48/A1 (ND2D2BWP)                        0.0636    0.0003 *   0.2736 r
  test_pe/test_opt_reg_a/U48/ZN (ND2D2BWP)                        0.0315    0.0343     0.3079 f
  test_pe/test_opt_reg_a/n32 (net)              1       0.0021              0.0000     0.3079 f
  test_pe/test_opt_reg_a/U47/A1 (ND2D4BWP)                        0.0315    0.0000 *   0.3079 f
  test_pe/test_opt_reg_a/U47/ZN (ND2D4BWP)                        0.0338    0.0291     0.3370 r
  test_pe/test_opt_reg_a/res[4] (net)           4       0.0063              0.0000     0.3370 r
  test_pe/test_opt_reg_a/res[4] (test_opt_reg_DataWidth16_0)                0.0000     0.3370 r
  test_pe/op_a[4] (net)                                 0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (test_pe_comp_unq1_0)                        0.0000     0.3370 r
  test_pe/test_pe_comp/op_a[4] (net)                    0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (test_mult_add_DataWidth16_0)     0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/a[4] (net)         0.0063              0.0000     0.3370 r
  test_pe/test_pe_comp/test_mult_add/U13/A2 (XNR2D2BWP)           0.0338    0.0003 *   0.3373 r
  test_pe/test_pe_comp/test_mult_add/U13/ZN (XNR2D2BWP)           0.0650    0.1232     0.4605 f
  test_pe/test_pe_comp/test_mult_add/n184 (net)     7   0.0126              0.0000     0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/I (CKBD1BWP)            0.0650    0.0000 *   0.4605 f
  test_pe/test_pe_comp/test_mult_add/U404/Z (CKBD1BWP)            0.0396    0.0636     0.5241 f
  test_pe/test_pe_comp/test_mult_add/n1330 (net)     3   0.0041             0.0000     0.5241 f
  test_pe/test_pe_comp/test_mult_add/U417/B2 (OAI22D1BWP)         0.0396    0.0001 *   0.5242 f
  test_pe/test_pe_comp/test_mult_add/U417/ZN (OAI22D1BWP)         0.0985    0.0800     0.6042 r
  test_pe/test_pe_comp/test_mult_add/n440 (net)     1   0.0023              0.0000     0.6042 r
  test_pe/test_pe_comp/test_mult_add/U494/CI (FA1D2BWP)           0.0985    0.0001 *   0.6043 r    so 
  test_pe/test_pe_comp/test_mult_add/U494/S (FA1D2BWP)            0.0288    0.1085     0.7128 f    so 
  test_pe/test_pe_comp/test_mult_add/n399 (net)     3   0.0023              0.0000     0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/A1 (XOR3D1BWP)          0.0288    0.0000 *   0.7128 f
  test_pe/test_pe_comp/test_mult_add/U298/Z (XOR3D1BWP)           0.0294    0.1528     0.8657 r
  test_pe/test_pe_comp/test_mult_add/n1327 (net)     1   0.0012             0.0000     0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/A3 (XOR3D2BWP)         0.0294    0.0000 *   0.8657 r
  test_pe/test_pe_comp/test_mult_add/U1058/Z (XOR3D2BWP)          0.0382    0.1061     0.9717 f
  test_pe/test_pe_comp/test_mult_add/n1178 (net)     3   0.0037             0.0000     0.9717 f
  test_pe/test_pe_comp/test_mult_add/U1075/A3 (XOR3D2BWP)         0.0382    0.0000 *   0.9718 f
  test_pe/test_pe_comp/test_mult_add/U1075/Z (XOR3D2BWP)          0.0310    0.0947     1.0665 r
  test_pe/test_pe_comp/test_mult_add/n375 (net)     1   0.0021              0.0000     1.0665 r
  test_pe/test_pe_comp/test_mult_add/U86/A2 (NR2D3BWP)            0.0310    0.0000 *   1.0666 r
  test_pe/test_pe_comp/test_mult_add/U86/ZN (NR2D3BWP)            0.0233    0.0213     1.0879 f
  test_pe/test_pe_comp/test_mult_add/n1266 (net)     2   0.0031             0.0000     1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/A1 (NR2D4BWP)           0.0233    0.0000 *   1.0879 f
  test_pe/test_pe_comp/test_mult_add/U428/ZN (NR2D4BWP)           0.0551    0.0426     1.1305 r
  test_pe/test_pe_comp/test_mult_add/n377 (net)     3   0.0066              0.0000     1.1305 r
  test_pe/test_pe_comp/test_mult_add/U1126/A2 (AOI21D4BWP)        0.0551    0.0001 *   1.1306 r
  test_pe/test_pe_comp/test_mult_add/U1126/ZN (AOI21D4BWP)        0.0243    0.0351     1.1658 f
  test_pe/test_pe_comp/test_mult_add/n1360 (net)     1   0.0020             0.0000     1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/A1 (OAI21D4BWP)         0.0243    0.0000 *   1.1658 f
  test_pe/test_pe_comp/test_mult_add/U731/ZN (OAI21D4BWP)         0.0494    0.0399     1.2057 r
  test_pe/test_pe_comp/test_mult_add/n1216 (net)     2   0.0046             0.0000     1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/I (INVD4BWP)            0.0494    0.0000 *   1.2057 r
  test_pe/test_pe_comp/test_mult_add/U730/ZN (INVD4BWP)           0.0231    0.0278     1.2335 f
  test_pe/test_pe_comp/test_mult_add/n754 (net)     2   0.0065              0.0000     1.2335 f
  test_pe/test_pe_comp/test_mult_add/U310/I (INVD6BWP)            0.0231    0.0001 *   1.2336 f
  test_pe/test_pe_comp/test_mult_add/U310/ZN (INVD6BWP)           0.0248    0.0237     1.2573 r
  test_pe/test_pe_comp/test_mult_add/n1253 (net)     4   0.0087             0.0000     1.2573 r
  test_pe/test_pe_comp/test_mult_add/U1106/A1 (AOI21D4BWP)        0.0248    0.0002 *   1.2575 r
  test_pe/test_pe_comp/test_mult_add/U1106/ZN (AOI21D4BWP)        0.0190    0.0206     1.2781 f
  test_pe/test_pe_comp/test_mult_add/n1352 (net)     1   0.0010             0.0000     1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/A1 (XNR2D2BWP)         0.0190    0.0000 *   1.2781 f
  test_pe/test_pe_comp/test_mult_add/U1105/ZN (XNR2D2BWP)         0.0471    0.0897     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (net)     3   0.0056           0.0000     1.3678 r
  test_pe/test_pe_comp/test_mult_add/res[23] (test_mult_add_DataWidth16_0)   0.0000    1.3678 r
  test_pe/test_pe_comp/mult_res[23] (net)               0.0056              0.0000     1.3678 r
  test_pe/test_pe_comp/U127/A1 (ND2D3BWP)                         0.0471    0.0001 *   1.3678 r
  test_pe/test_pe_comp/U127/ZN (ND2D3BWP)                         0.0412    0.0343     1.4022 f
  test_pe/test_pe_comp/n361 (net)               1       0.0040              0.0000     1.4022 f
  test_pe/test_pe_comp/U37/A2 (CKND2D8BWP)                        0.0412    0.0000 *   1.4022 f
  test_pe/test_pe_comp/U37/ZN (CKND2D8BWP)                        0.0338    0.0359     1.4381 r
  test_pe/test_pe_comp/res[15] (net)            4       0.0097              0.0000     1.4381 r
  test_pe/test_pe_comp/res[15] (test_pe_comp_unq1_0)                        0.0000     1.4381 r
  test_pe/comp_res[15] (net)                            0.0097              0.0000     1.4381 r
  test_pe/U318/I (CKBD1BWP)                                       0.0338    0.0005 *   1.4386 r
  test_pe/U318/Z (CKBD1BWP)                                       0.0327    0.0443     1.4830 r
  test_pe/n309 (net)                            2       0.0022              0.0000     1.4830 r
  test_pe/U46/A1 (ND2D2BWP)                                       0.0327    0.0000 *   1.4830 r
  test_pe/U46/ZN (ND2D2BWP)                                       0.0310    0.0243     1.5073 f
  test_pe/n135 (net)                            1       0.0016              0.0000     1.5073 f
  test_pe/U131/A1 (ND2D2BWP)                                      0.0310    0.0000 *   1.5073 f
  test_pe/U131/ZN (ND2D2BWP)                                      0.0412    0.0294     1.5367 r
  test_pe/res[15] (net)                         4       0.0036              0.0000     1.5367 r
  test_pe/res[15] (test_pe_unq1_0)                                          0.0000     1.5367 r
  pe_out_res[15] (net)                                  0.0036              0.0000     1.5367 r
  sb_wide/pe_output_0[15] (sb_unq1_0)                                       0.0000     1.5367 r
  sb_wide/pe_output_0[15] (net)                         0.0036              0.0000     1.5367 r
  sb_wide/U484/I (CKBD2BWP)                                       0.0412    0.0001 *   1.5368 r
  sb_wide/U484/Z (CKBD2BWP)                                       0.1089    0.0917     1.6285 r
  sb_wide/n526 (net)                           18       0.0181              0.0000     1.6285 r
  sb_wide/sbmux_pre_3_1_15/I3 (NEM4T_OHMUX4D1)                    0.1089    0.0007 *   1.6291 r    d u 
  sb_wide/sbmux_pre_3_1_15/Z (NEM4T_OHMUX4D1)                     0.0570    0.0606     1.6897 r    d u 
  sb_wide/postmux_3_1[15] (net)                 2       0.0050              0.0000     1.6897 r
  sb_wide/sbmux_pipe_3_1_15/I0 (NEM4T_OHMUX2D1)                   0.0570    0.0003 *   1.6900 r    d u 
  sb_wide/sbmux_pipe_3_1_15/Z (NEM4T_OHMUX2D1)                    0.0416    0.0451     1.7350 r    d u 
  sb_wide/n474 (net)                            1       0.0036              0.0000     1.7350 r
  sb_wide/U155/I (BUFFD8BWP)                                      0.0416    0.0002 *   1.7352 r
  sb_wide/U155/Z (BUFFD8BWP)                                      0.1573    0.1201     1.8553 r
  sb_wide/out_3_1[15] (net)                     1       0.1014              0.0000     1.8553 r
  sb_wide/out_3_1[15] (sb_unq1_0)                                           0.0000     1.8553 r
  out_BUS16_S3_T1[15] (net)                             0.1014              0.0000     1.8553 r
  out_BUS16_S3_T1[15] (out)                                       0.1573    0.0049 *   1.8602 r
  data arrival time                                                                    1.8602

  clock clk (rise edge)                                                     2.0000     2.0000
  clock network delay (ideal)                                               0.0000     2.0000
  output external delay                                                    -0.2000     1.8000
  data required time                                                                   1.8000
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                   1.8000
  data arrival time                                                                   -1.8602
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0602


1
